Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.04 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.04 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: ProcesseurAndCo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ProcesseurAndCo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ProcesseurAndCo"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : ProcesseurAndCo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Library Search Order               : ProcesseurAndCo.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" in Library work.
Architecture structural_ks of Entity fast_adder is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/shifter.vhd" in Library work.
Architecture behavioral of Entity shifter is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/reg1.vhd" in Library work.
Architecture behavioral of Entity reg1 is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/reg16.vhd" in Library work.
Architecture behavioral of Entity reg16 is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/UAL.vhd" in Library work.
Architecture behavioral of Entity ual is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/cond_checker.vhd" in Library work.
Architecture behavioral of Entity cond_checker is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/FIFO.vhd" in Library work.
Architecture behavioral of Entity fifo is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/GeneSync.vhd" in Library work.
Architecture behavioral of Entity genesync is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/GeneRGB.vhd" in Library work.
Architecture behavioral of Entity genergb is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/FSM.vhd" in Library work.
Architecture behavioral of Entity fsm is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/PO.vhd" in Library work.
Architecture behavioral of Entity po is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/Processeur.vhd" in Library work.
Architecture behavioral of Entity processeur is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/ROMPROG.vhd" in Library work.
Entity <romprog> compiled.
Entity <romprog> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/MMU.vhd" in Library work.
Architecture behavioral of Entity mmu is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" in Library work.
Entity <ramdoubleport> compiled.
Entity <ramdoubleport> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/IRQ.vhd" in Library work.
Architecture behavioral of Entity irq is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/VGA.vhd" in Library work.
Architecture behavioral of Entity vga is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/PS2.vhd" in Library work.
Architecture behavioral of Entity ps2 is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/Timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd" in Library work.
Architecture behavioral of Entity processeurandco is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ProcesseurAndCo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Processeur> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROMPROG> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MMU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAMDoublePort> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IRQ> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PS2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PO> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GeneSync> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GeneRGB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FIFO> in library <work> (architecture <behavioral>) with generics.
	bits = 8
	words = 4

Analyzing hierarchy for entity <reg1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UAL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cond_checker> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fast_adder> in library <work> (architecture <structural_ks>) with generics.
	size = 13
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times

Analyzing hierarchy for entity <fast_adder> in library <work> (architecture <structural_ks>) with generics.
	size = 16
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times

Analyzing hierarchy for entity <shifter> in library <work> (architecture <behavioral>) with generics.
	level = 4
	size = 16


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ProcesseurAndCo> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd" line 255: Unconnected output port 'BYTE_ERROR' of component 'PS2'.
WARNING:Xst:753 - "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd" line 255: Unconnected output port 'BYTE_AVAIL' of component 'PS2'.
Entity <ProcesseurAndCo> analyzed. Unit <ProcesseurAndCo> generated.

Analyzing Entity <Processeur> in library <work> (Architecture <behavioral>).
Entity <Processeur> analyzed. Unit <Processeur> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing Entity <PO> in library <work> (Architecture <behavioral>).
Entity <PO> analyzed. Unit <PO> generated.

Analyzing Entity <reg1> in library <work> (Architecture <behavioral>).
Entity <reg1> analyzed. Unit <reg1> generated.

Analyzing Entity <reg16> in library <work> (Architecture <behavioral>).
Entity <reg16> analyzed. Unit <reg16> generated.

Analyzing Entity <UAL> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/k4user/poly-imag/archi2/projet/vhdl/UAL.vhd" line 139: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/k4user/poly-imag/archi2/projet/vhdl/UAL.vhd" line 144: The following signals are missing in the process sensitivity list:
   CIN.
Entity <UAL> analyzed. Unit <UAL> generated.

Analyzing generic Entity <fast_adder.2> in library <work> (Architecture <structural_ks>).
	size = 16
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
Entity <fast_adder.2> analyzed. Unit <fast_adder.2> generated.

Analyzing generic Entity <shifter> in library <work> (Architecture <behavioral>).
	level = 4
	size = 16
Entity <shifter> analyzed. Unit <shifter> generated.

Analyzing Entity <cond_checker> in library <work> (Architecture <behavioral>).
Entity <cond_checker> analyzed. Unit <cond_checker> generated.

Analyzing Entity <ROMPROG> in library <work> (Architecture <behavioral>).
Entity <ROMPROG> analyzed. Unit <ROMPROG> generated.

Analyzing Entity <MMU> in library <work> (Architecture <behavioral>).
Entity <MMU> analyzed. Unit <MMU> generated.

Analyzing Entity <RAMDoublePort> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" line 974: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memoire> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" line 982: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memoire> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd" line 993: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memoire> may be accessed with an index that does not cover the full array size.
Entity <RAMDoublePort> analyzed. Unit <RAMDoublePort> generated.

Analyzing Entity <IRQ> in library <work> (Architecture <behavioral>).
Entity <IRQ> analyzed. Unit <IRQ> generated.

Analyzing Entity <VGA> in library <work> (Architecture <behavioral>).
Entity <VGA> analyzed. Unit <VGA> generated.

Analyzing Entity <GeneSync> in library <work> (Architecture <behavioral>).
Entity <GeneSync> analyzed. Unit <GeneSync> generated.

Analyzing Entity <GeneRGB> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/k4user/poly-imag/archi2/projet/vhdl/GeneRGB.vhd" line 90: Unconnected output port 'COUT' of component 'fast_adder'.
WARNING:Xst:753 - "/home/k4user/poly-imag/archi2/projet/vhdl/GeneRGB.vhd" line 100: Unconnected output port 'COUT' of component 'fast_adder'.
Entity <GeneRGB> analyzed. Unit <GeneRGB> generated.

Analyzing generic Entity <fast_adder.1> in library <work> (Architecture <structural_ks>).
	size = 13
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
WARNING:Xst:821 - "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd" line 51: Loop body will iterate zero times
Entity <fast_adder.1> analyzed. Unit <fast_adder.1> generated.

Analyzing Entity <PS2> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/k4user/poly-imag/archi2/projet/vhdl/PS2.vhd" line 120: Index value(s) does not match array range, simulation mismatch.
Entity <PS2> analyzed. Unit <PS2> generated.

Analyzing generic Entity <FIFO> in library <work> (Architecture <behavioral>).
	bits = 8
	words = 4
Entity <FIFO> analyzed. Unit <FIFO> generated.

Analyzing Entity <Timer> in library <work> (Architecture <behavioral>).
Entity <Timer> analyzed. Unit <Timer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ROMPROG>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/ROMPROG.vhd".
    Found 8192x16-bit ROM for signal <D$rom0000> created at line 222.
    Found 16-bit register for signal <D>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <ROMPROG> synthesized.


Synthesizing Unit <MMU>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/MMU.vhd".
WARNING:Xst:647 - Input <AD<1:0>> is never used.
WARNING:Xst:1780 - Signal <CEi> is never used or assigned.
Unit <MMU> synthesized.


Synthesizing Unit <RAMDoublePort>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/RAMDoublePort.vhd".
    Found 8192x16-bit dual-port RAM <Mram_memoire> for signal <memoire>.
    Found 16-bit register for signal <DOUT1>.
    Found 16-bit register for signal <DOUT2>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <RAMDoublePort> synthesized.


Synthesizing Unit <FSM>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/FSM.vhd".
WARNING:Xst:646 - Signal <sIR<15:3>> is assigned but never used.
    Using one-hot encoding for signal <sCurState>.
    Using one-hot encoding for signal <sNextState>.
    Found 9-bit register for signal <sCurState>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <FSM> synthesized.


Synthesizing Unit <reg1>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/reg1.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg1> synthesized.


Synthesizing Unit <reg16>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/reg16.vhd".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg16> synthesized.


Synthesizing Unit <cond_checker>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/cond_checker.vhd".
WARNING:Xst:1780 - Signal <sNeg> is never used or assigned.
    Found 1-bit xor2 for signal <R>.
Unit <cond_checker> synthesized.


Synthesizing Unit <fast_adder_2>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd".
WARNING:Xst:1780 - Signal <G<15><13>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<15><11:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<15><7:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><15>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><12>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><10:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<14><6:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><15:14>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><11>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><9:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<13><5:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><15:13>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><10>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><8:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><4:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><7:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><15:11>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><6:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><15:10>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><5:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><15:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><4:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><15:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><15:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><15:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<4><15:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<4><2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<3><15:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<3><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<2><15:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<1><15:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<0><15:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<15><13>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<15><11:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<15><7:1>> is never used or assigned.
WARNING:Xst:646 - Signal <P<15><0>> is assigned but never used.
WARNING:Xst:1780 - Signal <P<14><15>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<14><12>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<14><10:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<14><6:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><15:14>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><11>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><9:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<13><5:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><15:13>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><10>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><8:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><4:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><7:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><15:11>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><6:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><15:10>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><5:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><15:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><4:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><15:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><15:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><15:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4><15:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4><2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<3><15:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<3><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<2><15:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<1><15:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<0><15:1>> is never used or assigned.
    Found 16-bit xor2 for signal <S>.
Unit <fast_adder_2> synthesized.


Synthesizing Unit <shifter>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/shifter.vhd".
WARNING:Xst:1780 - Signal <sCout> is never used or assigned.
    Found 4-bit comparator greatequal for signal <sMask_0$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_1$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_10$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_11$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_12$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_13$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_14$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_2$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_3$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_4$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_5$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_6$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_7$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_8$cmp_ge0000> created at line 60.
    Found 4-bit comparator greatequal for signal <sMask_9$cmp_ge0000> created at line 60.
    Summary:
	inferred  15 Comparator(s).
Unit <shifter> synthesized.


Synthesizing Unit <GeneSync>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/GeneSync.vhd".
WARNING:Xst:646 - Signal <Yaux<9>> is assigned but never used.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 11-bit up counter for signal <comptX>.
    Found 10-bit comparator greatequal for signal <comptX$cmp_ge0000> created at line 46.
    Found 10-bit up counter for signal <comptY>.
    Found 10-bit comparator greatequal for signal <comptY$cmp_ge0000> created at line 53.
    Found 10-bit comparator less for signal <IMGY$cmp_lt0000> created at line 95.
    Found 10-bit comparator less for signal <IMGY$cmp_lt0001> created at line 101.
    Found 10-bit comparator less for signal <pulseX$cmp_lt0000> created at line 65.
    Found 10-bit comparator less for signal <pulseY$cmp_lt0000> created at line 90.
    Found 10-bit subtractor for signal <X$addsub0000> created at line 76.
    Found 10-bit subtractor for signal <X$addsub0001> created at line 76.
    Found 10-bit comparator less for signal <X$cmp_lt0000> created at line 70.
    Found 10-bit comparator less for signal <X$cmp_lt0001> created at line 75.
    Found 10-bit subtractor for signal <Yaux$addsub0000> created at line 102.
    Found 10-bit subtractor for signal <Yaux$addsub0001> created at line 102.
    Summary:
	inferred   2 Counter(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <GeneSync> synthesized.


Synthesizing Unit <fast_adder_1>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/fast_adder.vhd".
WARNING:Xst:1780 - Signal <G<12><10>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><8:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<12><4:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><12>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><7:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<11><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><12:11>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><6:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<10><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><12:10>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><5:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<9><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><12:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<8><4:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><12:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<7><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><12:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<6><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><12:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<5><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<4><12:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<4><2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<3><12:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<3><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<2><12:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<1><12:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <G<0><12:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><10>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><8:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<12><4:1>> is never used or assigned.
WARNING:Xst:646 - Signal <P<12><0>> is assigned but never used.
WARNING:Xst:1780 - Signal <P<11><12>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><7:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<11><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><12:11>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><6:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<10><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><12:10>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><5:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<9><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><12:9>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<8><4:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><12:8>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<7><3:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><12:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<6><2:1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><12:6>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<5><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4><12:5>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<4><2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<3><12:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<3><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<2><12:3>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<1><12:2>> is never used or assigned.
WARNING:Xst:1780 - Signal <P<0><12:1>> is never used or assigned.
    Found 13-bit xor2 for signal <S>.
Unit <fast_adder_1> synthesized.


Synthesizing Unit <FIFO>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/FIFO.vhd".
    Found 16x8-bit dual-port RAM <Mram_memory> for signal <memory>.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 8-bit tristate buffer for signal <DOUT>.
    Found 8-bit register for signal <Mtridata_DOUT> created at line 51.
    Found 1-bit register for signal <Mtrien_DOUT> created at line 51.
    Found 4-bit up counter for signal <queue>.
    Found 1-bit register for signal <sEmpty>.
    Found 4-bit comparator equal for signal <sEmpty$cmp_eq0000> created at line 60.
    Found 1-bit register for signal <sFull>.
    Found 4-bit adder for signal <sFull$addsub0000> created at line 61.
    Found 4-bit comparator equal for signal <sFull$cmp_eq0000> created at line 61.
    Found 4-bit up counter for signal <top>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Tristate(s).
Unit <FIFO> synthesized.


Synthesizing Unit <IRQ>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/IRQ.vhd".
WARNING:Xst:646 - Signal <sE<3>> is assigned but never used.
    Found 16-bit register for signal <DOUT>.
    Found 16-bit 4-to-1 multiplexer for signal <sOut>.
    Found 16-bit xor2 for signal <sSigIn$xor0000> created at line 103.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <IRQ> synthesized.


Synthesizing Unit <PS2>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/PS2.vhd".
WARNING:Xst:647 - Input <DIN> is never used.
WARNING:Xst:647 - Input <WE> is never used.
WARNING:Xst:1305 - Output <BYTE_AVAIL> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sFull> is assigned but never used.
WARNING:Xst:646 - Signal <sInput<8>> is assigned but never used.
    Found 1-bit register for signal <IRQ>.
    Found 16-bit tristate buffer for signal <DOUT>.
    Found 16-bit register for signal <Mtridata_DOUT> created at line 149.
    Found 1-bit register for signal <Mtrien_DOUT> created at line 149.
    Found 1-bit register for signal <PS2Clast>.
    Found 1-bit register for signal <PS2Csmooth>.
    Found 1-bit register for signal <sAvail>.
    Found 4-bit up counter for signal <sBitCount>.
    Found 1-bit register for signal <sError>.
    Found 1-bit register for signal <sIdle>.
    Found 8-bit register for signal <sInput<7:0>>.
    Found 8-bit down counter for signal <smooth_counter>.
    Found 1-bit xor2 for signal <smooth_counter$xor0000> created at line 79.
    Found 1-bit xor2 for signal <smooth_counter$xor0001> created at line 77.
    Found 1-bit register for signal <sParity>.
    Found 1-bit xor2 for signal <sParity$xor0000> created at line 121.
    Found 1-bit register for signal <sRead>.
    Summary:
	inferred   2 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <PS2> synthesized.


Synthesizing Unit <Timer>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/Timer.vhd".
WARNING:Xst:653 - Signal <sRegisters<7>> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 3-bit register for signal <IRQ>.
    Found 16-bit register for signal <DOUT>.
    Found 16-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 183.
    Found 5-bit up counter for signal <cnt_base>.
    Found 3-bit 8-to-1 multiplexer for signal <sCLK>.
    Found 3-bit register for signal <sIRQin>.
    Found 16-bit down counter for signal <sRegisters<6:4>>.
    Found 16-bit subtractor for signal <sRegisters_4$addsub0000> created at line 154.
    Found 16-bit subtractor for signal <sRegisters_4$sub0000> created at line 146.
    Found 16-bit subtractor for signal <sRegisters_5$addsub0000> created at line 154.
    Found 16-bit subtractor for signal <sRegisters_6$addsub0000> created at line 154.
    Found 3-bit register for signal <sResetIRQ>.
    Found 8-bit register for signal <TMR_CLK>.
    Summary:
	inferred  11 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  19 Multiplexer(s).
Unit <Timer> synthesized.


Synthesizing Unit <UAL>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/UAL.vhd".
    Found 16-bit tristate buffer for signal <S>.
    Found 1-bit tristate buffer for signal <sCin>.
    Found 1-bit 8-to-1 multiplexer for signal <sCLoad>.
    Found 16-bit tristate buffer for signal <sMuxB>.
    Found 16-bit 8-to-1 multiplexer for signal <sSLoad>.
    Found 16-bit 4-to-1 multiplexer for signal <sSLogic>.
    Found 16-bit xor2 for signal <sSLogic$xor0000> created at line 151.
    Summary:
	inferred  33 Multiplexer(s).
	inferred  33 Tristate(s).
Unit <UAL> synthesized.


Synthesizing Unit <GeneRGB>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/GeneRGB.vhd".
WARNING:Xst:647 - Input <X<0>> is never used.
WARNING:Xst:647 - Input <Y<0>> is never used.
    Found 4-bit register for signal <S>.
    Found 1-bit 16-to-1 multiplexer for signal <sPixel>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <GeneRGB> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/VGA.vhd".
Unit <VGA> synthesized.


Synthesizing Unit <PO>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/PO.vhd".
WARNING:Xst:1780 - Signal <sCstore> is never used or assigned.
WARNING:Xst:1780 - Signal <sCsave> is never used or assigned.
WARNING:Xst:1780 - Signal <sRdin> is never used or assigned.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 16-bit 16-to-1 multiplexer for signal <DDATAOUT>.
    Found 16-bit 16-to-1 multiplexer for signal <sigRa>.
    Found 16-bit 16-to-1 multiplexer for signal <sigRb>.
    Found 16-bit adder for signal <sPCinc>.
    Found 16-bit adder for signal <sPCload>.
    Found 16x16-bit multiplier for signal <sProd>.
    Found 16-bit tristate buffer for signal <sRin>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  48 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <PO> synthesized.


Synthesizing Unit <Processeur>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/Processeur.vhd".
Unit <Processeur> synthesized.


Synthesizing Unit <ProcesseurAndCo>.
    Related source file is "/home/k4user/poly-imag/archi2/projet/vhdl/ProcesseurAndCo.vhd".
WARNING:Xst:646 - Signal <ADPROG<15:13>> is assigned but never used.
WARNING:Xst:1780 - Signal <s232out> is never used or assigned.
WARNING:Xst:646 - Signal <CE232> is assigned but never used.
WARNING:Xst:1780 - Signal <ADVGA<15:13>> is never used or assigned.
Unit <ProcesseurAndCo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit dual-port RAM                                : 1
 8192x16-bit dual-port RAM                             : 1
# ROMs                                                 : 1
 8192x16-bit ROM                                       : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 11
 10-bit subtractor                                     : 4
 16-bit adder                                          : 2
 16-bit subtractor                                     : 4
 4-bit adder                                           : 1
# Counters                                             : 17
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit down counter                                   : 3
 4-bit up counter                                      : 3
 5-bit up counter                                      : 8
 8-bit down counter                                    : 1
# Registers                                            : 80
 1-bit register                                        : 37
 16-bit register                                       : 38
 3-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 25
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 6
 4-bit comparator equal                                : 2
 4-bit comparator greatequal                           : 15
# Multiplexers                                         : 12
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 4
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 1
 16-bit tristate buffer                                : 4
 8-bit tristate buffer                                 : 1
# Xors                                                 : 154
 1-bit xor2                                            : 152
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s1000.nph' in environment /home/k4user/Xilinx92i.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_DOUT<15:8>> (without init value) have a constant value of 0 in block <PS2>.
INFO:Xst:2694 - Unit <ROMPROG> : The ROM <Mrom_D_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <D>.
INFO:Xst:2691 - Unit <RAMDoublePort> : The RAM <Mram_memoire> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOUT1> <DOUT2>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <AD1>           |          |
    |     diA            | connected to signal <DIN1>          |          |
    |     doA            | connected to signal <DOUT1>         |          |
    |     dorstA         | connected to signal <DOUT1_and0000> | low      |
    | reset value        | 0000000000000000                               |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <AD2>           |          |
    |     doB            | connected to signal <DOUT2>         |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2452 - Unit <FIFO> : The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <top>           |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <queue>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <AD>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <D>             |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_8> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_10> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_11> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_12> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_14> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <Q_15> of sequential type is unconnected in block <cPIR>.
WARNING:Xst:2677 - Node <sError> of sequential type is unconnected in block <cPS2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit dual-port distributed RAM                    : 1
 8192x16-bit dual-port block RAM                       : 1
 8192x16-bit single-port block RAM                     : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 11
 10-bit subtractor                                     : 2
 16-bit adder                                          : 2
 16-bit subtractor                                     : 4
 4-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Counters                                             : 17
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit down counter                                   : 3
 4-bit up counter                                      : 3
 5-bit up counter                                      : 8
 8-bit down counter                                    : 1
# Registers                                            : 616
 Flip-Flops                                            : 616
# Comparators                                          : 25
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 6
 4-bit comparator equal                                : 2
 4-bit comparator greatequal                           : 15
# Multiplexers                                         : 12
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 4
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 2
# Xors                                                 : 154
 1-bit xor2                                            : 152
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit PO: 16 internal tristates are replaced by logic (pull-up yes): sRin<0>, sRin<10>, sRin<11>, sRin<12>, sRin<13>, sRin<14>, sRin<15>, sRin<1>, sRin<2>, sRin<3>, sRin<4>, sRin<5>, sRin<6>, sRin<7>, sRin<8>, sRin<9>.
WARNING:Xst:2042 - Unit UAL: 33 internal tristates are replaced by logic (pull-up yes): S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>, sCin, sMuxB<0>, sMuxB<10>, sMuxB<11>, sMuxB<12>, sMuxB<13>, sMuxB<14>, sMuxB<15>, sMuxB<1>, sMuxB<2>, sMuxB<3>, sMuxB<4>, sMuxB<5>, sMuxB<6>, sMuxB<7>, sMuxB<8>, sMuxB<9>.
WARNING:Xst:2042 - Unit PS2: 16 internal tristates are replaced by logic (pull-up yes): DOUT<0>, DOUT<10>, DOUT<11>, DOUT<12>, DOUT<13>, DOUT<14>, DOUT<15>, DOUT<1>, DOUT<2>, DOUT<3>, DOUT<4>, DOUT<5>, DOUT<6>, DOUT<7>, DOUT<8>, DOUT<9>.
WARNING:Xst:2042 - Unit FIFO: 8 internal tristates are replaced by logic (pull-up yes): DOUT<0>, DOUT<1>, DOUT<2>, DOUT<3>, DOUT<4>, DOUT<5>, DOUT<6>, DOUT<7>.

Optimizing unit <ProcesseurAndCo> ...

Optimizing unit <FSM> ...

Optimizing unit <fast_adder_2> ...

Optimizing unit <shifter> ...

Optimizing unit <GeneSync> ...

Optimizing unit <fast_adder_1> ...

Optimizing unit <FIFO> ...

Optimizing unit <IRQ> ...

Optimizing unit <PS2> ...

Optimizing unit <UAL> ...

Optimizing unit <Timer> ...

Optimizing unit <PO> ...
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<14> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<13> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<12> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<11> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<10> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<9> name to cPS2/Mtrien_DOUT
WARNING:Xst - Flatten/CheckKeep (cPS2): Could not change edge sPS2out<8> name to cPS2/Mtrien_DOUT
WARNING:Xst:2677 - Node <cPS2/sError> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cProcesseur/cDataPath/cPIR/Q_6> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cProcesseur/cDataPath/cPIR/Q_7> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cProcesseur/cDataPath/cPIR/Q_8> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cProcesseur/cDataPath/cPIR/Q_10> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cProcesseur/cDataPath/cPIR/Q_11> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cProcesseur/cDataPath/cPIR/Q_12> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cProcesseur/cDataPath/cPIR/Q_14> of sequential type is unconnected in block <ProcesseurAndCo>.
WARNING:Xst:2677 - Node <cProcesseur/cDataPath/cPIR/Q_15> of sequential type is unconnected in block <ProcesseurAndCo>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ProcesseurAndCo, actual ratio is 14.
INFO:Xst:2260 - The FF/Latch <cIRQ/cIRQVal/Q_4> in Unit <ProcesseurAndCo> is equivalent to the following 11 FFs/Latches : <cIRQ/cIRQVal/Q_5> <cIRQ/cIRQVal/Q_6> <cIRQ/cIRQVal/Q_7> <cIRQ/cIRQVal/Q_8> <cIRQ/cIRQVal/Q_9> <cIRQ/cIRQVal/Q_10> <cIRQ/cIRQVal/Q_11> <cIRQ/cIRQVal/Q_12> <cIRQ/cIRQVal/Q_13> <cIRQ/cIRQVal/Q_14> <cIRQ/cIRQVal/Q_15> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 736
 Flip-Flops                                            : 736

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ProcesseurAndCo.ngr
Top Level Output File Name         : ProcesseurAndCo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 44

Cell Usage :
# BELS                             : 2937
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 130
#      LUT1                        : 41
#      LUT2                        : 132
#      LUT2_D                      : 12
#      LUT2_L                      : 12
#      LUT3                        : 673
#      LUT3_D                      : 17
#      LUT3_L                      : 35
#      LUT4                        : 789
#      LUT4_D                      : 84
#      LUT4_L                      : 93
#      MULT_AND                    : 15
#      MUXCY                       : 161
#      MUXF5                       : 405
#      MUXF6                       : 117
#      MUXF7                       : 49
#      VCC                         : 1
#      XORCY                       : 169
# FlipFlops/Latches                : 736
#      FD                          : 24
#      FDC                         : 5
#      FDCE                        : 524
#      FDCPE                       : 48
#      FDE                         : 8
#      FDP                         : 2
#      FDPE                        : 10
#      FDR                         : 97
#      FDRE                        : 10
#      FDSE                        : 8
# RAMS                             : 24
#      RAM16X1D                    : 8
#      RAMB16_S2                   : 8
#      RAMB16_S2_S2                : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 17
#      OBUF                        : 26
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                    1130  out of   7680    14%  
 Number of Slice Flip Flops:           736  out of  15360     4%  
 Number of 4 input LUTs:              2034  out of  15360    13%  
    Number used as logic:             2018
    Number used as RAMs:                16
 Number of IOs:                         44
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of BRAMs:                       16  out of     24    66%  
 Number of MULT18X18s:                   1  out of     24     4%  
 Number of GCLKs:                        1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+-------------------------------+-------+
Clock Signal                              | Clock buffer(FF name)         | Load  |
------------------------------------------+-------------------------------+-------+
CLK                                       | BUFGP                         | 641   |
cPS2/PS2Csmooth                           | NONE(cPS2/sInput_4)           | 15    |
cTimer/sCLK<0>(cTimer/Mmux_sCLK<0>_2_f6:O)| NONE(*)(cTimer/sRegisters_4_2)| 18    |
cTimer/sCLK<1>(cTimer/Mmux_sCLK<1>_2_f6:O)| NONE(*)(cTimer/sRegisters_5_8)| 18    |
cTimer/sCLK<2>(cTimer/Mmux_sCLK<2>_2_f6:O)| NONE(*)(cTimer/sRegisters_6_7)| 18    |
cTimer/TMR_CLK_5                          | NONE(cTimer/cnt_base_6_4)     | 6     |
cTimer/TMR_CLK_6                          | NONE(cTimer/cnt_base_7_0)     | 6     |
cTimer/TMR_CLK_4                          | NONE(cTimer/TMR_CLK_5)        | 6     |
cTimer/TMR_CLK_2                          | NONE(cTimer/cnt_base_3_3)     | 6     |
cTimer/TMR_CLK_3                          | NONE(cTimer/TMR_CLK_4)        | 6     |
cTimer/TMR_CLK_0                          | NONE(cTimer/cnt_base_1_4)     | 6     |
cTimer/TMR_CLK_1                          | NONE(cTimer/cnt_base_2_3)     | 6     |
------------------------------------------+-------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------+---------------------------------------+-------+
Control Signal                                                     | Buffer(FF name)                       | Load  |
-------------------------------------------------------------------+---------------------------------------+-------+
RESET                                                              | IBUF                                  | 277   |
RESET_IBUF_1(RESET_IBUF_1:O)                                       | NONE(cProcesseur/cDataPath/cRout/Q_12)| 242   |
cProcesseur/cFSM/sCurState_0(cProcesseur/cFSM/sCurState_0:Q)       | NONE(cProcesseur/cDataPath/cPC/Q_14)  | 16    |
cTimer/sRegisters_4_2__and0000(cTimer/sRegisters_4_2__and00001:O)  | NONE(cTimer/sRegisters_4_2)           | 1     |
cTimer/sRegisters_4_2__and0001(cTimer/sRegisters_4_2__and00011:O)  | NONE(cTimer/sRegisters_4_2)           | 1     |
cTimer/sRegisters_4_4__and0000(cTimer/sRegisters_4_4__and00001:O)  | NONE(cTimer/sRegisters_4_4)           | 1     |
cTimer/sRegisters_4_4__and0001(cTimer/sRegisters_4_4__and00011:O)  | NONE(cTimer/sRegisters_4_4)           | 1     |
cTimer/sRegisters_4_0__and0000(cTimer/sRegisters_4_0__and00001:O)  | NONE(cTimer/sRegisters_4_0)           | 1     |
cTimer/sRegisters_4_0__and0001(cTimer/sRegisters_4_0__and00011:O)  | NONE(cTimer/sRegisters_4_0)           | 1     |
cTimer/sRegisters_4_11__and0000(cTimer/sRegisters_4_11__and00001:O)| NONE(cTimer/sRegisters_4_11)          | 1     |
cTimer/sRegisters_4_11__and0001(cTimer/sRegisters_4_11__and00011:O)| NONE(cTimer/sRegisters_4_11)          | 1     |
cTimer/sRegisters_4_3__and0000(cTimer/sRegisters_4_3__and00001:O)  | NONE(cTimer/sRegisters_4_3)           | 1     |
cTimer/sRegisters_4_3__and0001(cTimer/sRegisters_4_3__and00011:O)  | NONE(cTimer/sRegisters_4_3)           | 1     |
cTimer/sRegisters_4_9__and0000(cTimer/sRegisters_4_9__and00001:O)  | NONE(cTimer/sRegisters_4_9)           | 1     |
cTimer/sRegisters_4_9__and0001(cTimer/sRegisters_4_9__and00011:O)  | NONE(cTimer/sRegisters_4_9)           | 1     |
cTimer/sRegisters_4_12__and0000(cTimer/sRegisters_4_12__and00001:O)| NONE(cTimer/sRegisters_4_12)          | 1     |
cTimer/sRegisters_4_12__and0001(cTimer/sRegisters_4_12__and00011:O)| NONE(cTimer/sRegisters_4_12)          | 1     |
cTimer/sRegisters_4_8__and0000(cTimer/sRegisters_4_8__and00001:O)  | NONE(cTimer/sRegisters_4_8)           | 1     |
cTimer/sRegisters_4_8__and0001(cTimer/sRegisters_4_8__and00011:O)  | NONE(cTimer/sRegisters_4_8)           | 1     |
cTimer/sRegisters_4_13__and0000(cTimer/sRegisters_4_13__and00001:O)| NONE(cTimer/sRegisters_4_13)          | 1     |
cTimer/sRegisters_4_13__and0001(cTimer/sRegisters_4_13__and00011:O)| NONE(cTimer/sRegisters_4_13)          | 1     |
cTimer/sRegisters_4_6__and0000(cTimer/sRegisters_4_6__and00001:O)  | NONE(cTimer/sRegisters_4_6)           | 1     |
cTimer/sRegisters_4_6__and0001(cTimer/sRegisters_4_6__and00011:O)  | NONE(cTimer/sRegisters_4_6)           | 1     |
cTimer/sRegisters_4_7__and0000(cTimer/sRegisters_4_7__and00001:O)  | NONE(cTimer/sRegisters_4_7)           | 1     |
cTimer/sRegisters_4_7__and0001(cTimer/sRegisters_4_7__and00011:O)  | NONE(cTimer/sRegisters_4_7)           | 1     |
cTimer/sRegisters_4_5__and0000(cTimer/sRegisters_4_5__and00001:O)  | NONE(cTimer/sRegisters_4_5)           | 1     |
cTimer/sRegisters_4_5__and0001(cTimer/sRegisters_4_5__and00011:O)  | NONE(cTimer/sRegisters_4_5)           | 1     |
cTimer/sRegisters_4_14__and0000(cTimer/sRegisters_4_14__and00001:O)| NONE(cTimer/sRegisters_4_14)          | 1     |
cTimer/sRegisters_4_14__and0001(cTimer/sRegisters_4_14__and00011:O)| NONE(cTimer/sRegisters_4_14)          | 1     |
cTimer/sResetIRQ_0(cTimer/sResetIRQ_0:Q)                           | NONE(cTimer/gen_ro[0].cIRQ/Q)         | 1     |
cTimer/ld<0>(cTimer/ld<0>2:O)                                      | NONE(cTimer/sIRQin_0)                 | 1     |
cTimer/sRegisters_4_15__and0000(cTimer/sRegisters_4_15__and00001:O)| NONE(cTimer/sRegisters_4_15)          | 1     |
cTimer/sRegisters_4_15__and0001(cTimer/sRegisters_4_15__and00011:O)| NONE(cTimer/sRegisters_4_15)          | 1     |
cTimer/sRegisters_4_10__and0000(cTimer/sRegisters_4_10__and00001:O)| NONE(cTimer/sRegisters_4_10)          | 1     |
cTimer/sRegisters_4_10__and0001(cTimer/sRegisters_4_10__and00011:O)| NONE(cTimer/sRegisters_4_10)          | 1     |
cTimer/sRegisters_4_1__and0000(cTimer/sRegisters_4_1__and00001:O)  | NONE(cTimer/sRegisters_4_1)           | 1     |
cTimer/sRegisters_4_1__and0001(cTimer/sRegisters_4_1__and00011:O)  | NONE(cTimer/sRegisters_4_1)           | 1     |
cTimer/sRegisters_5_8__and0000(cTimer/sRegisters_5_8__and00001:O)  | NONE(cTimer/sRegisters_5_8)           | 1     |
cTimer/sRegisters_5_8__and0001(cTimer/sRegisters_5_8__and00011:O)  | NONE(cTimer/sRegisters_5_8)           | 1     |
cTimer/sRegisters_5_7__and0000(cTimer/sRegisters_5_7__and00001:O)  | NONE(cTimer/sRegisters_5_7)           | 1     |
cTimer/sRegisters_5_7__and0001(cTimer/sRegisters_5_7__and00011:O)  | NONE(cTimer/sRegisters_5_7)           | 1     |
cTimer/ld<1>(cTimer/ld<1>2:O)                                      | NONE(cTimer/sIRQin_1)                 | 1     |
cTimer/sRegisters_5_12__and0000(cTimer/sRegisters_5_12__and00001:O)| NONE(cTimer/sRegisters_5_12)          | 1     |
cTimer/sRegisters_5_12__and0001(cTimer/sRegisters_5_12__and00011:O)| NONE(cTimer/sRegisters_5_12)          | 1     |
cTimer/sRegisters_5_6__and0000(cTimer/sRegisters_5_6__and00001:O)  | NONE(cTimer/sRegisters_5_6)           | 1     |
cTimer/sRegisters_5_6__and0001(cTimer/sRegisters_5_6__and00011:O)  | NONE(cTimer/sRegisters_5_6)           | 1     |
cTimer/sRegisters_5_9__and0000(cTimer/sRegisters_5_9__and00001:O)  | NONE(cTimer/sRegisters_5_9)           | 1     |
cTimer/sRegisters_5_9__and0001(cTimer/sRegisters_5_9__and00011:O)  | NONE(cTimer/sRegisters_5_9)           | 1     |
cTimer/sRegisters_5_11__and0000(cTimer/sRegisters_5_11__and00001:O)| NONE(cTimer/sRegisters_5_11)          | 1     |
cTimer/sRegisters_5_11__and0001(cTimer/sRegisters_5_11__and00011:O)| NONE(cTimer/sRegisters_5_11)          | 1     |
cTimer/sRegisters_5_1__and0000(cTimer/sRegisters_5_1__and00001:O)  | NONE(cTimer/sRegisters_5_1)           | 1     |
cTimer/sRegisters_5_1__and0001(cTimer/sRegisters_5_1__and00011:O)  | NONE(cTimer/sRegisters_5_1)           | 1     |
cTimer/sResetIRQ_1(cTimer/sResetIRQ_1:Q)                           | NONE(cTimer/gen_ro[1].cIRQ/Q)         | 1     |
cTimer/sRegisters_5_15__and0000(cTimer/sRegisters_5_15__and00001:O)| NONE(cTimer/sRegisters_5_15)          | 1     |
cTimer/sRegisters_5_15__and0001(cTimer/sRegisters_5_15__and00011:O)| NONE(cTimer/sRegisters_5_15)          | 1     |
cTimer/sRegisters_5_14__and0000(cTimer/sRegisters_5_14__and00001:O)| NONE(cTimer/sRegisters_5_14)          | 1     |
cTimer/sRegisters_5_14__and0001(cTimer/sRegisters_5_14__and00011:O)| NONE(cTimer/sRegisters_5_14)          | 1     |
cTimer/sRegisters_5_3__and0000(cTimer/sRegisters_5_3__and00001:O)  | NONE(cTimer/sRegisters_5_3)           | 1     |
cTimer/sRegisters_5_3__and0001(cTimer/sRegisters_5_3__and00011:O)  | NONE(cTimer/sRegisters_5_3)           | 1     |
cTimer/sRegisters_5_5__and0000(cTimer/sRegisters_5_5__and00001:O)  | NONE(cTimer/sRegisters_5_5)           | 1     |
cTimer/sRegisters_5_5__and0001(cTimer/sRegisters_5_5__and00011:O)  | NONE(cTimer/sRegisters_5_5)           | 1     |
cTimer/sRegisters_5_0__and0000(cTimer/sRegisters_5_0__and00001:O)  | NONE(cTimer/sRegisters_5_0)           | 1     |
cTimer/sRegisters_5_0__and0001(cTimer/sRegisters_5_0__and00011:O)  | NONE(cTimer/sRegisters_5_0)           | 1     |
cTimer/sRegisters_5_10__and0000(cTimer/sRegisters_5_10__and00001:O)| NONE(cTimer/sRegisters_5_10)          | 1     |
cTimer/sRegisters_5_10__and0001(cTimer/sRegisters_5_10__and00011:O)| NONE(cTimer/sRegisters_5_10)          | 1     |
cTimer/sRegisters_5_4__and0000(cTimer/sRegisters_5_4__and00001:O)  | NONE(cTimer/sRegisters_5_4)           | 1     |
cTimer/sRegisters_5_4__and0001(cTimer/sRegisters_5_4__and00011:O)  | NONE(cTimer/sRegisters_5_4)           | 1     |
cTimer/sRegisters_5_2__and0000(cTimer/sRegisters_5_2__and00001:O)  | NONE(cTimer/sRegisters_5_2)           | 1     |
cTimer/sRegisters_5_2__and0001(cTimer/sRegisters_5_2__and00011:O)  | NONE(cTimer/sRegisters_5_2)           | 1     |
cTimer/sRegisters_5_13__and0000(cTimer/sRegisters_5_13__and00001:O)| NONE(cTimer/sRegisters_5_13)          | 1     |
cTimer/sRegisters_5_13__and0001(cTimer/sRegisters_5_13__and00011:O)| NONE(cTimer/sRegisters_5_13)          | 1     |
cTimer/sRegisters_6_7__and0000(cTimer/sRegisters_6_7__and00001:O)  | NONE(cTimer/sRegisters_6_7)           | 1     |
cTimer/sRegisters_6_7__and0001(cTimer/sRegisters_6_7__and00011:O)  | NONE(cTimer/sRegisters_6_7)           | 1     |
cTimer/sRegisters_6_5__and0000(cTimer/sRegisters_6_5__and00001:O)  | NONE(cTimer/sRegisters_6_5)           | 1     |
cTimer/sRegisters_6_5__and0001(cTimer/sRegisters_6_5__and00011:O)  | NONE(cTimer/sRegisters_6_5)           | 1     |
cTimer/sRegisters_6_11__and0000(cTimer/sRegisters_6_11__and00001:O)| NONE(cTimer/sRegisters_6_11)          | 1     |
cTimer/sRegisters_6_11__and0001(cTimer/sRegisters_6_11__and00011:O)| NONE(cTimer/sRegisters_6_11)          | 1     |
cTimer/sRegisters_6_13__and0000(cTimer/sRegisters_6_13__and00001:O)| NONE(cTimer/sRegisters_6_13)          | 1     |
cTimer/sRegisters_6_13__and0001(cTimer/sRegisters_6_13__and00011:O)| NONE(cTimer/sRegisters_6_13)          | 1     |
cTimer/sRegisters_6_0__and0000(cTimer/sRegisters_6_0__and00001:O)  | NONE(cTimer/sRegisters_6_0)           | 1     |
cTimer/sRegisters_6_0__and0001(cTimer/sRegisters_6_0__and00011:O)  | NONE(cTimer/sRegisters_6_0)           | 1     |
cTimer/sRegisters_6_6__and0000(cTimer/sRegisters_6_6__and00001:O)  | NONE(cTimer/sRegisters_6_6)           | 1     |
cTimer/sRegisters_6_6__and0001(cTimer/sRegisters_6_6__and00011:O)  | NONE(cTimer/sRegisters_6_6)           | 1     |
cTimer/sRegisters_6_3__and0000(cTimer/sRegisters_6_3__and00001:O)  | NONE(cTimer/sRegisters_6_3)           | 1     |
cTimer/sRegisters_6_3__and0001(cTimer/sRegisters_6_3__and00011:O)  | NONE(cTimer/sRegisters_6_3)           | 1     |
cTimer/sRegisters_6_12__and0000(cTimer/sRegisters_6_12__and00001:O)| NONE(cTimer/sRegisters_6_12)          | 1     |
cTimer/sRegisters_6_12__and0001(cTimer/sRegisters_6_12__and00011:O)| NONE(cTimer/sRegisters_6_12)          | 1     |
cTimer/sRegisters_6_2__and0000(cTimer/sRegisters_6_2__and00001:O)  | NONE(cTimer/sRegisters_6_2)           | 1     |
cTimer/sRegisters_6_2__and0001(cTimer/sRegisters_6_2__and00011:O)  | NONE(cTimer/sRegisters_6_2)           | 1     |
cTimer/ld<2>(cTimer/ld<2>1:O)                                      | NONE(cTimer/sIRQin_2)                 | 1     |
cTimer/sRegisters_6_8__and0000(cTimer/sRegisters_6_8__and00001:O)  | NONE(cTimer/sRegisters_6_8)           | 1     |
cTimer/sRegisters_6_8__and0001(cTimer/sRegisters_6_8__and00011:O)  | NONE(cTimer/sRegisters_6_8)           | 1     |
cTimer/sRegisters_6_15__and0000(cTimer/sRegisters_6_15__and00001:O)| NONE(cTimer/sRegisters_6_15)          | 1     |
cTimer/sRegisters_6_15__and0001(cTimer/sRegisters_6_15__and00011:O)| NONE(cTimer/sRegisters_6_15)          | 1     |
cTimer/sRegisters_6_4__and0000(cTimer/sRegisters_6_4__and00001:O)  | NONE(cTimer/sRegisters_6_4)           | 1     |
cTimer/sRegisters_6_4__and0001(cTimer/sRegisters_6_4__and00011:O)  | NONE(cTimer/sRegisters_6_4)           | 1     |
cTimer/sRegisters_6_1__and0000(cTimer/sRegisters_6_1__and00001:O)  | NONE(cTimer/sRegisters_6_1)           | 1     |
cTimer/sRegisters_6_1__and0001(cTimer/sRegisters_6_1__and00011:O)  | NONE(cTimer/sRegisters_6_1)           | 1     |
cTimer/sRegisters_6_14__and0000(cTimer/sRegisters_6_14__and00001:O)| NONE(cTimer/sRegisters_6_14)          | 1     |
cTimer/sRegisters_6_14__and0001(cTimer/sRegisters_6_14__and00011:O)| NONE(cTimer/sRegisters_6_14)          | 1     |
cTimer/sRegisters_6_9__and0000(cTimer/sRegisters_6_9__and00001:O)  | NONE(cTimer/sRegisters_6_9)           | 1     |
cTimer/sRegisters_6_9__and0001(cTimer/sRegisters_6_9__and00011:O)  | NONE(cTimer/sRegisters_6_9)           | 1     |
cTimer/sRegisters_6_10__and0000(cTimer/sRegisters_6_10__and00001:O)| NONE(cTimer/sRegisters_6_10)          | 1     |
cTimer/sRegisters_6_10__and0001(cTimer/sRegisters_6_10__and00011:O)| NONE(cTimer/sRegisters_6_10)          | 1     |
cTimer/sResetIRQ_2(cTimer/sResetIRQ_2:Q)                           | NONE(cTimer/gen_ro[2].cIRQ/Q)         | 1     |
-------------------------------------------------------------------+---------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.520ns (Maximum Frequency: 57.077MHz)
   Minimum input arrival time before clock: 11.892ns
   Maximum output required time after clock: 12.751ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 17.520ns (frequency: 57.077MHz)
  Total number of paths / destination ports: 1943659 / 1473
-------------------------------------------------------------------------
Delay:               17.520ns (Levels of Logic = 13)
  Source:            cProcesseur/cDataPath/cIR/Q_6 (FF)
  Destination:       cProcesseur/cDataPath/cRegs[15].cReg/Q_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: cProcesseur/cDataPath/cIR/Q_6 to cProcesseur/cDataPath/cRegs[15].cReg/Q_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           139   0.720   2.534  cProcesseur/cDataPath/cIR/Q_6 (cProcesseur/cDataPath/cIR/Q_6)
     LUT3:I2->O            1   0.551   0.000  cProcesseur/cDataPath/Mmux_sigRb_5 (cProcesseur/cDataPath/N213)
     MUXF5:I1->O           1   0.360   0.000  cProcesseur/cDataPath/Mmux_sigRb_4_f5 (cProcesseur/cDataPath/Mmux_sigRb_4_f5)
     MUXF6:I1->O           1   0.342   0.000  cProcesseur/cDataPath/Mmux_sigRb_3_f6 (cProcesseur/cDataPath/Mmux_sigRb_3_f6)
     MUXF7:I1->O          19   0.342   1.518  cProcesseur/cDataPath/Mmux_sigRb_2_f7 (cProcesseur/cDataPath/cUAL/SnegB<0>)
     LUT3:I2->O           19   0.551   1.450  cProcesseur/cDataPath/cUAL/sDcl<0>1 (cProcesseur/cDataPath/cUAL/sDcl<0>)
     MUXF5:S->O            4   0.621   1.112  cProcesseur/cDataPath/cUAL/cShifter/_mux002031 (cProcesseur/cDataPath/cUAL/cShifter/N161)
     LUT3:I1->O            3   0.551   0.975  cProcesseur/cDataPath/cUAL/cShifter/_mux00204 (cProcesseur/cDataPath/cUAL/cShifter/sD<2><0>)
     LUT3:I2->O            4   0.551   0.943  cProcesseur/cDataPath/cUAL/cShifter/S_0_mux000011 (cProcesseur/cDataPath/cUAL/cShifter/N20)
     LUT4:I3->O            1   0.551   0.000  cProcesseur/cDataPath/sigRd<15>32_F (N5650)
     MUXF5:I0->O           1   0.360   0.996  cProcesseur/cDataPath/sigRd<15>32 (cProcesseur/cDataPath/sigRd<15>_map12)
     LUT4:I1->O            1   0.551   0.827  cProcesseur/cDataPath/sigRd<15>41 (cProcesseur/cDataPath/sigRd<15>_map14)
     LUT4:I3->O            1   0.551   0.000  cProcesseur/cDataPath/sigRd<15>199_G (N5607)
     MUXF5:I1->O          16   0.360   0.000  cProcesseur/cDataPath/sigRd<15>199 (cProcesseur/cDataPath/sigRd<15>)
     FDCE:D                    0.203          cProcesseur/cDataPath/cRegs[0].cReg/Q_15
    ----------------------------------------
    Total                     17.520ns (7.165ns logic, 10.355ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cPS2/PS2Csmooth'
  Clock period: 6.054ns (frequency: 165.180MHz)
  Total number of paths / destination ports: 92 / 20
-------------------------------------------------------------------------
Delay:               6.054ns (Levels of Logic = 2)
  Source:            cPS2/sBitCount_1 (FF)
  Destination:       cPS2/sBitCount_3 (FF)
  Source Clock:      cPS2/PS2Csmooth rising
  Destination Clock: cPS2/PS2Csmooth rising

  Data Path: cPS2/sBitCount_1 to cPS2/sBitCount_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.720   1.457  cPS2/sBitCount_1 (cPS2/sBitCount_1)
     LUT4:I0->O            4   0.551   1.256  cPS2/sBitCount_cmp_eq00001 (cPS2/sBitCount_cmp_eq0000)
     LUT2:I0->O            4   0.551   0.917  cPS2/sBitCount_not00011 (cPS2/sBitCount_not0001)
     FDCE:CE                   0.602          cPS2/sBitCount_0
    ----------------------------------------
    Total                      6.054ns (2.424ns logic, 3.630ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/sCLK<0>'
  Clock period: 8.354ns (frequency: 119.703MHz)
  Total number of paths / destination ports: 665 / 34
-------------------------------------------------------------------------
Delay:               8.354ns (Levels of Logic = 3)
  Source:            cTimer/sRegisters_4_7 (FF)
  Destination:       cTimer/sRegisters_4_0 (FF)
  Source Clock:      cTimer/sCLK<0> rising
  Destination Clock: cTimer/sCLK<0> rising

  Data Path: cTimer/sRegisters_4_7 to cTimer/sRegisters_4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            3   0.720   1.246  cTimer/sRegisters_4_7 (cTimer/sRegisters_4_7)
     LUT4:I0->O            1   0.551   1.140  cTimer/sRegisters_4_cmp_eq000012 (cTimer/sRegisters_4_cmp_eq0000_map6)
     LUT4:I0->O           18   0.551   1.756  cTimer/sRegisters_4_cmp_eq000076 (cTimer/sRegisters_4_cmp_eq0000)
     LUT3:I0->O           16   0.551   1.237  cTimer/sRegisters_4_not00031 (cTimer/sRegisters_4_not0003)
     FDCPE:CE                  0.602          cTimer/sRegisters_4_15
    ----------------------------------------
    Total                      8.354ns (2.975ns logic, 5.379ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/sCLK<1>'
  Clock period: 8.354ns (frequency: 119.703MHz)
  Total number of paths / destination ports: 665 / 34
-------------------------------------------------------------------------
Delay:               8.354ns (Levels of Logic = 3)
  Source:            cTimer/sRegisters_5_7 (FF)
  Destination:       cTimer/sRegisters_5_0 (FF)
  Source Clock:      cTimer/sCLK<1> rising
  Destination Clock: cTimer/sCLK<1> rising

  Data Path: cTimer/sRegisters_5_7 to cTimer/sRegisters_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            3   0.720   1.246  cTimer/sRegisters_5_7 (cTimer/sRegisters_5_7)
     LUT4:I0->O            1   0.551   1.140  cTimer/sRegisters_5_cmp_eq000012 (cTimer/sRegisters_5_cmp_eq0000_map6)
     LUT4:I0->O           18   0.551   1.756  cTimer/sRegisters_5_cmp_eq000076 (cTimer/sRegisters_5_cmp_eq0000)
     LUT3:I0->O           16   0.551   1.237  cTimer/sRegisters_5_not00031 (cTimer/sRegisters_5_not0003)
     FDCPE:CE                  0.602          cTimer/sRegisters_5_15
    ----------------------------------------
    Total                      8.354ns (2.975ns logic, 5.379ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/sCLK<2>'
  Clock period: 8.354ns (frequency: 119.703MHz)
  Total number of paths / destination ports: 665 / 34
-------------------------------------------------------------------------
Delay:               8.354ns (Levels of Logic = 3)
  Source:            cTimer/sRegisters_6_7 (FF)
  Destination:       cTimer/sRegisters_6_0 (FF)
  Source Clock:      cTimer/sCLK<2> rising
  Destination Clock: cTimer/sCLK<2> rising

  Data Path: cTimer/sRegisters_6_7 to cTimer/sRegisters_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            3   0.720   1.246  cTimer/sRegisters_6_7 (cTimer/sRegisters_6_7)
     LUT4:I0->O            1   0.551   1.140  cTimer/sRegisters_6_cmp_eq000012 (cTimer/sRegisters_6_cmp_eq0000_map6)
     LUT4:I0->O           18   0.551   1.756  cTimer/sRegisters_6_cmp_eq000076 (cTimer/sRegisters_6_cmp_eq0000)
     LUT3:I0->O           16   0.551   1.237  cTimer/sRegisters_6_not00031 (cTimer/sRegisters_6_not0003)
     FDCPE:CE                  0.602          cTimer/sRegisters_6_15
    ----------------------------------------
    Total                      8.354ns (2.975ns logic, 5.379ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_5'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_6_0 (FF)
  Destination:       cTimer/cnt_base_6_4 (FF)
  Source Clock:      cTimer/TMR_CLK_5 rising
  Destination Clock: cTimer/TMR_CLK_5 rising

  Data Path: cTimer/cnt_base_6_0 to cTimer/cnt_base_6_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_6_0 (cTimer/cnt_base_6_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_6_cmp_eq00001 (N6002)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_6_cmp_eq0000_f5 (cTimer/TMR_CLK_6_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_6_or00001 (cTimer/cnt_base_6_or0000)
     FDR:R                     1.026          cTimer/cnt_base_6_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_6'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_7_0 (FF)
  Destination:       cTimer/cnt_base_7_4 (FF)
  Source Clock:      cTimer/TMR_CLK_6 rising
  Destination Clock: cTimer/TMR_CLK_6 rising

  Data Path: cTimer/cnt_base_7_0 to cTimer/cnt_base_7_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_7_0 (cTimer/cnt_base_7_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_7_cmp_eq00001 (N6001)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_7_cmp_eq0000_f5 (cTimer/TMR_CLK_7_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_7_or00001 (cTimer/cnt_base_7_or0000)
     FDR:R                     1.026          cTimer/cnt_base_7_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_4'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_5_0 (FF)
  Destination:       cTimer/cnt_base_5_4 (FF)
  Source Clock:      cTimer/TMR_CLK_4 rising
  Destination Clock: cTimer/TMR_CLK_4 rising

  Data Path: cTimer/cnt_base_5_0 to cTimer/cnt_base_5_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_5_0 (cTimer/cnt_base_5_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_5_cmp_eq00001 (N6003)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_5_cmp_eq0000_f5 (cTimer/TMR_CLK_5_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_5_or00001 (cTimer/cnt_base_5_or0000)
     FDR:R                     1.026          cTimer/cnt_base_5_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_2'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_3_0 (FF)
  Destination:       cTimer/cnt_base_3_4 (FF)
  Source Clock:      cTimer/TMR_CLK_2 rising
  Destination Clock: cTimer/TMR_CLK_2 rising

  Data Path: cTimer/cnt_base_3_0 to cTimer/cnt_base_3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_3_0 (cTimer/cnt_base_3_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_3_cmp_eq00001 (N6005)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_3_cmp_eq0000_f5 (cTimer/TMR_CLK_3_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_3_or00001 (cTimer/cnt_base_3_or0000)
     FDR:R                     1.026          cTimer/cnt_base_3_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_3'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_4_0 (FF)
  Destination:       cTimer/cnt_base_4_4 (FF)
  Source Clock:      cTimer/TMR_CLK_3 rising
  Destination Clock: cTimer/TMR_CLK_3 rising

  Data Path: cTimer/cnt_base_4_0 to cTimer/cnt_base_4_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_4_0 (cTimer/cnt_base_4_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_4_cmp_eq00001 (N6004)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_4_cmp_eq0000_f5 (cTimer/TMR_CLK_4_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_4_or00001 (cTimer/cnt_base_4_or0000)
     FDR:R                     1.026          cTimer/cnt_base_4_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_0'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_1_0 (FF)
  Destination:       cTimer/cnt_base_1_4 (FF)
  Source Clock:      cTimer/TMR_CLK_0 rising
  Destination Clock: cTimer/TMR_CLK_0 rising

  Data Path: cTimer/cnt_base_1_0 to cTimer/cnt_base_1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_1_0 (cTimer/cnt_base_1_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_1_cmp_eq00001 (N6007)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_1_cmp_eq0000_f5 (cTimer/TMR_CLK_1_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_1_or00001 (cTimer/cnt_base_1_or0000)
     FDR:R                     1.026          cTimer/cnt_base_1_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cTimer/TMR_CLK_1'
  Clock period: 6.462ns (frequency: 154.751MHz)
  Total number of paths / destination ports: 50 / 12
-------------------------------------------------------------------------
Delay:               6.462ns (Levels of Logic = 3)
  Source:            cTimer/cnt_base_2_0 (FF)
  Destination:       cTimer/cnt_base_2_4 (FF)
  Source Clock:      cTimer/TMR_CLK_1 rising
  Destination Clock: cTimer/TMR_CLK_1 rising

  Data Path: cTimer/cnt_base_2_0 to cTimer/cnt_base_2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.720   1.261  cTimer/cnt_base_2_0 (cTimer/cnt_base_2_0)
     LUT4:I1->O            1   0.551   0.000  cTimer/TMR_CLK_2_cmp_eq00001 (N6006)
     MUXF5:I0->O           2   0.360   1.072  cTimer/TMR_CLK_2_cmp_eq0000_f5 (cTimer/TMR_CLK_2_cmp_eq0000)
     LUT2:I1->O            5   0.551   0.921  cTimer/cnt_base_2_or00001 (cTimer/cnt_base_2_or0000)
     FDR:R                     1.026          cTimer/cnt_base_2_0
    ----------------------------------------
    Total                      6.462ns (3.208ns logic, 3.254ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 395 / 326
-------------------------------------------------------------------------
Offset:              10.734ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_0_4 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to cTimer/cnt_base_0_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           278   0.821   3.262  RESET_IBUF (RESET_IBUF)
     BUF:I->O            278   0.551   3.601  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_0_or00001 (cTimer/cnt_base_0_or0000)
     FDR:R                     1.026          cTimer/cnt_base_0_0
    ----------------------------------------
    Total                     10.734ns (2.949ns logic, 7.785ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cPS2/PS2Csmooth'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              11.892ns (Levels of Logic = 4)
  Source:            RESET (PAD)
  Destination:       cPS2/sInput_0 (FF)
  Destination Clock: cPS2/PS2Csmooth rising

  Data Path: RESET to cPS2/sInput_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           278   0.821   3.262  RESET_IBUF (RESET_IBUF)
     BUF:I->O            278   0.551   3.330  RESET_IBUF_1 (RESET_IBUF_1)
     LUT3:I2->O            8   0.551   1.422  cPS2/sInput_0_and000011 (cPS2/N0)
     LUT4:I0->O            1   0.551   0.801  cPS2/sInput_0_and00001 (cPS2/sInput_0_not0001_inv)
     FDE:CE                    0.602          cPS2/sInput_0
    ----------------------------------------
    Total                     11.892ns (3.076ns logic, 8.816ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_5'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.734ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_6_4 (FF)
  Destination Clock: cTimer/TMR_CLK_5 rising

  Data Path: RESET to cTimer/cnt_base_6_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           278   0.821   3.262  RESET_IBUF (RESET_IBUF)
     BUF:I->O            278   0.551   3.601  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_6_or00001 (cTimer/cnt_base_6_or0000)
     FDR:R                     1.026          cTimer/cnt_base_6_0
    ----------------------------------------
    Total                     10.734ns (2.949ns logic, 7.785ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_6'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.734ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_7_4 (FF)
  Destination Clock: cTimer/TMR_CLK_6 rising

  Data Path: RESET to cTimer/cnt_base_7_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           278   0.821   3.262  RESET_IBUF (RESET_IBUF)
     BUF:I->O            278   0.551   3.601  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_7_or00001 (cTimer/cnt_base_7_or0000)
     FDR:R                     1.026          cTimer/cnt_base_7_0
    ----------------------------------------
    Total                     10.734ns (2.949ns logic, 7.785ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_4'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.734ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_5_4 (FF)
  Destination Clock: cTimer/TMR_CLK_4 rising

  Data Path: RESET to cTimer/cnt_base_5_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           278   0.821   3.262  RESET_IBUF (RESET_IBUF)
     BUF:I->O            278   0.551   3.601  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_5_or00001 (cTimer/cnt_base_5_or0000)
     FDR:R                     1.026          cTimer/cnt_base_5_0
    ----------------------------------------
    Total                     10.734ns (2.949ns logic, 7.785ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_2'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.734ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_3_4 (FF)
  Destination Clock: cTimer/TMR_CLK_2 rising

  Data Path: RESET to cTimer/cnt_base_3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           278   0.821   3.262  RESET_IBUF (RESET_IBUF)
     BUF:I->O            278   0.551   3.601  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_3_or00001 (cTimer/cnt_base_3_or0000)
     FDR:R                     1.026          cTimer/cnt_base_3_0
    ----------------------------------------
    Total                     10.734ns (2.949ns logic, 7.785ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_3'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.734ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_4_4 (FF)
  Destination Clock: cTimer/TMR_CLK_3 rising

  Data Path: RESET to cTimer/cnt_base_4_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           278   0.821   3.262  RESET_IBUF (RESET_IBUF)
     BUF:I->O            278   0.551   3.601  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_4_or00001 (cTimer/cnt_base_4_or0000)
     FDR:R                     1.026          cTimer/cnt_base_4_0
    ----------------------------------------
    Total                     10.734ns (2.949ns logic, 7.785ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_0'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.734ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_1_4 (FF)
  Destination Clock: cTimer/TMR_CLK_0 rising

  Data Path: RESET to cTimer/cnt_base_1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           278   0.821   3.262  RESET_IBUF (RESET_IBUF)
     BUF:I->O            278   0.551   3.601  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_1_or00001 (cTimer/cnt_base_1_or0000)
     FDR:R                     1.026          cTimer/cnt_base_1_0
    ----------------------------------------
    Total                     10.734ns (2.949ns logic, 7.785ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cTimer/TMR_CLK_1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.734ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       cTimer/cnt_base_2_4 (FF)
  Destination Clock: cTimer/TMR_CLK_1 rising

  Data Path: RESET to cTimer/cnt_base_2_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           278   0.821   3.262  RESET_IBUF (RESET_IBUF)
     BUF:I->O            278   0.551   3.601  RESET_IBUF_1 (RESET_IBUF_1)
     LUT2:I0->O            5   0.551   0.921  cTimer/cnt_base_2_or00001 (cTimer/cnt_base_2_or0000)
     FDR:R                     1.026          cTimer/cnt_base_2_0
    ----------------------------------------
    Total                     10.734ns (2.949ns logic, 7.785ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 207 / 21
-------------------------------------------------------------------------
Offset:              12.751ns (Levels of Logic = 5)
  Source:            cVGA/cSync/comptY_7 (FF)
  Destination:       B (PAD)
  Source Clock:      CLK rising

  Data Path: cVGA/cSync/comptY_7 to B
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.720   1.278  cVGA/cSync/comptY_7 (cVGA/cSync/comptY_7)
     LUT4:I1->O            1   0.551   0.000  cVGA/cSync/Yaux<5>150_SW0_F (N5889)
     MUXF5:I0->O           4   0.360   0.943  cVGA/cSync/Yaux<5>150_SW0 (N5258)
     LUT4_D:I3->O          3   0.551   1.246  cVGA/cSync/Yaux<5>150 (cVGA/cSync/N18)
     LUT3:I0->O            3   0.551   0.907  cVGA/cRGB/G (B_OBUF)
     OBUF:I->O                 5.644          B_OBUF (B)
    ----------------------------------------
    Total                     12.751ns (8.377ns logic, 4.374ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
CPU : 51.35 / 51.41 s | Elapsed : 55.00 / 55.00 s
 
--> 


Total memory usage is 179644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  447 (   0 filtered)
Number of infos    :    9 (   0 filtered)

