
rho_mod_v6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6c4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bd0  0800a8a8  0800a8a8  0001a8a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b478  0800b478  00021f70  2**0
                  CONTENTS
  4 .ARM          00000008  0800b478  0800b478  0001b478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b480  0800b480  00021f70  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b480  0800b480  0001b480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b484  0800b484  0001b484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001f70  20000000  0800b488  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026fc  20001f70  0800d3f8  00021f70  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000466c  0800d3f8  0002466c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021f70  2**0
                  CONTENTS, READONLY
 12 .debug_info   00043262  00000000  00000000  00021fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000593f  00000000  00000000  00065202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001464e  00000000  00000000  0006ab41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001738  00000000  00000000  0007f190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018b8  00000000  00000000  000808c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024958  00000000  00000000  00082180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000274c4  00000000  00000000  000a6ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d160b  00000000  00000000  000cdf9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0019f5a7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054e0  00000000  00000000  0019f5fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001f70 	.word	0x20001f70
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a88c 	.word	0x0800a88c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001f74 	.word	0x20001f74
 800021c:	0800a88c 	.word	0x0800a88c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b96e 	b.w	8000f2c <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	468c      	mov	ip, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f040 8083 	bne.w	8000d7e <__udivmoddi4+0x116>
 8000c78:	428a      	cmp	r2, r1
 8000c7a:	4617      	mov	r7, r2
 8000c7c:	d947      	bls.n	8000d0e <__udivmoddi4+0xa6>
 8000c7e:	fab2 f282 	clz	r2, r2
 8000c82:	b142      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c84:	f1c2 0020 	rsb	r0, r2, #32
 8000c88:	fa24 f000 	lsr.w	r0, r4, r0
 8000c8c:	4091      	lsls	r1, r2
 8000c8e:	4097      	lsls	r7, r2
 8000c90:	ea40 0c01 	orr.w	ip, r0, r1
 8000c94:	4094      	lsls	r4, r2
 8000c96:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c9a:	0c23      	lsrs	r3, r4, #16
 8000c9c:	fbbc f6f8 	udiv	r6, ip, r8
 8000ca0:	fa1f fe87 	uxth.w	lr, r7
 8000ca4:	fb08 c116 	mls	r1, r8, r6, ip
 8000ca8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cac:	fb06 f10e 	mul.w	r1, r6, lr
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x60>
 8000cb4:	18fb      	adds	r3, r7, r3
 8000cb6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cba:	f080 8119 	bcs.w	8000ef0 <__udivmoddi4+0x288>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 8116 	bls.w	8000ef0 <__udivmoddi4+0x288>
 8000cc4:	3e02      	subs	r6, #2
 8000cc6:	443b      	add	r3, r7
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cdc:	45a6      	cmp	lr, r4
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x8c>
 8000ce0:	193c      	adds	r4, r7, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	f080 8105 	bcs.w	8000ef4 <__udivmoddi4+0x28c>
 8000cea:	45a6      	cmp	lr, r4
 8000cec:	f240 8102 	bls.w	8000ef4 <__udivmoddi4+0x28c>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	443c      	add	r4, r7
 8000cf4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cf8:	eba4 040e 	sub.w	r4, r4, lr
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	b11d      	cbz	r5, 8000d08 <__udivmoddi4+0xa0>
 8000d00:	40d4      	lsrs	r4, r2
 8000d02:	2300      	movs	r3, #0
 8000d04:	e9c5 4300 	strd	r4, r3, [r5]
 8000d08:	4631      	mov	r1, r6
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	b902      	cbnz	r2, 8000d12 <__udivmoddi4+0xaa>
 8000d10:	deff      	udf	#255	; 0xff
 8000d12:	fab2 f282 	clz	r2, r2
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	d150      	bne.n	8000dbc <__udivmoddi4+0x154>
 8000d1a:	1bcb      	subs	r3, r1, r7
 8000d1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d20:	fa1f f887 	uxth.w	r8, r7
 8000d24:	2601      	movs	r6, #1
 8000d26:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d2a:	0c21      	lsrs	r1, r4, #16
 8000d2c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d34:	fb08 f30c 	mul.w	r3, r8, ip
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0xe4>
 8000d3c:	1879      	adds	r1, r7, r1
 8000d3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0xe2>
 8000d44:	428b      	cmp	r3, r1
 8000d46:	f200 80e9 	bhi.w	8000f1c <__udivmoddi4+0x2b4>
 8000d4a:	4684      	mov	ip, r0
 8000d4c:	1ac9      	subs	r1, r1, r3
 8000d4e:	b2a3      	uxth	r3, r4
 8000d50:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d54:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d58:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d5c:	fb08 f800 	mul.w	r8, r8, r0
 8000d60:	45a0      	cmp	r8, r4
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x10c>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x10a>
 8000d6c:	45a0      	cmp	r8, r4
 8000d6e:	f200 80d9 	bhi.w	8000f24 <__udivmoddi4+0x2bc>
 8000d72:	4618      	mov	r0, r3
 8000d74:	eba4 0408 	sub.w	r4, r4, r8
 8000d78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d7c:	e7bf      	b.n	8000cfe <__udivmoddi4+0x96>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x12e>
 8000d82:	2d00      	cmp	r5, #0
 8000d84:	f000 80b1 	beq.w	8000eea <__udivmoddi4+0x282>
 8000d88:	2600      	movs	r6, #0
 8000d8a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d8e:	4630      	mov	r0, r6
 8000d90:	4631      	mov	r1, r6
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f683 	clz	r6, r3
 8000d9a:	2e00      	cmp	r6, #0
 8000d9c:	d14a      	bne.n	8000e34 <__udivmoddi4+0x1cc>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0x140>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80b8 	bhi.w	8000f18 <__udivmoddi4+0x2b0>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	468c      	mov	ip, r1
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d0a8      	beq.n	8000d08 <__udivmoddi4+0xa0>
 8000db6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dba:	e7a5      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000dbc:	f1c2 0320 	rsb	r3, r2, #32
 8000dc0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dc4:	4097      	lsls	r7, r2
 8000dc6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dce:	40d9      	lsrs	r1, r3
 8000dd0:	4330      	orrs	r0, r6
 8000dd2:	0c03      	lsrs	r3, r0, #16
 8000dd4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dd8:	fa1f f887 	uxth.w	r8, r7
 8000ddc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb06 f108 	mul.w	r1, r6, r8
 8000de8:	4299      	cmp	r1, r3
 8000dea:	fa04 f402 	lsl.w	r4, r4, r2
 8000dee:	d909      	bls.n	8000e04 <__udivmoddi4+0x19c>
 8000df0:	18fb      	adds	r3, r7, r3
 8000df2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000df6:	f080 808d 	bcs.w	8000f14 <__udivmoddi4+0x2ac>
 8000dfa:	4299      	cmp	r1, r3
 8000dfc:	f240 808a 	bls.w	8000f14 <__udivmoddi4+0x2ac>
 8000e00:	3e02      	subs	r6, #2
 8000e02:	443b      	add	r3, r7
 8000e04:	1a5b      	subs	r3, r3, r1
 8000e06:	b281      	uxth	r1, r0
 8000e08:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e0c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e10:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e14:	fb00 f308 	mul.w	r3, r0, r8
 8000e18:	428b      	cmp	r3, r1
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x1c4>
 8000e1c:	1879      	adds	r1, r7, r1
 8000e1e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e22:	d273      	bcs.n	8000f0c <__udivmoddi4+0x2a4>
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d971      	bls.n	8000f0c <__udivmoddi4+0x2a4>
 8000e28:	3802      	subs	r0, #2
 8000e2a:	4439      	add	r1, r7
 8000e2c:	1acb      	subs	r3, r1, r3
 8000e2e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e32:	e778      	b.n	8000d26 <__udivmoddi4+0xbe>
 8000e34:	f1c6 0c20 	rsb	ip, r6, #32
 8000e38:	fa03 f406 	lsl.w	r4, r3, r6
 8000e3c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e40:	431c      	orrs	r4, r3
 8000e42:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e46:	fa01 f306 	lsl.w	r3, r1, r6
 8000e4a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e4e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e52:	431f      	orrs	r7, r3
 8000e54:	0c3b      	lsrs	r3, r7, #16
 8000e56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e5a:	fa1f f884 	uxth.w	r8, r4
 8000e5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e62:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e66:	fb09 fa08 	mul.w	sl, r9, r8
 8000e6a:	458a      	cmp	sl, r1
 8000e6c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e70:	fa00 f306 	lsl.w	r3, r0, r6
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x220>
 8000e76:	1861      	adds	r1, r4, r1
 8000e78:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e7c:	d248      	bcs.n	8000f10 <__udivmoddi4+0x2a8>
 8000e7e:	458a      	cmp	sl, r1
 8000e80:	d946      	bls.n	8000f10 <__udivmoddi4+0x2a8>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4421      	add	r1, r4
 8000e88:	eba1 010a 	sub.w	r1, r1, sl
 8000e8c:	b2bf      	uxth	r7, r7
 8000e8e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e92:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e96:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e9a:	fb00 f808 	mul.w	r8, r0, r8
 8000e9e:	45b8      	cmp	r8, r7
 8000ea0:	d907      	bls.n	8000eb2 <__udivmoddi4+0x24a>
 8000ea2:	19e7      	adds	r7, r4, r7
 8000ea4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea8:	d22e      	bcs.n	8000f08 <__udivmoddi4+0x2a0>
 8000eaa:	45b8      	cmp	r8, r7
 8000eac:	d92c      	bls.n	8000f08 <__udivmoddi4+0x2a0>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4427      	add	r7, r4
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	eba7 0708 	sub.w	r7, r7, r8
 8000eba:	fba0 8902 	umull	r8, r9, r0, r2
 8000ebe:	454f      	cmp	r7, r9
 8000ec0:	46c6      	mov	lr, r8
 8000ec2:	4649      	mov	r1, r9
 8000ec4:	d31a      	bcc.n	8000efc <__udivmoddi4+0x294>
 8000ec6:	d017      	beq.n	8000ef8 <__udivmoddi4+0x290>
 8000ec8:	b15d      	cbz	r5, 8000ee2 <__udivmoddi4+0x27a>
 8000eca:	ebb3 020e 	subs.w	r2, r3, lr
 8000ece:	eb67 0701 	sbc.w	r7, r7, r1
 8000ed2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ed6:	40f2      	lsrs	r2, r6
 8000ed8:	ea4c 0202 	orr.w	r2, ip, r2
 8000edc:	40f7      	lsrs	r7, r6
 8000ede:	e9c5 2700 	strd	r2, r7, [r5]
 8000ee2:	2600      	movs	r6, #0
 8000ee4:	4631      	mov	r1, r6
 8000ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eea:	462e      	mov	r6, r5
 8000eec:	4628      	mov	r0, r5
 8000eee:	e70b      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000ef0:	4606      	mov	r6, r0
 8000ef2:	e6e9      	b.n	8000cc8 <__udivmoddi4+0x60>
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	e6fd      	b.n	8000cf4 <__udivmoddi4+0x8c>
 8000ef8:	4543      	cmp	r3, r8
 8000efa:	d2e5      	bcs.n	8000ec8 <__udivmoddi4+0x260>
 8000efc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f00:	eb69 0104 	sbc.w	r1, r9, r4
 8000f04:	3801      	subs	r0, #1
 8000f06:	e7df      	b.n	8000ec8 <__udivmoddi4+0x260>
 8000f08:	4608      	mov	r0, r1
 8000f0a:	e7d2      	b.n	8000eb2 <__udivmoddi4+0x24a>
 8000f0c:	4660      	mov	r0, ip
 8000f0e:	e78d      	b.n	8000e2c <__udivmoddi4+0x1c4>
 8000f10:	4681      	mov	r9, r0
 8000f12:	e7b9      	b.n	8000e88 <__udivmoddi4+0x220>
 8000f14:	4666      	mov	r6, ip
 8000f16:	e775      	b.n	8000e04 <__udivmoddi4+0x19c>
 8000f18:	4630      	mov	r0, r6
 8000f1a:	e74a      	b.n	8000db2 <__udivmoddi4+0x14a>
 8000f1c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f20:	4439      	add	r1, r7
 8000f22:	e713      	b.n	8000d4c <__udivmoddi4+0xe4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	e724      	b.n	8000d74 <__udivmoddi4+0x10c>
 8000f2a:	bf00      	nop

08000f2c <__aeabi_idiv0>:
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop

08000f30 <OV9712_Write>:
    if( reg.Address == ENDR ) break;
    OV9712_Functions.Write( ov9712, reg.Address, reg.Value );
  }
}
void OV9712_Write( OV9712_t * ov9712, uint8_t r, uint8_t v )
{
 8000f30:	b500      	push	{lr}
 8000f32:	b085      	sub	sp, #20
  uint8_t data[2] = { r, v };
 8000f34:	f88d 100c 	strb.w	r1, [sp, #12]
 8000f38:	f88d 200d 	strb.w	r2, [sp, #13]
  PlatformFunctions.I2C.Transmit( ov9712->CAM_I2C_PORT, ov9712->ADDR, data, 2, 100);
 8000f3c:	2364      	movs	r3, #100	; 0x64
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2302      	movs	r3, #2
 8000f42:	aa03      	add	r2, sp, #12
 8000f44:	7801      	ldrb	r1, [r0, #0]
 8000f46:	6840      	ldr	r0, [r0, #4]
 8000f48:	f000 f908 	bl	800115c <STM_I2CMasterTx>
}
 8000f4c:	b005      	add	sp, #20
 8000f4e:	f85d fb04 	ldr.w	pc, [sp], #4

08000f52 <OV9712_Enable>:

void OV9712_Enable( OV9712_t * ov9712 )
{
 8000f52:	b510      	push	{r4, lr}
 8000f54:	4604      	mov	r4, r0
  if( ov9712->Pins == NULL) return;
 8000f56:	6880      	ldr	r0, [r0, #8]
 8000f58:	b188      	cbz	r0, 8000f7e <OV9712_Enable+0x2c>
  PlatformFunctions.GPIO.Write( &ov9712->Pins->ENABLE, GPIO_PIN_SET);
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	f003 fd66 	bl	8004a2c <WritePin>
  PlatformFunctions.GPIO.Write( &ov9712->Pins->LOW_VOLTAGE, GPIO_PIN_SET);
 8000f60:	68a0      	ldr	r0, [r4, #8]
 8000f62:	2101      	movs	r1, #1
 8000f64:	3008      	adds	r0, #8
 8000f66:	f003 fd61 	bl	8004a2c <WritePin>
  PlatformFunctions.GPIO.Write( &ov9712->Pins->POWER_DOWN, GPIO_PIN_RESET);
 8000f6a:	68a0      	ldr	r0, [r4, #8]
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	3010      	adds	r0, #16
 8000f70:	f003 fd5c 	bl	8004a2c <WritePin>
  PlatformFunctions.GPIO.SetPortMode( &ov9712->Pins->MASTER_CLOCK, GPIO_MODE_AF_PP);
 8000f74:	68a0      	ldr	r0, [r4, #8]
 8000f76:	2102      	movs	r1, #2
 8000f78:	3018      	adds	r0, #24
 8000f7a:	f003 fd5e 	bl	8004a3a <SetPortMode>
}
 8000f7e:	bd10      	pop	{r4, pc}

08000f80 <OV9712_Init>:
  ov9712->CAM_I2C_PORT = i2c_port;
 8000f80:	6041      	str	r1, [r0, #4]
  if( pins == NULL) return;
 8000f82:	b1e2      	cbz	r2, 8000fbe <OV9712_Init+0x3e>
{
 8000f84:	b530      	push	{r4, r5, lr}
 8000f86:	b083      	sub	sp, #12
 8000f88:	4605      	mov	r5, r0
  ov9712->Pins = pins;
 8000f8a:	6082      	str	r2, [r0, #8]
  OV9712_Functions.Enable(ov9712);
 8000f8c:	f7ff ffe1 	bl	8000f52 <OV9712_Enable>
  HAL_Delay(30);
 8000f90:	201e      	movs	r0, #30
 8000f92:	f003 fe09 	bl	8004ba8 <HAL_Delay>
  for( int i = 0; i < sizeof(OV9712_regs) / sizeof(OV9712_regs[0]); i++ )
 8000f96:	2400      	movs	r4, #0
 8000f98:	2c0d      	cmp	r4, #13
 8000f9a:	d80e      	bhi.n	8000fba <OV9712_Init+0x3a>
    reg = OV9712_regs[i];
 8000f9c:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <OV9712_Init+0x40>)
 8000f9e:	f833 1014 	ldrh.w	r1, [r3, r4, lsl #1]
 8000fa2:	f8ad 1004 	strh.w	r1, [sp, #4]
    if( reg.Address == ENDR ) break;
 8000fa6:	b2c9      	uxtb	r1, r1
 8000fa8:	29ff      	cmp	r1, #255	; 0xff
 8000faa:	d006      	beq.n	8000fba <OV9712_Init+0x3a>
    OV9712_Functions.Write( ov9712, reg.Address, reg.Value );
 8000fac:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000fb0:	4628      	mov	r0, r5
 8000fb2:	f7ff ffbd 	bl	8000f30 <OV9712_Write>
  for( int i = 0; i < sizeof(OV9712_regs) / sizeof(OV9712_regs[0]); i++ )
 8000fb6:	3401      	adds	r4, #1
 8000fb8:	e7ee      	b.n	8000f98 <OV9712_Init+0x18>
}
 8000fba:	b003      	add	sp, #12
 8000fbc:	bd30      	pop	{r4, r5, pc}
 8000fbe:	4770      	bx	lr
 8000fc0:	0800a990 	.word	0x0800a990

08000fc4 <InitializePlatform>:
	true
};

/* INITIALIZING State Routine */
void InitializePlatform( void )
{
 8000fc4:	b508      	push	{r3, lr}
    PlatformFunctions.Init( &Platform, HOST_COMMUNICATION_PROTOCOL, (generic_handle_t)Master.IOs.HOST_DEFAULT_CHANNEL );
 8000fc6:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <InitializePlatform+0x10>)
 8000fc8:	685a      	ldr	r2, [r3, #4]
 8000fca:	2102      	movs	r1, #2
 8000fcc:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <InitializePlatform+0x14>)
 8000fce:	f003 fd2a 	bl	8004a26 <InitPlatform>
}
 8000fd2:	bd08      	pop	{r3, pc}
 8000fd4:	200044b8 	.word	0x200044b8
 8000fd8:	20004650 	.word	0x20004650

08000fdc <ConnectToHost>:
  while( PlatformFunctions.Host.Command( PING_HOST, NEEDED ) != OK )
  {
    PlatformFunctions.Wait( HOST_COMMAND_WAIT_TIME );
  }
#endif
}
 8000fdc:	4770      	bx	lr
	...

08000fe0 <ConfigureApplication>:

/* CONFIGURING State Routine */
void ConfigureApplication( void )
{
 8000fe0:	b508      	push	{r3, lr}
#ifdef __OV9712__
  OV9712_Functions.Init( &OV9712, Master.IOs.CAMERA_COMMUNICATION_CHANNEL, &Default_OV9712_Pins );
 8000fe2:	4a03      	ldr	r2, [pc, #12]	; (8000ff0 <ConfigureApplication+0x10>)
 8000fe4:	4b03      	ldr	r3, [pc, #12]	; (8000ff4 <ConfigureApplication+0x14>)
 8000fe6:	6819      	ldr	r1, [r3, #0]
 8000fe8:	4803      	ldr	r0, [pc, #12]	; (8000ff8 <ConfigureApplication+0x18>)
 8000fea:	f7ff ffc9 	bl	8000f80 <OV9712_Init>
#endif
#ifdef __RHO__
  while(1);
 8000fee:	e7fe      	b.n	8000fee <ConfigureApplication+0xe>
 8000ff0:	20000000 	.word	0x20000000
 8000ff4:	200044b8 	.word	0x200044b8
 8000ff8:	20000020 	.word	0x20000020

08000ffc <ExitInitialization>:
#endif
}

/* READY State Routine */
void ExitInitialization( void )
{
 8000ffc:	b508      	push	{r3, lr}
#ifdef __RHO__
  RhoSystem.Functions.Perform.Activate();
 8000ffe:	4a08      	ldr	r2, [pc, #32]	; (8001020 <ExitInitialization+0x24>)
 8001000:	f641 43a8 	movw	r3, #7336	; 0x1ca8
 8001004:	58d3      	ldr	r3, [r2, r3]
 8001006:	4798      	blx	r3
#endif
  if( SystemFunctions.State.IsIn( &System, READY ) )
 8001008:	2104      	movs	r1, #4
 800100a:	4806      	ldr	r0, [pc, #24]	; (8001024 <ExitInitialization+0x28>)
 800100c:	f003 fd36 	bl	8004a7c <IsInStateSystem>
 8001010:	b108      	cbz	r0, 8001016 <ExitInitialization+0x1a>
    MasterFunctions.Run();
 8001012:	f000 f82f 	bl	8001074 <Master_Run>
  else
    PlatformFunctions.Wait(250);
 8001016:	20fa      	movs	r0, #250	; 0xfa
 8001018:	f000 f8be 	bl	8001198 <STM_Wait>
}
 800101c:	bd08      	pop	{r3, pc}
 800101e:	bf00      	nop
 8001020:	20000080 	.word	0x20000080
 8001024:	2000002c 	.word	0x2000002c

08001028 <ApplicationCore>:

/* ACTIVE State Routine */
void ApplicationCore( void )
{
 8001028:	b508      	push	{r3, lr}
#ifdef __RHO__
    RhoSystem.Functions.Perform.CoreProcess();
 800102a:	4a03      	ldr	r2, [pc, #12]	; (8001038 <ApplicationCore+0x10>)
 800102c:	f641 439c 	movw	r3, #7324	; 0x1c9c
 8001030:	58d3      	ldr	r3, [r2, r3]
 8001032:	4798      	blx	r3
#else
#warning "No application core."
#endif
}
 8001034:	bd08      	pop	{r3, pc}
 8001036:	bf00      	nop
 8001038:	20000080 	.word	0x20000080

0800103c <Master_Init>:
  PlatformFunctions.GPIO.Write(&(GPIO_t){ LED_GPIO_Port, LED_Pin }, GPIO_PIN_SET);
  MasterFunctions.Init();
}

void Master_Init( void )
{
 800103c:	b510      	push	{r4, lr}
  /* Initialize state manager */
  SystemFunctions.Init( &System, &global_states_list );
 800103e:	4c0b      	ldr	r4, [pc, #44]	; (800106c <Master_Init+0x30>)
 8001040:	490b      	ldr	r1, [pc, #44]	; (8001070 <Master_Init+0x34>)
 8001042:	4620      	mov	r0, r4
 8001044:	f003 fd00 	bl	8004a48 <InitSystem>

  /* Initialize core platform */
  SystemFunctions.State.Enter( &System, INITIALIZING );
 8001048:	2101      	movs	r1, #1
 800104a:	4620      	mov	r0, r4
 800104c:	f003 fd0e 	bl	8004a6c <EnterStateSystem>

  /* Connect to host, this is critical for finishing initialization hence endless loop */
  SystemFunctions.State.Enter( &System, CONNECTING_TO_HOST );
 8001050:	2102      	movs	r1, #2
 8001052:	4620      	mov	r0, r4
 8001054:	f003 fd0a 	bl	8004a6c <EnterStateSystem>

  /* Configure application items */
  SystemFunctions.State.Enter( &System, CONFIGURING );
 8001058:	2103      	movs	r1, #3
 800105a:	4620      	mov	r0, r4
 800105c:	f003 fd06 	bl	8004a6c <EnterStateSystem>

  /* Exit initialization, enter run */
  SystemFunctions.State.Enter( &System, READY );
 8001060:	2104      	movs	r1, #4
 8001062:	4620      	mov	r0, r4
 8001064:	f003 fd02 	bl	8004a6c <EnterStateSystem>
}
 8001068:	bd10      	pop	{r4, pc}
 800106a:	bf00      	nop
 800106c:	2000002c 	.word	0x2000002c
 8001070:	20000034 	.word	0x20000034

08001074 <Master_Run>:

/***************************************************************************************/
/*                                   Master Run                                        */
/***************************************************************************************/
void Master_Run( void )
{
 8001074:	b508      	push	{r3, lr}
  SystemFunctions.State.Set( &System, ACTIVE );
 8001076:	2105      	movs	r1, #5
 8001078:	4803      	ldr	r0, [pc, #12]	; (8001088 <Master_Run+0x14>)
 800107a:	f003 fd1f 	bl	8004abc <SetStateSystem>

  while(1)
  {
    SystemFunctions.State.Perform( &System );
 800107e:	4802      	ldr	r0, [pc, #8]	; (8001088 <Master_Run+0x14>)
 8001080:	f003 fced 	bl	8004a5e <PerformStateSystem>
  while(1)
 8001084:	e7fb      	b.n	800107e <Master_Run+0xa>
 8001086:	bf00      	nop
 8001088:	2000002c 	.word	0x2000002c

0800108c <SystemError>:
{
 800108c:	b510      	push	{r4, lr}
    LOG( ALWAYS, "System error! Resetting in" );
 800108e:	480a      	ldr	r0, [pc, #40]	; (80010b8 <SystemError+0x2c>)
 8001090:	f3af 8000 	nop.w
    for( uint8_t i = 3 ; i > 0; i-- )
 8001094:	2403      	movs	r4, #3
 8001096:	e009      	b.n	80010ac <SystemError+0x20>
        LOG_BARE( ALWAYS, " %d", i );
 8001098:	4621      	mov	r1, r4
 800109a:	4808      	ldr	r0, [pc, #32]	; (80010bc <SystemError+0x30>)
 800109c:	f3af 8000 	nop.w
        PlatformFunctions.Wait(1000);
 80010a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010a4:	f000 f878 	bl	8001198 <STM_Wait>
    for( uint8_t i = 3 ; i > 0; i-- )
 80010a8:	3c01      	subs	r4, #1
 80010aa:	b2e4      	uxtb	r4, r4
 80010ac:	2c00      	cmp	r4, #0
 80010ae:	d1f3      	bne.n	8001098 <SystemError+0xc>
    PlatformFunctions.Reset();
 80010b0:	f000 f876 	bl	80011a0 <STM_Reset>
}
 80010b4:	bd10      	pop	{r4, pc}
 80010b6:	bf00      	nop
 80010b8:	0800a9ac 	.word	0x0800a9ac
 80010bc:	0800a9c8 	.word	0x0800a9c8

080010c0 <Master_Connect>:
{
 80010c0:	b570      	push	{r4, r5, r6, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	4606      	mov	r6, r0
 80010c6:	460c      	mov	r4, r1
 80010c8:	4615      	mov	r5, r2
  printf("Connecting master..."ENDL);
 80010ca:	480a      	ldr	r0, [pc, #40]	; (80010f4 <Master_Connect+0x34>)
 80010cc:	f006 fc00 	bl	80078d0 <puts>
  Master.IOs.I2C_Primary = i2c;
 80010d0:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <Master_Connect+0x38>)
 80010d2:	601e      	str	r6, [r3, #0]
  Master.IOs.UART_Primary = usart;
 80010d4:	605d      	str	r5, [r3, #4]
  Master.Utilities.Timer_Primary = timer;
 80010d6:	609c      	str	r4, [r3, #8]
  PlatformFunctions.GPIO.Write(&(GPIO_t){ LED_GPIO_Port, LED_Pin }, GPIO_PIN_SET);
 80010d8:	4a08      	ldr	r2, [pc, #32]	; (80010fc <Master_Connect+0x3c>)
 80010da:	466b      	mov	r3, sp
 80010dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010e0:	e883 0003 	stmia.w	r3, {r0, r1}
 80010e4:	2101      	movs	r1, #1
 80010e6:	4618      	mov	r0, r3
 80010e8:	f003 fca0 	bl	8004a2c <WritePin>
  MasterFunctions.Init();
 80010ec:	f7ff ffa6 	bl	800103c <Master_Init>
}
 80010f0:	b002      	add	sp, #8
 80010f2:	bd70      	pop	{r4, r5, r6, pc}
 80010f4:	0800a9cc 	.word	0x0800a9cc
 80010f8:	200044b8 	.word	0x200044b8
 80010fc:	0800a8a8 	.word	0x0800a8a8

08001100 <HAL_GPIO_EXTI_Callback>:
/************************************************************************
 *                           Interrupt Handlers                         *
 ***********************************************************************/
//static int hrefs = 0;
inline void STM_InterruptHandler( uint16_t GPIO_Pin )
{
 8001100:	b508      	push	{r3, lr}
    /* Applicaiton Specific */
#ifdef __RHO__
  if(!CameraFlags.IRQ) return;
 8001102:	4b14      	ldr	r3, [pc, #80]	; (8001154 <HAL_GPIO_EXTI_Callback+0x54>)
 8001104:	785b      	ldrb	r3, [r3, #1]
 8001106:	b11b      	cbz	r3, 8001110 <HAL_GPIO_EXTI_Callback+0x10>
  switch(GPIO_Pin)
 8001108:	2801      	cmp	r0, #1
 800110a:	d002      	beq.n	8001112 <HAL_GPIO_EXTI_Callback+0x12>
 800110c:	2808      	cmp	r0, #8
 800110e:	d010      	beq.n	8001132 <HAL_GPIO_EXTI_Callback+0x32>
//    STM_InitDMA( (uint32_t)&CAMERA_PORT, _dma_destination, _dma_size, true );
//    LOG(ALWAYS, "0x%08x", Master.Utilities.Timer_Primary->hdma[RHO_TIM_DMA_ID]->Instance->CNDTR );
//    LOG(ALWAYS, ENDL);
  }
#endif
}
 8001110:	bd08      	pop	{r3, pc}
        CameraFlags.Frame = !(flag_t)( VSYNC_GPIO_Port->IDR & VSYNC_Pin );
 8001112:	4b11      	ldr	r3, [pc, #68]	; (8001158 <HAL_GPIO_EXTI_Callback+0x58>)
 8001114:	691b      	ldr	r3, [r3, #16]
 8001116:	f013 0f01 	tst.w	r3, #1
 800111a:	bf0c      	ite	eq
 800111c:	2201      	moveq	r2, #1
 800111e:	2200      	movne	r2, #0
 8001120:	4b0c      	ldr	r3, [pc, #48]	; (8001154 <HAL_GPIO_EXTI_Callback+0x54>)
 8001122:	709a      	strb	r2, [r3, #2]
  if(!CameraFlags.Row || CameraFlags.Frame )
 8001124:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <HAL_GPIO_EXTI_Callback+0x54>)
 8001126:	78db      	ldrb	r3, [r3, #3]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0f1      	beq.n	8001110 <HAL_GPIO_EXTI_Callback+0x10>
 800112c:	4b09      	ldr	r3, [pc, #36]	; (8001154 <HAL_GPIO_EXTI_Callback+0x54>)
 800112e:	789b      	ldrb	r3, [r3, #2]
  }
 8001130:	e7ee      	b.n	8001110 <HAL_GPIO_EXTI_Callback+0x10>
        CameraFlags.Row = (flag_t)( HREF_GPIO_Port->IDR & HREF_Pin );
 8001132:	4b09      	ldr	r3, [pc, #36]	; (8001158 <HAL_GPIO_EXTI_Callback+0x58>)
 8001134:	691b      	ldr	r3, [r3, #16]
 8001136:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800113a:	4a06      	ldr	r2, [pc, #24]	; (8001154 <HAL_GPIO_EXTI_Callback+0x54>)
 800113c:	70d3      	strb	r3, [r2, #3]
        if( !CameraFlags.Row
 800113e:	78d3      	ldrb	r3, [r2, #3]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d1ef      	bne.n	8001124 <HAL_GPIO_EXTI_Callback+0x24>
         && CameraFlags.Capture.Flag
 8001144:	7a13      	ldrb	r3, [r2, #8]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d0ec      	beq.n	8001124 <HAL_GPIO_EXTI_Callback+0x24>
         && CameraFlags.Capture.Callback != NULL )
 800114a:	68d3      	ldr	r3, [r2, #12]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d0e9      	beq.n	8001124 <HAL_GPIO_EXTI_Callback+0x24>
            CameraFlags.Capture.Callback();
 8001150:	4798      	blx	r3
 8001152:	e7e7      	b.n	8001124 <HAL_GPIO_EXTI_Callback+0x24>
 8001154:	20001f8c 	.word	0x20001f8c
 8001158:	48000400 	.word	0x48000400

0800115c <STM_I2CMasterTx>:

/************************************************************************
 *                              I2C Handlers                            *
 ***********************************************************************/
inline void STM_I2CMasterTx( I2C_Handle_t * hi2c, uint16_t addr, uint8_t * buffer, uint16_t length, uint32_t timeout )
{
 800115c:	b510      	push	{r4, lr}
 800115e:	b082      	sub	sp, #8
  HAL_I2C_Master_Transmit( hi2c, addr, buffer, length, timeout);
 8001160:	9c04      	ldr	r4, [sp, #16]
 8001162:	9400      	str	r4, [sp, #0]
 8001164:	f004 f8da 	bl	800531c <HAL_I2C_Master_Transmit>
}
 8001168:	b002      	add	sp, #8
 800116a:	bd10      	pop	{r4, pc}

0800116c <STM_SetPortMode>:

/************************************************************************
 *                             GPIO Handlers                            *
 ***********************************************************************/
inline void STM_SetPortMode( GPIO_TypeDef * port, uint16_t pin, uint8_t mode )
{
 800116c:	b500      	push	{lr}
 800116e:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	2300      	movs	r3, #0
 8001172:	9303      	str	r3, [sp, #12]
 8001174:	9304      	str	r3, [sp, #16]
 8001176:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pin = pin;
 8001178:	9101      	str	r1, [sp, #4]
  GPIO_InitStruct.Mode = mode;
 800117a:	9202      	str	r2, [sp, #8]
  HAL_GPIO_Init( (GPIO_TypeDef *)port, &GPIO_InitStruct );
 800117c:	a901      	add	r1, sp, #4
 800117e:	f003 fe97 	bl	8004eb0 <HAL_GPIO_Init>
}
 8001182:	b007      	add	sp, #28
 8001184:	f85d fb04 	ldr.w	pc, [sp], #4

08001188 <STM_WritePin>:
inline uint8_t STM_ReadPort( GPIO_TypeDef * port )
{
    return port->IDR;
}
inline void STM_WritePin( GPIO_TypeDef * port, uint16_t pin, uint8_t state )
{
 8001188:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin( port, pin, (GPIO_PinState)state);
 800118a:	f003 ff63 	bl	8005054 <HAL_GPIO_WritePin>
}
 800118e:	bd08      	pop	{r3, pc}

08001190 <STM_Timestamp>:

/************************************************************************
 *                             Time Handlers                            *
 ***********************************************************************/
inline uint32_t STM_Timestamp(void)
{
 8001190:	b508      	push	{r3, lr}
  return HAL_GetTick();
 8001192:	f003 fd03 	bl	8004b9c <HAL_GetTick>
}
 8001196:	bd08      	pop	{r3, pc}

08001198 <STM_Wait>:
inline void STM_Wait( uint32_t nTime )
{
 8001198:	b508      	push	{r3, lr}
  HAL_Delay( nTime );
 800119a:	f003 fd05 	bl	8004ba8 <HAL_Delay>
}
 800119e:	bd08      	pop	{r3, pc}

080011a0 <STM_Reset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80011a0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80011a4:	4905      	ldr	r1, [pc, #20]	; (80011bc <STM_Reset+0x1c>)
 80011a6:	68ca      	ldr	r2, [r1, #12]
 80011a8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80011ac:	4b04      	ldr	r3, [pc, #16]	; (80011c0 <STM_Reset+0x20>)
 80011ae:	4313      	orrs	r3, r2
 80011b0:	60cb      	str	r3, [r1, #12]
 80011b2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80011b6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80011b8:	e7fd      	b.n	80011b6 <STM_Reset+0x16>
 80011ba:	bf00      	nop
 80011bc:	e000ed00 	.word	0xe000ed00
 80011c0:	05fa0004 	.word	0x05fa0004

080011c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011c6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c8:	2400      	movs	r4, #0
 80011ca:	9403      	str	r4, [sp, #12]
 80011cc:	9404      	str	r4, [sp, #16]
 80011ce:	9405      	str	r4, [sp, #20]
 80011d0:	9406      	str	r4, [sp, #24]
 80011d2:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011d4:	4b41      	ldr	r3, [pc, #260]	; (80012dc <MX_GPIO_Init+0x118>)
 80011d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011d8:	f042 0220 	orr.w	r2, r2, #32
 80011dc:	64da      	str	r2, [r3, #76]	; 0x4c
 80011de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011e0:	f002 0220 	and.w	r2, r2, #32
 80011e4:	9200      	str	r2, [sp, #0]
 80011e6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011ea:	f042 0201 	orr.w	r2, r2, #1
 80011ee:	64da      	str	r2, [r3, #76]	; 0x4c
 80011f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011f2:	f002 0201 	and.w	r2, r2, #1
 80011f6:	9201      	str	r2, [sp, #4]
 80011f8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011fc:	f042 0202 	orr.w	r2, r2, #2
 8001200:	64da      	str	r2, [r3, #76]	; 0x4c
 8001202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001204:	f003 0302 	and.w	r3, r3, #2
 8001208:	9302      	str	r3, [sp, #8]
 800120a:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PWDN_Pin|EN_1V5_Pin|CAM_EN_Pin, GPIO_PIN_RESET);
 800120c:	4622      	mov	r2, r4
 800120e:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 8001212:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001216:	f003 ff1d 	bl	8005054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800121a:	4e31      	ldr	r6, [pc, #196]	; (80012e0 <MX_GPIO_Init+0x11c>)
 800121c:	4622      	mov	r2, r4
 800121e:	2140      	movs	r1, #64	; 0x40
 8001220:	4630      	mov	r0, r6
 8001222:	f003 ff17 	bl	8005054 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CPI0_Pin CPI2_Pin CPI4_Pin CPI6_Pin */
  GPIO_InitStruct.Pin = CPI0_Pin|CPI2_Pin|CPI4_Pin|CPI6_Pin;
 8001226:	2355      	movs	r3, #85	; 0x55
 8001228:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800122a:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800122c:	2501      	movs	r5, #1
 800122e:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001230:	a903      	add	r1, sp, #12
 8001232:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001236:	f003 fe3b 	bl	8004eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CPI1_Pin CPI3_Pin CPI5_Pin CPI7_Pin */
  GPIO_InitStruct.Pin = CPI1_Pin|CPI3_Pin|CPI5_Pin|CPI7_Pin;
 800123a:	23aa      	movs	r3, #170	; 0xaa
 800123c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800123e:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001240:	2702      	movs	r7, #2
 8001242:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001244:	a903      	add	r1, sp, #12
 8001246:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800124a:	f003 fe31 	bl	8004eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VSYNC_Pin HREF_Pin */
  GPIO_InitStruct.Pin = VSYNC_Pin|HREF_Pin;
 800124e:	2309      	movs	r3, #9
 8001250:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001252:	4b24      	ldr	r3, [pc, #144]	; (80012e4 <MX_GPIO_Init+0x120>)
 8001254:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001258:	a903      	add	r1, sp, #12
 800125a:	4630      	mov	r0, r6
 800125c:	f003 fe28 	bl	8004eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCLK_Pin */
  GPIO_InitStruct.Pin = MCLK_Pin;
 8001260:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001264:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001266:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800126c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(MCLK_GPIO_Port, &GPIO_InitStruct);
 800126e:	a903      	add	r1, sp, #12
 8001270:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001274:	f003 fe1c 	bl	8004eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWDN_Pin EN_1V5_Pin */
  GPIO_InitStruct.Pin = PWDN_Pin|EN_1V5_Pin;
 8001278:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800127c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001282:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001284:	a903      	add	r1, sp, #12
 8001286:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800128a:	f003 fe11 	bl	8004eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAM_EN_Pin */
  GPIO_InitStruct.Pin = CAM_EN_Pin;
 800128e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001292:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001294:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001296:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001298:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(CAM_EN_GPIO_Port, &GPIO_InitStruct);
 800129a:	a903      	add	r1, sp, #12
 800129c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012a0:	f003 fe06 	bl	8004eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAM__CS_Pin */
  GPIO_InitStruct.Pin = CAM__CS_Pin;
 80012a4:	2320      	movs	r3, #32
 80012a6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a8:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(CAM__CS_GPIO_Port, &GPIO_InitStruct);
 80012ac:	a903      	add	r1, sp, #12
 80012ae:	4630      	mov	r0, r6
 80012b0:	f003 fdfe 	bl	8004eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80012b4:	2340      	movs	r3, #64	; 0x40
 80012b6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b8:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012bc:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012be:	a903      	add	r1, sp, #12
 80012c0:	4630      	mov	r0, r6
 80012c2:	f003 fdf5 	bl	8004eb0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80012c6:	4622      	mov	r2, r4
 80012c8:	4621      	mov	r1, r4
 80012ca:	2006      	movs	r0, #6
 80012cc:	f003 fc92 	bl	8004bf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80012d0:	2006      	movs	r0, #6
 80012d2:	f003 fcc3 	bl	8004c5c <HAL_NVIC_EnableIRQ>

}
 80012d6:	b009      	add	sp, #36	; 0x24
 80012d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000
 80012e0:	48000400 	.word	0x48000400
 80012e4:	10110000 	.word	0x10110000

080012e8 <MX_DMA_Init>:
{
 80012e8:	b500      	push	{lr}
 80012ea:	b083      	sub	sp, #12
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80012ec:	4b0e      	ldr	r3, [pc, #56]	; (8001328 <MX_DMA_Init+0x40>)
 80012ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80012f0:	f042 0204 	orr.w	r2, r2, #4
 80012f4:	649a      	str	r2, [r3, #72]	; 0x48
 80012f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80012f8:	f002 0204 	and.w	r2, r2, #4
 80012fc:	9200      	str	r2, [sp, #0]
 80012fe:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001300:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001302:	f042 0201 	orr.w	r2, r2, #1
 8001306:	649a      	str	r2, [r3, #72]	; 0x48
 8001308:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	9301      	str	r3, [sp, #4]
 8001310:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001312:	2200      	movs	r2, #0
 8001314:	4611      	mov	r1, r2
 8001316:	200b      	movs	r0, #11
 8001318:	f003 fc6c 	bl	8004bf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800131c:	200b      	movs	r0, #11
 800131e:	f003 fc9d 	bl	8004c5c <HAL_NVIC_EnableIRQ>
}
 8001322:	b003      	add	sp, #12
 8001324:	f85d fb04 	ldr.w	pc, [sp], #4
 8001328:	40021000 	.word	0x40021000

0800132c <_write>:
{
 800132c:	b508      	push	{r3, lr}
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 1000);
 800132e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001332:	b292      	uxth	r2, r2
 8001334:	4801      	ldr	r0, [pc, #4]	; (800133c <_write+0x10>)
 8001336:	f005 fb7e 	bl	8006a36 <HAL_UART_Transmit>
}
 800133a:	bd08      	pop	{r3, pc}
 800133c:	20004510 	.word	0x20004510

08001340 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001340:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001342:	e7fe      	b.n	8001342 <Error_Handler+0x2>

08001344 <MX_I2C1_Init>:
{
 8001344:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8001346:	4811      	ldr	r0, [pc, #68]	; (800138c <MX_I2C1_Init+0x48>)
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <MX_I2C1_Init+0x4c>)
 800134a:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00202538;
 800134c:	4b11      	ldr	r3, [pc, #68]	; (8001394 <MX_I2C1_Init+0x50>)
 800134e:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001350:	2300      	movs	r3, #0
 8001352:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001354:	2201      	movs	r2, #1
 8001356:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001358:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800135a:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800135c:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800135e:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001360:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001362:	f003 ff7d 	bl	8005260 <HAL_I2C_Init>
 8001366:	b950      	cbnz	r0, 800137e <MX_I2C1_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001368:	2100      	movs	r1, #0
 800136a:	4808      	ldr	r0, [pc, #32]	; (800138c <MX_I2C1_Init+0x48>)
 800136c:	f004 f894 	bl	8005498 <HAL_I2CEx_ConfigAnalogFilter>
 8001370:	b938      	cbnz	r0, 8001382 <MX_I2C1_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001372:	2100      	movs	r1, #0
 8001374:	4805      	ldr	r0, [pc, #20]	; (800138c <MX_I2C1_Init+0x48>)
 8001376:	f004 f8bd 	bl	80054f4 <HAL_I2CEx_ConfigDigitalFilter>
 800137a:	b920      	cbnz	r0, 8001386 <MX_I2C1_Init+0x42>
}
 800137c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800137e:	f7ff ffdf 	bl	8001340 <Error_Handler>
    Error_Handler();
 8001382:	f7ff ffdd 	bl	8001340 <Error_Handler>
    Error_Handler();
 8001386:	f7ff ffdb 	bl	8001340 <Error_Handler>
 800138a:	bf00      	nop
 800138c:	200044c4 	.word	0x200044c4
 8001390:	40005400 	.word	0x40005400
 8001394:	00202538 	.word	0x00202538

08001398 <MX_USART1_UART_Init>:
{
 8001398:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 800139a:	4815      	ldr	r0, [pc, #84]	; (80013f0 <MX_USART1_UART_Init+0x58>)
 800139c:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <MX_USART1_UART_Init+0x5c>)
 800139e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 80013a0:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80013a4:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013a6:	2300      	movs	r3, #0
 80013a8:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013aa:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013ac:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013ae:	220c      	movs	r2, #12
 80013b0:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013b2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013b6:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013b8:	6243      	str	r3, [r0, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ba:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013bc:	f005 fbe4 	bl	8006b88 <HAL_UART_Init>
 80013c0:	b970      	cbnz	r0, 80013e0 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013c2:	2100      	movs	r1, #0
 80013c4:	480a      	ldr	r0, [pc, #40]	; (80013f0 <MX_USART1_UART_Init+0x58>)
 80013c6:	f005 fc58 	bl	8006c7a <HAL_UARTEx_SetTxFifoThreshold>
 80013ca:	b958      	cbnz	r0, 80013e4 <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013cc:	2100      	movs	r1, #0
 80013ce:	4808      	ldr	r0, [pc, #32]	; (80013f0 <MX_USART1_UART_Init+0x58>)
 80013d0:	f005 fc78 	bl	8006cc4 <HAL_UARTEx_SetRxFifoThreshold>
 80013d4:	b940      	cbnz	r0, 80013e8 <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80013d6:	4806      	ldr	r0, [pc, #24]	; (80013f0 <MX_USART1_UART_Init+0x58>)
 80013d8:	f005 fc30 	bl	8006c3c <HAL_UARTEx_DisableFifoMode>
 80013dc:	b930      	cbnz	r0, 80013ec <MX_USART1_UART_Init+0x54>
}
 80013de:	bd08      	pop	{r3, pc}
    Error_Handler();
 80013e0:	f7ff ffae 	bl	8001340 <Error_Handler>
    Error_Handler();
 80013e4:	f7ff ffac 	bl	8001340 <Error_Handler>
    Error_Handler();
 80013e8:	f7ff ffaa 	bl	8001340 <Error_Handler>
    Error_Handler();
 80013ec:	f7ff ffa8 	bl	8001340 <Error_Handler>
 80013f0:	20004510 	.word	0x20004510
 80013f4:	40013800 	.word	0x40013800

080013f8 <MX_TIM16_Init>:
{
 80013f8:	b500      	push	{lr}
 80013fa:	b085      	sub	sp, #20
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013fc:	2300      	movs	r3, #0
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	9301      	str	r3, [sp, #4]
 8001402:	9302      	str	r3, [sp, #8]
 8001404:	9303      	str	r3, [sp, #12]
  htim16.Instance = TIM16;
 8001406:	4812      	ldr	r0, [pc, #72]	; (8001450 <MX_TIM16_Init+0x58>)
 8001408:	4a12      	ldr	r2, [pc, #72]	; (8001454 <MX_TIM16_Init+0x5c>)
 800140a:	6002      	str	r2, [r0, #0]
  htim16.Init.Prescaler = 0;
 800140c:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800140e:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 0;
 8001410:	60c3      	str	r3, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001412:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8001414:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001416:	2380      	movs	r3, #128	; 0x80
 8001418:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800141a:	f004 ffbd 	bl	8006398 <HAL_TIM_Base_Init>
 800141e:	b988      	cbnz	r0, 8001444 <MX_TIM16_Init+0x4c>
  if (HAL_TIM_IC_Init(&htim16) != HAL_OK)
 8001420:	480b      	ldr	r0, [pc, #44]	; (8001450 <MX_TIM16_Init+0x58>)
 8001422:	f004 ffe9 	bl	80063f8 <HAL_TIM_IC_Init>
 8001426:	b978      	cbnz	r0, 8001448 <MX_TIM16_Init+0x50>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001428:	2200      	movs	r2, #0
 800142a:	9200      	str	r2, [sp, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800142c:	2301      	movs	r3, #1
 800142e:	9301      	str	r3, [sp, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001430:	9202      	str	r2, [sp, #8]
  sConfigIC.ICFilter = 0;
 8001432:	9203      	str	r2, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim16, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001434:	4669      	mov	r1, sp
 8001436:	4806      	ldr	r0, [pc, #24]	; (8001450 <MX_TIM16_Init+0x58>)
 8001438:	f005 f842 	bl	80064c0 <HAL_TIM_IC_ConfigChannel>
 800143c:	b930      	cbnz	r0, 800144c <MX_TIM16_Init+0x54>
}
 800143e:	b005      	add	sp, #20
 8001440:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001444:	f7ff ff7c 	bl	8001340 <Error_Handler>
    Error_Handler();
 8001448:	f7ff ff7a 	bl	8001340 <Error_Handler>
    Error_Handler();
 800144c:	f7ff ff78 	bl	8001340 <Error_Handler>
 8001450:	20004600 	.word	0x20004600
 8001454:	40014400 	.word	0x40014400

08001458 <SystemClock_Config>:
{
 8001458:	b510      	push	{r4, lr}
 800145a:	b0a4      	sub	sp, #144	; 0x90
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800145c:	2238      	movs	r2, #56	; 0x38
 800145e:	2100      	movs	r1, #0
 8001460:	a816      	add	r0, sp, #88	; 0x58
 8001462:	f005 fc95 	bl	8006d90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001466:	2400      	movs	r4, #0
 8001468:	9411      	str	r4, [sp, #68]	; 0x44
 800146a:	9412      	str	r4, [sp, #72]	; 0x48
 800146c:	9413      	str	r4, [sp, #76]	; 0x4c
 800146e:	9414      	str	r4, [sp, #80]	; 0x50
 8001470:	9415      	str	r4, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001472:	2244      	movs	r2, #68	; 0x44
 8001474:	4621      	mov	r1, r4
 8001476:	4668      	mov	r0, sp
 8001478:	f005 fc8a 	bl	8006d90 <memset>
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800147c:	4620      	mov	r0, r4
 800147e:	f004 f8af 	bl	80055e0 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001482:	2302      	movs	r3, #2
 8001484:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001486:	f44f 7280 	mov.w	r2, #256	; 0x100
 800148a:	9219      	str	r2, [sp, #100]	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800148c:	2240      	movs	r2, #64	; 0x40
 800148e:	921a      	str	r2, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001490:	931d      	str	r3, [sp, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001492:	931e      	str	r3, [sp, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001494:	931f      	str	r3, [sp, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001496:	2228      	movs	r2, #40	; 0x28
 8001498:	9220      	str	r2, [sp, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800149a:	9321      	str	r3, [sp, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800149c:	9322      	str	r3, [sp, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800149e:	9323      	str	r3, [sp, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014a0:	a816      	add	r0, sp, #88	; 0x58
 80014a2:	f004 f957 	bl	8005754 <HAL_RCC_OscConfig>
 80014a6:	bb00      	cbnz	r0, 80014ea <SystemClock_Config+0x92>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a8:	230f      	movs	r3, #15
 80014aa:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ac:	2303      	movs	r3, #3
 80014ae:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014b0:	2300      	movs	r3, #0
 80014b2:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 80014b4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80014b8:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014ba:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014bc:	2104      	movs	r1, #4
 80014be:	a811      	add	r0, sp, #68	; 0x44
 80014c0:	f004 fc28 	bl	8005d14 <HAL_RCC_ClockConfig>
 80014c4:	b998      	cbnz	r0, 80014ee <SystemClock_Config+0x96>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80014c6:	2341      	movs	r3, #65	; 0x41
 80014c8:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80014ca:	2300      	movs	r3, #0
 80014cc:	9301      	str	r3, [sp, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014ce:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014d0:	4668      	mov	r0, sp
 80014d2:	f004 fd45 	bl	8005f60 <HAL_RCCEx_PeriphCLKConfig>
 80014d6:	b960      	cbnz	r0, 80014f2 <SystemClock_Config+0x9a>
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_8);
 80014d8:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 80014dc:	f04f 61a0 	mov.w	r1, #83886080	; 0x5000000
 80014e0:	2000      	movs	r0, #0
 80014e2:	f004 fbab 	bl	8005c3c <HAL_RCC_MCOConfig>
}
 80014e6:	b024      	add	sp, #144	; 0x90
 80014e8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80014ea:	f7ff ff29 	bl	8001340 <Error_Handler>
    Error_Handler();
 80014ee:	f7ff ff27 	bl	8001340 <Error_Handler>
    Error_Handler();
 80014f2:	f7ff ff25 	bl	8001340 <Error_Handler>
	...

080014f8 <main>:
{
 80014f8:	b508      	push	{r3, lr}
  HAL_Init();
 80014fa:	f003 fb33 	bl	8004b64 <HAL_Init>
  SystemClock_Config();
 80014fe:	f7ff ffab 	bl	8001458 <SystemClock_Config>
  MX_GPIO_Init();
 8001502:	f7ff fe5f 	bl	80011c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001506:	f7ff ff1d 	bl	8001344 <MX_I2C1_Init>
  MX_DMA_Init();
 800150a:	f7ff feed 	bl	80012e8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800150e:	f7ff ff43 	bl	8001398 <MX_USART1_UART_Init>
  MX_TIM16_Init();
 8001512:	f7ff ff71 	bl	80013f8 <MX_TIM16_Init>
  printf("Starting...\r\n");
 8001516:	4804      	ldr	r0, [pc, #16]	; (8001528 <main+0x30>)
 8001518:	f006 f9da 	bl	80078d0 <puts>
  MasterFunctions.Connect( &hi2c1, &htim16, &huart1 );
 800151c:	4a03      	ldr	r2, [pc, #12]	; (800152c <main+0x34>)
 800151e:	4904      	ldr	r1, [pc, #16]	; (8001530 <main+0x38>)
 8001520:	4804      	ldr	r0, [pc, #16]	; (8001534 <main+0x3c>)
 8001522:	f7ff fdcd 	bl	80010c0 <Master_Connect>
  while (1)
 8001526:	e7fe      	b.n	8001526 <main+0x2e>
 8001528:	0800a9e4 	.word	0x0800a9e4
 800152c:	20004510 	.word	0x20004510
 8001530:	20004600 	.word	0x20004600
 8001534:	200044c4 	.word	0x200044c4

08001538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001538:	b510      	push	{r4, lr}
 800153a:	b084      	sub	sp, #16
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
 800153c:	2400      	movs	r4, #0
 800153e:	9402      	str	r4, [sp, #8]
 8001540:	9403      	str	r4, [sp, #12]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001542:	4b10      	ldr	r3, [pc, #64]	; (8001584 <HAL_MspInit+0x4c>)
 8001544:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001546:	f042 0201 	orr.w	r2, r2, #1
 800154a:	661a      	str	r2, [r3, #96]	; 0x60
 800154c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800154e:	f002 0201 	and.w	r2, r2, #1
 8001552:	9200      	str	r2, [sp, #0]
 8001554:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001558:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800155c:	659a      	str	r2, [r3, #88]	; 0x58
 800155e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001564:	9301      	str	r3, [sp, #4]
 8001566:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001568:	2005      	movs	r0, #5
 800156a:	f003 fb31 	bl	8004bd0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 800156e:	9402      	str	r4, [sp, #8]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 8001570:	9403      	str	r4, [sp, #12]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 8001572:	a802      	add	r0, sp, #8
 8001574:	f003 ffea 	bl	800554c <HAL_PWR_ConfigPVD>
  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 8001578:	f004 f82a 	bl	80055d0 <HAL_PWR_EnablePVD>
  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800157c:	f004 f8b6 	bl	80056ec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001580:	b004      	add	sp, #16
 8001582:	bd10      	pop	{r4, pc}
 8001584:	40021000 	.word	0x40021000

08001588 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001588:	b510      	push	{r4, lr}
 800158a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	2300      	movs	r3, #0
 800158e:	9303      	str	r3, [sp, #12]
 8001590:	9304      	str	r3, [sp, #16]
 8001592:	9305      	str	r3, [sp, #20]
 8001594:	9306      	str	r3, [sp, #24]
 8001596:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C1)
 8001598:	6802      	ldr	r2, [r0, #0]
 800159a:	4b14      	ldr	r3, [pc, #80]	; (80015ec <HAL_I2C_MspInit+0x64>)
 800159c:	429a      	cmp	r2, r3
 800159e:	d001      	beq.n	80015a4 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015a0:	b008      	add	sp, #32
 80015a2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a4:	4c12      	ldr	r4, [pc, #72]	; (80015f0 <HAL_I2C_MspInit+0x68>)
 80015a6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80015a8:	f043 0302 	orr.w	r3, r3, #2
 80015ac:	64e3      	str	r3, [r4, #76]	; 0x4c
 80015ae:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SIOD_Pin|SIOC_Pin;
 80015b8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80015bc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015be:	2312      	movs	r3, #18
 80015c0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015c6:	2302      	movs	r3, #2
 80015c8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015ca:	2304      	movs	r3, #4
 80015cc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ce:	a903      	add	r1, sp, #12
 80015d0:	4808      	ldr	r0, [pc, #32]	; (80015f4 <HAL_I2C_MspInit+0x6c>)
 80015d2:	f003 fc6d 	bl	8004eb0 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80015d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015dc:	65a3      	str	r3, [r4, #88]	; 0x58
 80015de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80015e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015e4:	9302      	str	r3, [sp, #8]
 80015e6:	9b02      	ldr	r3, [sp, #8]
}
 80015e8:	e7da      	b.n	80015a0 <HAL_I2C_MspInit+0x18>
 80015ea:	bf00      	nop
 80015ec:	40005400 	.word	0x40005400
 80015f0:	40021000 	.word	0x40021000
 80015f4:	48000400 	.word	0x48000400

080015f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015f8:	b530      	push	{r4, r5, lr}
 80015fa:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fc:	2300      	movs	r3, #0
 80015fe:	9303      	str	r3, [sp, #12]
 8001600:	9304      	str	r3, [sp, #16]
 8001602:	9305      	str	r3, [sp, #20]
 8001604:	9306      	str	r3, [sp, #24]
 8001606:	9307      	str	r3, [sp, #28]
  if(htim_base->Instance==TIM16)
 8001608:	6802      	ldr	r2, [r0, #0]
 800160a:	4b1f      	ldr	r3, [pc, #124]	; (8001688 <HAL_TIM_Base_MspInit+0x90>)
 800160c:	429a      	cmp	r2, r3
 800160e:	d001      	beq.n	8001614 <HAL_TIM_Base_MspInit+0x1c>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001610:	b009      	add	sp, #36	; 0x24
 8001612:	bd30      	pop	{r4, r5, pc}
 8001614:	4604      	mov	r4, r0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001616:	f503 434c 	add.w	r3, r3, #52224	; 0xcc00
 800161a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800161c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001620:	661a      	str	r2, [r3, #96]	; 0x60
 8001622:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001624:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001628:	9201      	str	r2, [sp, #4]
 800162a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800162e:	f042 0202 	orr.w	r2, r2, #2
 8001632:	64da      	str	r2, [r3, #76]	; 0x4c
 8001634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	9302      	str	r3, [sp, #8]
 800163c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = PCLK_Pin;
 800163e:	2310      	movs	r3, #16
 8001640:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001642:	2302      	movs	r3, #2
 8001644:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2500      	movs	r5, #0
 8001648:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164a:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 800164c:	2301      	movs	r3, #1
 800164e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(PCLK_GPIO_Port, &GPIO_InitStruct);
 8001650:	a903      	add	r1, sp, #12
 8001652:	480e      	ldr	r0, [pc, #56]	; (800168c <HAL_TIM_Base_MspInit+0x94>)
 8001654:	f003 fc2c 	bl	8004eb0 <HAL_GPIO_Init>
    hdma_tim16_ch1.Instance = DMA1_Channel1;
 8001658:	480d      	ldr	r0, [pc, #52]	; (8001690 <HAL_TIM_Base_MspInit+0x98>)
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <HAL_TIM_Base_MspInit+0x9c>)
 800165c:	6003      	str	r3, [r0, #0]
    hdma_tim16_ch1.Init.Request = DMA_REQUEST_TIM16_CH1;
 800165e:	2352      	movs	r3, #82	; 0x52
 8001660:	6043      	str	r3, [r0, #4]
    hdma_tim16_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001662:	6085      	str	r5, [r0, #8]
    hdma_tim16_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001664:	60c5      	str	r5, [r0, #12]
    hdma_tim16_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001666:	2380      	movs	r3, #128	; 0x80
 8001668:	6103      	str	r3, [r0, #16]
    hdma_tim16_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800166a:	6145      	str	r5, [r0, #20]
    hdma_tim16_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800166c:	6185      	str	r5, [r0, #24]
    hdma_tim16_ch1.Init.Mode = DMA_NORMAL;
 800166e:	61c5      	str	r5, [r0, #28]
    hdma_tim16_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001670:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1) != HAL_OK)
 8001672:	f003 fb4f 	bl	8004d14 <HAL_DMA_Init>
 8001676:	b918      	cbnz	r0, 8001680 <HAL_TIM_Base_MspInit+0x88>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1);
 8001678:	4b05      	ldr	r3, [pc, #20]	; (8001690 <HAL_TIM_Base_MspInit+0x98>)
 800167a:	6263      	str	r3, [r4, #36]	; 0x24
 800167c:	629c      	str	r4, [r3, #40]	; 0x28
}
 800167e:	e7c7      	b.n	8001610 <HAL_TIM_Base_MspInit+0x18>
      Error_Handler();
 8001680:	f7ff fe5e 	bl	8001340 <Error_Handler>
 8001684:	e7f8      	b.n	8001678 <HAL_TIM_Base_MspInit+0x80>
 8001686:	bf00      	nop
 8001688:	40014400 	.word	0x40014400
 800168c:	48000400 	.word	0x48000400
 8001690:	200045a0 	.word	0x200045a0
 8001694:	40020008 	.word	0x40020008

08001698 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001698:	b500      	push	{lr}
 800169a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169c:	2300      	movs	r3, #0
 800169e:	9303      	str	r3, [sp, #12]
 80016a0:	9304      	str	r3, [sp, #16]
 80016a2:	9305      	str	r3, [sp, #20]
 80016a4:	9306      	str	r3, [sp, #24]
 80016a6:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 80016a8:	6802      	ldr	r2, [r0, #0]
 80016aa:	4b15      	ldr	r3, [pc, #84]	; (8001700 <HAL_UART_MspInit+0x68>)
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d002      	beq.n	80016b6 <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80016b0:	b009      	add	sp, #36	; 0x24
 80016b2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 80016b6:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80016ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80016bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80016c0:	661a      	str	r2, [r3, #96]	; 0x60
 80016c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80016c4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80016c8:	9201      	str	r2, [sp, #4]
 80016ca:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016ce:	f042 0201 	orr.w	r2, r2, #1
 80016d2:	64da      	str	r2, [r3, #76]	; 0x4c
 80016d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	9302      	str	r3, [sp, #8]
 80016dc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = CAM_TX_Pin|CAM_RX_Pin;
 80016de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80016e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e4:	2302      	movs	r3, #2
 80016e6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ec:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016ee:	2307      	movs	r3, #7
 80016f0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f2:	a903      	add	r1, sp, #12
 80016f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f8:	f003 fbda 	bl	8004eb0 <HAL_GPIO_Init>
}
 80016fc:	e7d8      	b.n	80016b0 <HAL_UART_MspInit+0x18>
 80016fe:	bf00      	nop
 8001700:	40013800 	.word	0x40013800

08001704 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001704:	e7fe      	b.n	8001704 <NMI_Handler>

08001706 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001706:	e7fe      	b.n	8001706 <HardFault_Handler>

08001708 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001708:	e7fe      	b.n	8001708 <MemManage_Handler>

0800170a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800170a:	e7fe      	b.n	800170a <BusFault_Handler>

0800170c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800170c:	e7fe      	b.n	800170c <UsageFault_Handler>

0800170e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800170e:	4770      	bx	lr

08001710 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001710:	4770      	bx	lr

08001712 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001712:	4770      	bx	lr

08001714 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001714:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001716:	f003 fa35 	bl	8004b84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800171a:	bd08      	pop	{r3, pc}

0800171c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800171c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800171e:	2001      	movs	r0, #1
 8001720:	f003 fc9e 	bl	8005060 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001724:	bd08      	pop	{r3, pc}
	...

08001728 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001728:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim16_ch1);
 800172a:	4802      	ldr	r0, [pc, #8]	; (8001734 <DMA1_Channel1_IRQHandler+0xc>)
 800172c:	f003 fb5e 	bl	8004dec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001730:	bd08      	pop	{r3, pc}
 8001732:	bf00      	nop
 8001734:	200045a0 	.word	0x200045a0

08001738 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001738:	2001      	movs	r0, #1
 800173a:	4770      	bx	lr

0800173c <_kill>:

int _kill(int pid, int sig)
{
 800173c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800173e:	f005 fae7 	bl	8006d10 <__errno>
 8001742:	2316      	movs	r3, #22
 8001744:	6003      	str	r3, [r0, #0]
	return -1;
}
 8001746:	f04f 30ff 	mov.w	r0, #4294967295
 800174a:	bd08      	pop	{r3, pc}

0800174c <_exit>:

void _exit (int status)
{
 800174c:	b508      	push	{r3, lr}
	_kill(status, -1);
 800174e:	f04f 31ff 	mov.w	r1, #4294967295
 8001752:	f7ff fff3 	bl	800173c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001756:	e7fe      	b.n	8001756 <_exit+0xa>

08001758 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001758:	b570      	push	{r4, r5, r6, lr}
 800175a:	460c      	mov	r4, r1
 800175c:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800175e:	2500      	movs	r5, #0
 8001760:	42b5      	cmp	r5, r6
 8001762:	da07      	bge.n	8001774 <_read+0x1c>
	{
		*ptr++ = __io_getchar();
 8001764:	f3af 8000 	nop.w
 8001768:	4621      	mov	r1, r4
 800176a:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176e:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 8001770:	460c      	mov	r4, r1
 8001772:	e7f5      	b.n	8001760 <_read+0x8>
	}

return len;
}
 8001774:	4630      	mov	r0, r6
 8001776:	bd70      	pop	{r4, r5, r6, pc}

08001778 <_close>:
}

int _close(int file)
{
	return -1;
}
 8001778:	f04f 30ff 	mov.w	r0, #4294967295
 800177c:	4770      	bx	lr

0800177e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800177e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001782:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001784:	2000      	movs	r0, #0
 8001786:	4770      	bx	lr

08001788 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001788:	2001      	movs	r0, #1
 800178a:	4770      	bx	lr

0800178c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800178c:	2000      	movs	r0, #0
 800178e:	4770      	bx	lr

08001790 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001790:	b510      	push	{r4, lr}
 8001792:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001794:	4a0c      	ldr	r2, [pc, #48]	; (80017c8 <_sbrk+0x38>)
 8001796:	490d      	ldr	r1, [pc, #52]	; (80017cc <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001798:	480d      	ldr	r0, [pc, #52]	; (80017d0 <_sbrk+0x40>)
 800179a:	6800      	ldr	r0, [r0, #0]
 800179c:	b140      	cbz	r0, 80017b0 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800179e:	480c      	ldr	r0, [pc, #48]	; (80017d0 <_sbrk+0x40>)
 80017a0:	6800      	ldr	r0, [r0, #0]
 80017a2:	4403      	add	r3, r0
 80017a4:	1a52      	subs	r2, r2, r1
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d806      	bhi.n	80017b8 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80017aa:	4a09      	ldr	r2, [pc, #36]	; (80017d0 <_sbrk+0x40>)
 80017ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80017ae:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80017b0:	4807      	ldr	r0, [pc, #28]	; (80017d0 <_sbrk+0x40>)
 80017b2:	4c08      	ldr	r4, [pc, #32]	; (80017d4 <_sbrk+0x44>)
 80017b4:	6004      	str	r4, [r0, #0]
 80017b6:	e7f2      	b.n	800179e <_sbrk+0xe>
    errno = ENOMEM;
 80017b8:	f005 faaa 	bl	8006d10 <__errno>
 80017bc:	230c      	movs	r3, #12
 80017be:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80017c0:	f04f 30ff 	mov.w	r0, #4294967295
 80017c4:	e7f3      	b.n	80017ae <_sbrk+0x1e>
 80017c6:	bf00      	nop
 80017c8:	20008000 	.word	0x20008000
 80017cc:	00000400 	.word	0x00000400
 80017d0:	20001f9c 	.word	0x20001f9c
 80017d4:	20004670 	.word	0x20004670

080017d8 <PerformRhoSystemProcess>:
/************************************************************************
 *                      Functions Declarations                          *
 ***********************************************************************/
/* Main application process */
void PerformRhoSystemProcess( void )
{
 80017d8:	b508      	push	{r3, lr}
    if( RhoSystem.Variables.Flags->Active == false ) return;
 80017da:	4a05      	ldr	r2, [pc, #20]	; (80017f0 <PerformRhoSystemProcess+0x18>)
 80017dc:	f641 438c 	movw	r3, #7308	; 0x1c8c
 80017e0:	58d3      	ldr	r3, [r2, r3]
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	b11b      	cbz	r3, 80017ee <PerformRhoSystemProcess+0x16>
    RhoSystem.Functions.Perform.FrameCapture();
 80017e6:	f641 4398 	movw	r3, #7320	; 0x1c98
 80017ea:	58d3      	ldr	r3, [r2, r3]
 80017ec:	4798      	blx	r3
//    RhoCore.Perform( &RhoSystem.Variables.Utility, RhoSystem.Variables.Flags->Backgrounding );
//    RhoSystem.Functions.Perform.TransmitPacket();
}
 80017ee:	bd08      	pop	{r3, pc}
 80017f0:	20000080 	.word	0x20000080

080017f4 <ActivateRhoSystem>:
    FilterPixelCount( PixelCount, NewCount );
    return ( *PixelCount < FactoredOldCount );
}

void ActivateRhoSystem( void  )
{
 80017f4:	b508      	push	{r3, lr}
    RhoSystem.Variables.Flags->Active = true;
 80017f6:	4b06      	ldr	r3, [pc, #24]	; (8001810 <ActivateRhoSystem+0x1c>)
 80017f8:	f641 418c 	movw	r1, #7308	; 0x1c8c
 80017fc:	5858      	ldr	r0, [r3, r1]
 80017fe:	2201      	movs	r2, #1
 8001800:	7002      	strb	r2, [r0, #0]
    RhoSystem.Variables.Flags->IRQ = true;
 8001802:	5859      	ldr	r1, [r3, r1]
 8001804:	704a      	strb	r2, [r1, #1]
    RhoSystem.Functions.Perform.TransmitPacket();
 8001806:	f641 42a4 	movw	r2, #7332	; 0x1ca4
 800180a:	589b      	ldr	r3, [r3, r2]
 800180c:	4798      	blx	r3
}
 800180e:	bd08      	pop	{r3, pc}
 8001810:	20000080 	.word	0x20000080

08001814 <DeactivateRhoSystem>:

void DeactivateRhoSystem( void )
{
 8001814:	b508      	push	{r3, lr}
    // TODO: zero period
    RhoSystem.Variables.Flags->Active = false;
 8001816:	4b06      	ldr	r3, [pc, #24]	; (8001830 <DeactivateRhoSystem+0x1c>)
 8001818:	f641 418c 	movw	r1, #7308	; 0x1c8c
 800181c:	5858      	ldr	r0, [r3, r1]
 800181e:	2200      	movs	r2, #0
 8001820:	7002      	strb	r2, [r0, #0]
    RhoSystem.Variables.Flags->IRQ = false;
 8001822:	5859      	ldr	r1, [r3, r1]
 8001824:	704a      	strb	r2, [r1, #1]
    RhoSystem.Functions.Perform.TransmitPacket();
 8001826:	f641 42a4 	movw	r2, #7332	; 0x1ca4
 800182a:	589b      	ldr	r3, [r3, r2]
 800182c:	4798      	blx	r3
}
 800182e:	bd08      	pop	{r3, pc}
 8001830:	20000080 	.word	0x20000080

08001834 <TransmitRhoSystemPacket>:

inline void TransmitRhoSystemPacket( void )
{
    //RhoSystem.Functions.Platform.Host.Transmit( (byte_t *)&RhoSystem.Variables.Utility.Packet, sizeof(packet_t) );
}
 8001834:	4770      	bx	lr
	...

08001838 <ConnectRhoSystemPlatformInterface>:
    /* Start with backgrounding disabled */
    DeactivateBackgrounding();
}

void ConnectRhoSystemPlatformInterface( platform_interface_functions * platform_interface, camera_application_flags * flags, dma_info_t * camera_dma )
{
 8001838:	b538      	push	{r3, r4, r5, lr}
 800183a:	460d      	mov	r5, r1
 800183c:	4614      	mov	r4, r2
  memcpy( (void *)&RhoSystem.Functions.Platform, platform_interface, sizeof(platform_interface_functions) );
 800183e:	225c      	movs	r2, #92	; 0x5c
 8001840:	4601      	mov	r1, r0
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <ConnectRhoSystemPlatformInterface+0x20>)
 8001844:	f005 fa96 	bl	8006d74 <memcpy>
  RhoSystem.Variables.Flags = flags;
 8001848:	4b04      	ldr	r3, [pc, #16]	; (800185c <ConnectRhoSystemPlatformInterface+0x24>)
 800184a:	f641 428c 	movw	r2, #7308	; 0x1c8c
 800184e:	509d      	str	r5, [r3, r2]
  RhoSystem.Variables.Addresses.CameraDMA = camera_dma;
 8001850:	f641 4270 	movw	r2, #7280	; 0x1c70
 8001854:	509c      	str	r4, [r3, r2]
}
 8001856:	bd38      	pop	{r3, r4, r5, pc}
 8001858:	20001d30 	.word	0x20001d30
 800185c:	20000080 	.word	0x20000080

08001860 <ZeroRhoSystemMemory>:

void ZeroRhoSystemMemory( void )
{
 8001860:	b510      	push	{r4, lr}
    memset( RhoSystem.Variables.Buffers.Thresh,   0, sizeof(index_t)   * THRESH_BUFFER_SIZE );
 8001862:	4c08      	ldr	r4, [pc, #32]	; (8001884 <ZeroRhoSystemMemory+0x24>)
 8001864:	f641 12cc 	movw	r2, #6604	; 0x19cc
 8001868:	2100      	movs	r1, #0
 800186a:	f641 4378 	movw	r3, #7288	; 0x1c78
 800186e:	58e0      	ldr	r0, [r4, r3]
 8001870:	f005 fa8e 	bl	8006d90 <memset>
    memset( RhoSystem.Variables.Buffers.Quadrant, 0, sizeof(density_t) * 4                  );
 8001874:	f641 4384 	movw	r3, #7300	; 0x1c84
 8001878:	58e3      	ldr	r3, [r4, r3]
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
}
 8001880:	bd10      	pop	{r4, pc}
 8001882:	bf00      	nop
 8001884:	20000080 	.word	0x20000080

08001888 <CaptureRow>:
{
 8001888:	b4f0      	push	{r4, r5, r6, r7}
    __asm volatile
 800188a:	9d04      	ldr	r5, [sp, #16]
 800188c:	9e05      	ldr	r6, [sp, #20]
 800188e:	9f06      	ldr	r7, [sp, #24]
 8001890:	2400      	movs	r4, #0

08001892 <capture>:
 8001892:	4418      	add	r0, r3
 8001894:	42a8      	cmp	r0, r5
 8001896:	da07      	bge.n	80018a8 <end1>
 8001898:	7804      	ldrb	r4, [r0, #0]
 800189a:	4294      	cmp	r4, r2
 800189c:	dbf9      	blt.n	8001892 <capture>
 800189e:	eba0 0406 	sub.w	r4, r0, r6
 80018a2:	f821 4b02 	strh.w	r4, [r1], #2
 80018a6:	e7f4      	b.n	8001892 <capture>

080018a8 <end1>:
}
 80018a8:	bcf0      	pop	{r4, r5, r6, r7}
 80018aa:	4770      	bx	lr

080018ac <CaptureRowCallback>:
{
 80018ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018b0:	b087      	sub	sp, #28
} rho_system_t;

extern rho_system_t RhoSystem;

static inline void EnableCaptureCallback(  void ) { RhoSystem.Variables.Flags->Capture.Flag  = 1; }
static inline void DisableCaptureCallback( void ) { RhoSystem.Variables.Flags->Capture.Flag  = 0; }
 80018b2:	4c27      	ldr	r4, [pc, #156]	; (8001950 <CaptureRowCallback+0xa4>)
 80018b4:	f641 478c 	movw	r7, #7308	; 0x1c8c
 80018b8:	59e3      	ldr	r3, [r4, r7]
 80018ba:	2200      	movs	r2, #0
 80018bc:	721a      	strb	r2, [r3, #8]
    RhoSystem.Variables.Addresses.CaptureIndex = (address_t)((uint32_t)RhoSystem.Variables.Buffers.Capture + (uint32_t)RhoSystem.Variables.Flags->EvenRowToggle);
 80018be:	f641 4374 	movw	r3, #7284	; 0x1c74
 80018c2:	f854 a003 	ldr.w	sl, [r4, r3]
 80018c6:	59e3      	ldr	r3, [r4, r7]
 80018c8:	799e      	ldrb	r6, [r3, #6]
 80018ca:	4456      	add	r6, sl
 80018cc:	f641 4264 	movw	r2, #7268	; 0x1c64
 80018d0:	50a6      	str	r6, [r4, r2]
        (index_t *)RhoSystem.Variables.Addresses.ThreshIndex,
 80018d2:	f641 4568 	movw	r5, #7272	; 0x1c68
 80018d6:	f854 b005 	ldr.w	fp, [r4, r5]
        (byte_t)RhoSystem.Variables.Utility.subsample,
 80018da:	f9b4 8344 	ldrsh.w	r8, [r4, #836]	; 0x344
        (address_t)RhoSystem.Variables.Addresses.CaptureEnd,
 80018de:	f641 4250 	movw	r2, #7248	; 0x1c50
 80018e2:	58a2      	ldr	r2, [r4, r2]
 80018e4:	9205      	str	r2, [sp, #20]
        (address_t)RhoSystem.Variables.Flags->Row );
 80018e6:	f893 9003 	ldrb.w	r9, [r3, #3]
 80018ea:	fa5f f989 	uxtb.w	r9, r9
    CaptureRow(
 80018ee:	fa5f f888 	uxtb.w	r8, r8
 80018f2:	e9d4 01f4 	ldrd	r0, r1, [r4, #976]	; 0x3d0
 80018f6:	f7ff f97f 	bl	8000bf8 <__aeabi_d2uiz>
 80018fa:	f8cd 9008 	str.w	r9, [sp, #8]
 80018fe:	f8cd a004 	str.w	sl, [sp, #4]
 8001902:	9a05      	ldr	r2, [sp, #20]
 8001904:	9200      	str	r2, [sp, #0]
 8001906:	4643      	mov	r3, r8
 8001908:	b2c2      	uxtb	r2, r0
 800190a:	4659      	mov	r1, fp
 800190c:	4630      	mov	r0, r6
 800190e:	f7ff ffbb 	bl	8001888 <CaptureRow>
        *(index_t *)(RhoSystem.Variables.Addresses.ThreshIndex++) = Y_DEL;
 8001912:	5963      	ldr	r3, [r4, r5]
 8001914:	1c5a      	adds	r2, r3, #1
 8001916:	5162      	str	r2, [r4, r5]
 8001918:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800191c:	801a      	strh	r2, [r3, #0]
    RhoSystem.Variables.Flags->EvenRowToggle = !RhoSystem.Variables.Flags->EvenRowToggle;
 800191e:	59e2      	ldr	r2, [r4, r7]
 8001920:	7993      	ldrb	r3, [r2, #6]
 8001922:	f083 0301 	eor.w	r3, r3, #1
 8001926:	7193      	strb	r3, [r2, #6]
    if( ( (uint32_t)RhoSystem.Variables.Addresses.ThreshIndex < (uint32_t)RhoSystem.Variables.Addresses.ThreshMax )
 8001928:	5962      	ldr	r2, [r4, r5]
 800192a:	f641 435c 	movw	r3, #7260	; 0x1c5c
 800192e:	58e3      	ldr	r3, [r4, r3]
 8001930:	429a      	cmp	r2, r3
 8001932:	d20a      	bcs.n	800194a <CaptureRowCallback+0x9e>
        && ( --RhoSystem.Variables.Utility.rows_left > 0 ))
 8001934:	f9b4 3346 	ldrsh.w	r3, [r4, #838]	; 0x346
 8001938:	3b01      	subs	r3, #1
 800193a:	b21b      	sxth	r3, r3
 800193c:	f8a4 3346 	strh.w	r3, [r4, #838]	; 0x346
 8001940:	2b00      	cmp	r3, #0
 8001942:	dd02      	ble.n	800194a <CaptureRowCallback+0x9e>
static inline void EnableCaptureCallback(  void ) { RhoSystem.Variables.Flags->Capture.Flag  = 1; }
 8001944:	59e3      	ldr	r3, [r4, r7]
 8001946:	2201      	movs	r2, #1
 8001948:	721a      	strb	r2, [r3, #8]
}
 800194a:	b007      	add	sp, #28
 800194c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001950:	20000080 	.word	0x20000080

08001954 <ProcessFrameSection>:
{
 8001954:	b4f0      	push	{r4, r5, r6, r7}
        t_addr              = (uint32_t)RhoSystem.Variables.Addresses.CaptureIndex,
 8001956:	4b18      	ldr	r3, [pc, #96]	; (80019b8 <end2+0xc>)
 8001958:	f641 4464 	movw	r4, #7268	; 0x1c64
 800195c:	591d      	ldr	r5, [r3, r4]
        t_last              = (uint32_t)RhoSystem.Variables.Addresses.ThreshIndex,
 800195e:	f641 4468 	movw	r4, #7272	; 0x1c68
 8001962:	591e      	ldr	r6, [r3, r4]
        Cx                  = (uint32_t)RhoSystem.Variables.Utility.centroid.x,
 8001964:	f9b3 7350 	ldrsh.w	r7, [r3, #848]	; 0x350
        Dy                  = (uint32_t)RhoSystem.Variables.Utility.density_map_pair.y.map,
 8001968:	f8d3 c1a0 	ldr.w	ip, [r3, #416]	; 0x1a0
        Dx_i                = (uint32_t)RhoSystem.Variables.Utility.density_map_pair.x.map,
 800196c:	681c      	ldr	r4, [r3, #0]
        Dx_end              = Dx_i + (uint32_t)rows,
 800196e:	4421      	add	r1, r4
    __asm volatile
 8001970:	2300      	movs	r3, #0

08001972 <loop_process>:
 8001972:	f835 3b01 	ldrh.w	r3, [r5], #1
 8001976:	2b50      	cmp	r3, #80	; 0x50
 8001978:	da0d      	bge.n	8001996 <row_end>

0800197a <left_value>:
 800197a:	42bb      	cmp	r3, r7
 800197c:	dc02      	bgt.n	8001984 <right_value>
 800197e:	f103 0301 	add.w	r3, r3, #1
 8001982:	e001      	b.n	8001988 <row_update>

08001984 <right_value>:
 8001984:	f103 0301 	add.w	r3, r3, #1

08001988 <row_update>:
 8001988:	f81c 3003 	ldrb.w	r3, [ip, r3]
 800198c:	f103 0301 	add.w	r3, r3, #1
 8001990:	f80c 3003 	strb.w	r3, [ip, r3]
 8001994:	e7ed      	b.n	8001972 <loop_process>

08001996 <row_end>:
 8001996:	441b      	add	r3, r3
 8001998:	fad3 f353 	uqsub16	r3, r3, r3
 800199c:	f804 3b01 	strb.w	r3, [r4], #1
 80019a0:	428c      	cmp	r4, r1
 80019a2:	da03      	bge.n	80019ac <end2>
 80019a4:	461b      	mov	r3, r3
 80019a6:	42b5      	cmp	r5, r6
 80019a8:	da00      	bge.n	80019ac <end2>
 80019aa:	dbe2      	blt.n	8001972 <loop_process>

080019ac <end2>:
    return (section_process_t){ Q_left, Q_right, complete };
 80019ac:	6003      	str	r3, [r0, #0]
 80019ae:	6043      	str	r3, [r0, #4]
 80019b0:	7203      	strb	r3, [r0, #8]
}
 80019b2:	bcf0      	pop	{r4, r5, r6, r7}
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	20000080 	.word	0x20000080

080019bc <CaptureAndProcessFrame>:
{
 80019bc:	b500      	push	{lr}
 80019be:	b087      	sub	sp, #28
    RhoSystem.Variables.Addresses.ThreshIndex = (address_t)RhoSystem.Variables.Buffers.Thresh;
 80019c0:	4b25      	ldr	r3, [pc, #148]	; (8001a58 <CaptureAndProcessFrame+0x9c>)
 80019c2:	f641 4278 	movw	r2, #7288	; 0x1c78
 80019c6:	589a      	ldr	r2, [r3, r2]
 80019c8:	f641 4168 	movw	r1, #7272	; 0x1c68
 80019cc:	505a      	str	r2, [r3, r1]
    RhoSystem.Variables.Utility.rows_left = (index_t)RhoSystem.Variables.Utility.height;
 80019ce:	f9b3 1342 	ldrsh.w	r1, [r3, #834]	; 0x342
 80019d2:	f8a3 1346 	strh.w	r1, [r3, #838]	; 0x346
    RhoSystem.Variables.Addresses.CaptureIndex = RhoSystem.Variables.Addresses.ThreshIndex;
 80019d6:	f641 4164 	movw	r1, #7268	; 0x1c64
 80019da:	505a      	str	r2, [r3, r1]
    RhoSystem.Variables.Flags->EvenRowToggle = false;
 80019dc:	f641 428c 	movw	r2, #7308	; 0x1c8c
 80019e0:	589a      	ldr	r2, [r3, r2]
 80019e2:	2100      	movs	r1, #0
 80019e4:	7191      	strb	r1, [r2, #6]
    capture_buffer = (uint32_t)RhoSystem.Variables.Buffers.Capture;
 80019e6:	f641 4274 	movw	r2, #7284	; 0x1c74
 80019ea:	589a      	ldr	r2, [r3, r2]
 80019ec:	4b1b      	ldr	r3, [pc, #108]	; (8001a5c <CaptureAndProcessFrame+0xa0>)
 80019ee:	601a      	str	r2, [r3, #0]
    while(!RhoSystem.Variables.Flags->Row);
 80019f0:	4a19      	ldr	r2, [pc, #100]	; (8001a58 <CaptureAndProcessFrame+0x9c>)
 80019f2:	f641 438c 	movw	r3, #7308	; 0x1c8c
 80019f6:	58d3      	ldr	r3, [r2, r3]
 80019f8:	78db      	ldrb	r3, [r3, #3]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d0f8      	beq.n	80019f0 <CaptureAndProcessFrame+0x34>
    CaptureRowCallback();
 80019fe:	f7ff ff55 	bl	80018ac <CaptureRowCallback>
    do{ ProcessedTopSectionData = ProcessFrameSection( RhoSystem.Variables.Utility.centroid.y );
 8001a02:	4b15      	ldr	r3, [pc, #84]	; (8001a58 <CaptureAndProcessFrame+0x9c>)
 8001a04:	f9b3 1352 	ldrsh.w	r1, [r3, #850]	; 0x352
 8001a08:	a803      	add	r0, sp, #12
 8001a0a:	f7ff ffa3 	bl	8001954 <ProcessFrameSection>
    } while( !ProcessedTopSectionData.complete );
 8001a0e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d0f5      	beq.n	8001a02 <CaptureAndProcessFrame+0x46>
    do{ ProcessedBtmSectionData = ProcessFrameSection( RhoSystem.Variables.Utility.height );
 8001a16:	4b10      	ldr	r3, [pc, #64]	; (8001a58 <CaptureAndProcessFrame+0x9c>)
 8001a18:	f9b3 1342 	ldrsh.w	r1, [r3, #834]	; 0x342
 8001a1c:	4668      	mov	r0, sp
 8001a1e:	f7ff ff99 	bl	8001954 <ProcessFrameSection>
    } while( !ProcessedBtmSectionData.complete );
 8001a22:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d0f5      	beq.n	8001a16 <CaptureAndProcessFrame+0x5a>
static inline void DisableCaptureCallback( void ) { RhoSystem.Variables.Flags->Capture.Flag  = 0; }
 8001a2a:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <CaptureAndProcessFrame+0x9c>)
 8001a2c:	f641 428c 	movw	r2, #7308	; 0x1c8c
 8001a30:	589a      	ldr	r2, [r3, r2]
 8001a32:	2100      	movs	r1, #0
 8001a34:	7211      	strb	r1, [r2, #8]
    RhoSystem.Variables.Buffers.Quadrant[FRAME_QUADRANT_TOP_LEFT_INDEX]  = ProcessedTopSectionData.left;
 8001a36:	f641 4284 	movw	r2, #7300	; 0x1c84
 8001a3a:	5899      	ldr	r1, [r3, r2]
 8001a3c:	9803      	ldr	r0, [sp, #12]
 8001a3e:	6008      	str	r0, [r1, #0]
    RhoSystem.Variables.Buffers.Quadrant[FRAME_QUADRANT_TOP_RIGHT_INDEX] = ProcessedTopSectionData.right;
 8001a40:	5899      	ldr	r1, [r3, r2]
 8001a42:	9804      	ldr	r0, [sp, #16]
 8001a44:	6048      	str	r0, [r1, #4]
    RhoSystem.Variables.Buffers.Quadrant[FRAME_QUADRANT_BTM_LEFT_INDEX]  = ProcessedBtmSectionData.left;
 8001a46:	5899      	ldr	r1, [r3, r2]
 8001a48:	9800      	ldr	r0, [sp, #0]
 8001a4a:	6088      	str	r0, [r1, #8]
    RhoSystem.Variables.Buffers.Quadrant[FRAME_QUADRANT_BTM_RIGHT_INDEX] = ProcessedBtmSectionData.right;
 8001a4c:	589b      	ldr	r3, [r3, r2]
 8001a4e:	9a01      	ldr	r2, [sp, #4]
 8001a50:	60da      	str	r2, [r3, #12]
}
 8001a52:	b007      	add	sp, #28
 8001a54:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a58:	20000080 	.word	0x20000080
 8001a5c:	2000464c 	.word	0x2000464c

08001a60 <ProcessRhoSystemFrameCapture>:
{
 8001a60:	b510      	push	{r4, lr}
    RhoSystem.Functions.Memory.Zero();
 8001a62:	4c08      	ldr	r4, [pc, #32]	; (8001a84 <ProcessRhoSystemFrameCapture+0x24>)
 8001a64:	f641 530c 	movw	r3, #7436	; 0x1d0c
 8001a68:	58e3      	ldr	r3, [r4, r3]
 8001a6a:	4798      	blx	r3
    RhoSystem.Functions.Platform.Interrupt.Enable();
 8001a6c:	f504 53e6 	add.w	r3, r4, #7360	; 0x1cc0
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4798      	blx	r3
    CaptureAndProcessFrame();
 8001a74:	f7ff ffa2 	bl	80019bc <CaptureAndProcessFrame>
    RhoSystem.Functions.Platform.Interrupt.Disable();
 8001a78:	f641 43c4 	movw	r3, #7364	; 0x1cc4
 8001a7c:	58e3      	ldr	r3, [r4, r3]
 8001a7e:	4798      	blx	r3
}
 8001a80:	bd10      	pop	{r4, pc}
 8001a82:	bf00      	nop
 8001a84:	20000080 	.word	0x20000080

08001a88 <DeactivateBackgrounding>:
    RhoSystem.Variables.Flags->Backgrounding = false;
 8001a88:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <DeactivateBackgrounding+0x2c>)
 8001a8a:	f641 428c 	movw	r2, #7308	; 0x1c8c
 8001a8e:	589a      	ldr	r2, [r3, r2]
 8001a90:	2100      	movs	r1, #0
 8001a92:	7111      	strb	r1, [r2, #4]
    RhoSystem.Variables.Buffers.DensityX = RhoSystem.Variables.Utility.density_map_pair.x.map;
 8001a94:	6819      	ldr	r1, [r3, #0]
 8001a96:	f503 52e4 	add.w	r2, r3, #7296	; 0x1c80
 8001a9a:	6011      	str	r1, [r2, #0]
    RhoSystem.Variables.Buffers.DensityY = RhoSystem.Variables.Utility.density_map_pair.y.map;
 8001a9c:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 8001aa0:	f641 427c 	movw	r2, #7292	; 0x1c7c
 8001aa4:	5099      	str	r1, [r3, r2]
    RhoSystem.Variables.Buffers.Quadrant = RhoSystem.Variables.Utility.quadrant;
 8001aa6:	f503 7157 	add.w	r1, r3, #860	; 0x35c
 8001aaa:	f641 4284 	movw	r2, #7300	; 0x1c84
 8001aae:	5099      	str	r1, [r3, r2]
}
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	20000080 	.word	0x20000080

08001ab8 <InitializeRhoSystem>:
{
 8001ab8:	b538      	push	{r3, r4, r5, lr}
    RhoSystem.Variables.Addresses.CameraPort  = CameraPort;
 8001aba:	4c23      	ldr	r4, [pc, #140]	; (8001b48 <InitializeRhoSystem+0x90>)
 8001abc:	f641 4348 	movw	r3, #7240	; 0x1c48
 8001ac0:	50e0      	str	r0, [r4, r3]
    RhoSystem.Variables.Addresses.HostTxPort  = HostTxPort;
 8001ac2:	f641 434c 	movw	r3, #7244	; 0x1c4c
 8001ac6:	50e1      	str	r1, [r4, r3]
    RhoSystem.Variables.Addresses.CameraDMA->dst = (uint32_t)RhoSystem.Variables.Buffers.Capture;
 8001ac8:	f641 4574 	movw	r5, #7284	; 0x1c74
 8001acc:	5961      	ldr	r1, [r4, r5]
 8001ace:	f641 4370 	movw	r3, #7280	; 0x1c70
 8001ad2:	58e2      	ldr	r2, [r4, r3]
 8001ad4:	6111      	str	r1, [r2, #16]
    RhoSystem.Functions.Platform.DMA.Init( RhoSystem.Variables.Addresses.CameraDMA );
 8001ad6:	f641 42c8 	movw	r2, #7368	; 0x1cc8
 8001ada:	58a2      	ldr	r2, [r4, r2]
 8001adc:	58e0      	ldr	r0, [r4, r3]
 8001ade:	4790      	blx	r2
    RhoSystem.Variables.Addresses.CaptureEnd  = (address_t)RhoSystem.Variables.Buffers.Capture;
 8001ae0:	5963      	ldr	r3, [r4, r5]
 8001ae2:	f641 4250 	movw	r2, #7248	; 0x1c50
 8001ae6:	50a3      	str	r3, [r4, r2]
    RhoSystem.Variables.Addresses.CaptureMax  = (address_t)RhoSystem.Variables.Buffers.Capture[THRESH_BUFFER_SIZE];
 8001ae8:	f893 2ce6 	ldrb.w	r2, [r3, #3302]	; 0xce6
 8001aec:	f641 4354 	movw	r3, #7252	; 0x1c54
 8001af0:	50e2      	str	r2, [r4, r3]
    RhoSystem.Variables.Addresses.ThreshMax   = (address_t)RhoSystem.Variables.Buffers.Thresh[THRESH_BUFFER_MAX];
 8001af2:	f641 4378 	movw	r3, #7288	; 0x1c78
 8001af6:	58e3      	ldr	r3, [r4, r3]
 8001af8:	f641 12cc 	movw	r2, #6604	; 0x19cc
 8001afc:	5e99      	ldrsh	r1, [r3, r2]
 8001afe:	f641 425c 	movw	r2, #7260	; 0x1c5c
 8001b02:	50a1      	str	r1, [r4, r2]
    RhoSystem.Variables.Addresses.ThreshEnd   = (address_t)RhoSystem.Variables.Buffers.Thresh;
 8001b04:	f641 4258 	movw	r2, #7256	; 0x1c58
 8001b08:	50a3      	str	r3, [r4, r2]
    RhoSystem.Variables.Buffers.BeaconPacket  = malloc( sizeof( packet_t ) );
 8001b0a:	2048      	movs	r0, #72	; 0x48
 8001b0c:	f005 f92a 	bl	8006d64 <malloc>
 8001b10:	f641 4388 	movw	r3, #7304	; 0x1c88
 8001b14:	50e0      	str	r0, [r4, r3]
    RhoSystem.Variables.Buffers.BeaconPacket->header.id = BEACON_PACKET_ID;
 8001b16:	2311      	movs	r3, #17
 8001b18:	7003      	strb	r3, [r0, #0]
    RhoSystem.Variables.Buffers.BeaconPacket->header.includes = BEACON_DEFAULT_PERIOD;
 8001b1a:	2314      	movs	r3, #20
 8001b1c:	7043      	strb	r3, [r0, #1]
    RhoSystem.Functions.Memory.Zero();
 8001b1e:	f641 530c 	movw	r3, #7436	; 0x1d0c
 8001b22:	58e3      	ldr	r3, [r4, r3]
 8001b24:	4798      	blx	r3
    RhoCore.Initialize( &RhoSystem.Variables.Utility, CAPTURE_WIDTH, CAPTURE_HEIGHT );
 8001b26:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <InitializeRhoSystem+0x94>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2264      	movs	r2, #100	; 0x64
 8001b2c:	21a0      	movs	r1, #160	; 0xa0
 8001b2e:	4620      	mov	r0, r4
 8001b30:	4798      	blx	r3
    RhoSystem.Variables.Flags->Capture.Callback = RhoSystem.Functions.Perform.CaptureRowCallback;
 8001b32:	f641 438c 	movw	r3, #7308	; 0x1c8c
 8001b36:	58e3      	ldr	r3, [r4, r3]
 8001b38:	f641 4294 	movw	r2, #7316	; 0x1c94
 8001b3c:	58a2      	ldr	r2, [r4, r2]
 8001b3e:	60da      	str	r2, [r3, #12]
    DeactivateBackgrounding();
 8001b40:	f7ff ffa2 	bl	8001a88 <DeactivateBackgrounding>
}
 8001b44:	bd38      	pop	{r3, r4, r5, pc}
 8001b46:	bf00      	nop
 8001b48:	20000080 	.word	0x20000080
 8001b4c:	0800aae8 	.word	0x0800aae8

08001b50 <InitializeRhoCore>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 *                      Functions Declarations                          *
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
void InitializeRhoCore( rho_core_t * core, index_t width, index_t height )
{
 8001b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b52:	4604      	mov	r4, r0
 8001b54:	460d      	mov	r5, r1
 8001b56:	4616      	mov	r6, r2
    /* Generic Data */
    RhoUtility.Initialize.Data( core, width, height );
 8001b58:	f000 f9e2 	bl	8001f20 <RhoUtility_InitializeData>

    /* Filters */
    RhoUtility.Initialize.Filters( core );
 8001b5c:	4620      	mov	r0, r4
 8001b5e:	f000 fa7b 	bl	8002058 <RhoUtility_InitializeFilters>
    
    /* Density Data */
    RhoUtility.Initialize.DensityMap( &core->density_map_pair.x, X_INSTANCE_NAME, height, core->centroid.y );
 8001b62:	4f10      	ldr	r7, [pc, #64]	; (8001ba4 <InitializeRhoCore+0x54>)
 8001b64:	f9b4 3352 	ldrsh.w	r3, [r4, #850]	; 0x352
 8001b68:	4632      	mov	r2, r6
 8001b6a:	4639      	mov	r1, r7
 8001b6c:	4620      	mov	r0, r4
 8001b6e:	f000 fb1f 	bl	80021b0 <RhoUtility_InitializeDensityMap>
    RhoUtility.Initialize.DensityMap( &core->density_map_pair.y, Y_INSTANCE_NAME, width, core->centroid.x  );
 8001b72:	4e0d      	ldr	r6, [pc, #52]	; (8001ba8 <InitializeRhoCore+0x58>)
 8001b74:	f9b4 3350 	ldrsh.w	r3, [r4, #848]	; 0x350
 8001b78:	462a      	mov	r2, r5
 8001b7a:	4631      	mov	r1, r6
 8001b7c:	f504 70d0 	add.w	r0, r4, #416	; 0x1a0
 8001b80:	f000 fb16 	bl	80021b0 <RhoUtility_InitializeDensityMap>

    /* Prediction Structures */
    RhoUtility.Initialize.Prediction( &core->prediction_pair.x, X_INSTANCE_NAME, core->height );
 8001b84:	f9b4 2342 	ldrsh.w	r2, [r4, #834]	; 0x342
 8001b88:	4639      	mov	r1, r7
 8001b8a:	f504 707e 	add.w	r0, r4, #1016	; 0x3f8
 8001b8e:	f000 fab3 	bl	80020f8 <RhoUtility_InitializePrediction>
    RhoUtility.Initialize.Prediction( &core->prediction_pair.y, Y_INSTANCE_NAME, core->width  );
 8001b92:	f9b4 2340 	ldrsh.w	r2, [r4, #832]	; 0x340
 8001b96:	4631      	mov	r1, r6
 8001b98:	f604 0018 	addw	r0, r4, #2072	; 0x818
 8001b9c:	f000 faac 	bl	80020f8 <RhoUtility_InitializePrediction>
#endif
#ifdef __PSM__
    PSMFunctions.Initialize( &core->PredictiveStateModelPair.x, X_INSTANCE_NAME );
    PSMFunctions.Initialize( &core->PredictiveStateModelPair.y, Y_INSTANCE_NAME );
#endif
}
 8001ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	0800a9f4 	.word	0x0800a9f4
 8001ba8:	0800afb4 	.word	0x0800afb4

08001bac <DetectRhoCore>:
    }
}

/* Calculate and process data in variance band from density filter to generate predictions */
void DetectRhoCore( rho_core_t * core, density_map_t * density_map, prediction_t * prediction )
{
 8001bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bae:	4605      	mov	r5, r0
 8001bb0:	460f      	mov	r7, r1
 8001bb2:	4616      	mov	r6, r2
    LOG_RHO(RHO_DEBUG_2, "Detecting %s Map:\n", density_map->name );   
 8001bb4:	2402      	movs	r4, #2
 8001bb6:	e004      	b.n	8001bc2 <DetectRhoCore+0x16>
 8001bb8:	2009      	movs	r0, #9
 8001bba:	f005 fe05 	bl	80077c8 <putchar>
 8001bbe:	3401      	adds	r4, #1
 8001bc0:	b2e4      	uxtb	r4, r4
 8001bc2:	2c03      	cmp	r4, #3
 8001bc4:	d9f8      	bls.n	8001bb8 <DetectRhoCore+0xc>
 8001bc6:	f8d7 1198 	ldr.w	r1, [r7, #408]	; 0x198
 8001bca:	4823      	ldr	r0, [pc, #140]	; (8001c58 <DetectRhoCore+0xac>)
 8001bcc:	f3af 8000 	nop.w
    static rho_detection_variables _;
    RhoUtility.Reset.Detect( &_, density_map, prediction );
 8001bd0:	4c22      	ldr	r4, [pc, #136]	; (8001c5c <DetectRhoCore+0xb0>)
 8001bd2:	4632      	mov	r2, r6
 8001bd4:	4639      	mov	r1, r7
 8001bd6:	4620      	mov	r0, r4
 8001bd8:	f000 fb58 	bl	800228c <RhoUtility_ResetForDetect>
    core->total_coverage = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f8c5 3390 	str.w	r3, [r5, #912]	; 0x390
    core->filtered_coverage = 0;
 8001be2:	f8c5 3394 	str.w	r3, [r5, #916]	; 0x394
    _.target_density = core->target_filter.value * (floating_t)TOTAL_RHO_PIXELS;
 8001be6:	f605 5148 	addw	r1, r5, #3400	; 0xd48
 8001bea:	2200      	movs	r2, #0
 8001bec:	4b1c      	ldr	r3, [pc, #112]	; (8001c60 <DetectRhoCore+0xb4>)
 8001bee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001bf2:	f7fe fd29 	bl	8000648 <__aeabi_dmul>
 8001bf6:	e9c4 011a 	strd	r0, r1, [r4, #104]	; 0x68

    /* Perform detect */
    LOG_RHO(RHO_DEBUG_2, "Performing detect:\n");
 8001bfa:	2402      	movs	r4, #2
 8001bfc:	e004      	b.n	8001c08 <DetectRhoCore+0x5c>
 8001bfe:	2009      	movs	r0, #9
 8001c00:	f005 fde2 	bl	80077c8 <putchar>
 8001c04:	3401      	adds	r4, #1
 8001c06:	b2e4      	uxtb	r4, r4
 8001c08:	2c03      	cmp	r4, #3
 8001c0a:	d9f8      	bls.n	8001bfe <DetectRhoCore+0x52>
 8001c0c:	4815      	ldr	r0, [pc, #84]	; (8001c64 <DetectRhoCore+0xb8>)
 8001c0e:	f005 fe5f 	bl	80078d0 <puts>
    RhoUtility.Detect.Perform( &_, density_map, prediction );
 8001c12:	4632      	mov	r2, r6
 8001c14:	4639      	mov	r1, r7
 8001c16:	4811      	ldr	r0, [pc, #68]	; (8001c5c <DetectRhoCore+0xb0>)
 8001c18:	f001 feb6 	bl	8003988 <RhoUtility_PerformDetect>
    
    /* Update frame statistics */
    LOG_RHO(RHO_DEBUG_2, "Calculating frame statistics:\n");
 8001c1c:	2402      	movs	r4, #2
 8001c1e:	e004      	b.n	8001c2a <DetectRhoCore+0x7e>
 8001c20:	2009      	movs	r0, #9
 8001c22:	f005 fdd1 	bl	80077c8 <putchar>
 8001c26:	3401      	adds	r4, #1
 8001c28:	b2e4      	uxtb	r4, r4
 8001c2a:	2c03      	cmp	r4, #3
 8001c2c:	d9f8      	bls.n	8001c20 <DetectRhoCore+0x74>
 8001c2e:	480e      	ldr	r0, [pc, #56]	; (8001c68 <DetectRhoCore+0xbc>)
 8001c30:	f005 fe4e 	bl	80078d0 <puts>
    RhoUtility.Detect.CalculateFrameStatistics( &_, prediction );
 8001c34:	4c09      	ldr	r4, [pc, #36]	; (8001c5c <DetectRhoCore+0xb0>)
 8001c36:	4631      	mov	r1, r6
 8001c38:	4620      	mov	r0, r4
 8001c3a:	f000 fd25 	bl	8002688 <RhoUtility_CalculatedFrameStatistics>

    /* Update core */
    core->total_coverage     += _.total_density;// target_density;
 8001c3e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001c40:	f8d5 3390 	ldr.w	r3, [r5, #912]	; 0x390
 8001c44:	4413      	add	r3, r2
 8001c46:	f8c5 3390 	str.w	r3, [r5, #912]	; 0x390
    core->filtered_coverage  += _.filtered_density;
 8001c4a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001c4c:	f8d5 3394 	ldr.w	r3, [r5, #916]	; 0x394
 8001c50:	4413      	add	r3, r2
 8001c52:	f8c5 3394 	str.w	r3, [r5, #916]	; 0x394
}
 8001c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c58:	0800a9f8 	.word	0x0800a9f8
 8001c5c:	20003e20 	.word	0x20003e20
 8001c60:	40cf4000 	.word	0x40cf4000
 8001c64:	0800aa14 	.word	0x0800aa14
 8001c68:	0800aa30 	.word	0x0800aa30

08001c6c <DetectRhoCorePairs>:

void DetectRhoCorePairs( rho_core_t * core )
{
 8001c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c70:	4604      	mov	r4, r0
    LOG_RHO(RHO_DEBUG_2,"Filtering and selecting pairs.\n");
 8001c72:	2502      	movs	r5, #2
 8001c74:	e004      	b.n	8001c80 <DetectRhoCorePairs+0x14>
 8001c76:	2009      	movs	r0, #9
 8001c78:	f005 fda6 	bl	80077c8 <putchar>
 8001c7c:	3501      	adds	r5, #1
 8001c7e:	b2ed      	uxtb	r5, r5
 8001c80:	2d03      	cmp	r5, #3
 8001c82:	d9f8      	bls.n	8001c76 <DetectRhoCorePairs+0xa>
 8001c84:	4823      	ldr	r0, [pc, #140]	; (8001d14 <DetectRhoCorePairs+0xa8>)
 8001c86:	f005 fe23 	bl	80078d0 <puts>
    RhoCore.Detect( core, &core->density_map_pair.x, &core->prediction_pair.x );
 8001c8a:	f504 727e 	add.w	r2, r4, #1016	; 0x3f8
 8001c8e:	4621      	mov	r1, r4
 8001c90:	4620      	mov	r0, r4
 8001c92:	f7ff ff8b 	bl	8001bac <DetectRhoCore>
    RhoCore.Detect( core, &core->density_map_pair.y, &core->prediction_pair.y );
 8001c96:	f604 0218 	addw	r2, r4, #2072	; 0x818
 8001c9a:	f504 71d0 	add.w	r1, r4, #416	; 0x1a0
 8001c9e:	4620      	mov	r0, r4
 8001ca0:	f7ff ff84 	bl	8001bac <DetectRhoCore>

    /* Calculate accumulated filtered percentage from both axes */
    core->filtered_percentage        = ZDIV( (floating_t)core->filtered_coverage, (floating_t)TOTAL_RHO_PIXELS );
 8001ca4:	f8d4 0394 	ldr.w	r0, [r4, #916]	; 0x394
 8001ca8:	f7fe fc54 	bl	8000554 <__aeabi_ui2d>
 8001cac:	2200      	movs	r2, #0
 8001cae:	4b1a      	ldr	r3, [pc, #104]	; (8001d18 <DetectRhoCorePairs+0xac>)
 8001cb0:	f7fe fdf4 	bl	800089c <__aeabi_ddiv>
 8001cb4:	e9c4 01ea 	strd	r0, r1, [r4, #936]	; 0x3a8
    core->total_percentage           = ZDIV( (floating_t)core->total_coverage, (floating_t)TOTAL_RHO_PIXELS );
 8001cb8:	f8d4 0390 	ldr.w	r0, [r4, #912]	; 0x390
 8001cbc:	f7fe fc4a 	bl	8000554 <__aeabi_ui2d>
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <DetectRhoCorePairs+0xac>)
 8001cc4:	f7fe fdea 	bl	800089c <__aeabi_ddiv>
 8001cc8:	e9c4 01e8 	strd	r0, r1, [r4, #928]	; 0x3a0
    core->prediction_pair.num_regions = MAX( core->prediction_pair.x.num_regions, core->prediction_pair.y.num_regions );
 8001ccc:	f894 0b90 	ldrb.w	r0, [r4, #2960]	; 0xb90
 8001cd0:	f894 3770 	ldrb.w	r3, [r4, #1904]	; 0x770
 8001cd4:	f604 4568 	addw	r5, r4, #3176	; 0xc68
 8001cd8:	4298      	cmp	r0, r3
 8001cda:	bf38      	it	cc
 8001cdc:	4618      	movcc	r0, r3
 8001cde:	f7fe fc49 	bl	8000574 <__aeabi_i2d>
 8001ce2:	e9c5 0100 	strd	r0, r1, [r5]
    core->prediction_pair.nu_regions  = MAX( core->prediction_pair.x.nu_regions, core->prediction_pair.y.nu_regions );
 8001ce6:	f504 63f1 	add.w	r3, r4, #1928	; 0x788
 8001cea:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001cee:	f604 33a8 	addw	r3, r4, #2984	; 0xba8
 8001cf2:	e9d3 6700 	ldrd	r6, r7, [r3]
 8001cf6:	4632      	mov	r2, r6
 8001cf8:	463b      	mov	r3, r7
 8001cfa:	4640      	mov	r0, r8
 8001cfc:	4649      	mov	r1, r9
 8001cfe:	f7fe ff33 	bl	8000b68 <__aeabi_dcmpgt>
 8001d02:	b108      	cbz	r0, 8001d08 <DetectRhoCorePairs+0x9c>
 8001d04:	4646      	mov	r6, r8
 8001d06:	464f      	mov	r7, r9
 8001d08:	f504 6446 	add.w	r4, r4, #3168	; 0xc60
 8001d0c:	e9c4 6700 	strd	r6, r7, [r4]
}
 8001d10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001d14:	0800aa54 	.word	0x0800aa54
 8001d18:	40cf4000 	.word	0x40cf4000

08001d1c <UpdateRhoCorePrediction>:

/* Correct and factor predictions from variance band filtering into global model */
void UpdateRhoCorePrediction( prediction_t * prediction )
{
 8001d1c:	b538      	push	{r3, r4, r5, lr}
 8001d1e:	4605      	mov	r5, r0
    LOG_RHO(RHO_DEBUG_PREDICT,"Updating %s Map:\n", prediction->name);
 8001d20:	2402      	movs	r4, #2
 8001d22:	e004      	b.n	8001d2e <UpdateRhoCorePrediction+0x12>
 8001d24:	2009      	movs	r0, #9
 8001d26:	f005 fd4f 	bl	80077c8 <putchar>
 8001d2a:	3401      	adds	r4, #1
 8001d2c:	b2e4      	uxtb	r4, r4
 8001d2e:	2c03      	cmp	r4, #3
 8001d30:	d9f8      	bls.n	8001d24 <UpdateRhoCorePrediction+0x8>
 8001d32:	6829      	ldr	r1, [r5, #0]
 8001d34:	4804      	ldr	r0, [pc, #16]	; (8001d48 <UpdateRhoCorePrediction+0x2c>)
 8001d36:	f3af 8000 	nop.w
    
    /* Step predictions of all Kalmans */
    RhoUtility.Predict.TrackingFilters( prediction );
 8001d3a:	4628      	mov	r0, r5
 8001d3c:	f000 fe2c 	bl	8002998 <RhoUtility_PredictTrackingFilters>
    RhoUtility.Predict.TrackingProbabilities( prediction );
 8001d40:	4628      	mov	r0, r5
 8001d42:	f001 f8fd 	bl	8002f40 <RhoUtility_PredictTrackingProbabilities>
}
 8001d46:	bd38      	pop	{r3, r4, r5, pc}
 8001d48:	0800aa7c 	.word	0x0800aa7c

08001d4c <Kumaraswamy_GetVector>:
{
    return KUMARASWAMY_CDF( x, k->alpha, k->beta );
}

static void Kumaraswamy_GetVector( kumaraswamy_t * k, double alpha, double * interval )
{
 8001d4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d50:	ed2d 8b02 	vpush	{d8}
 8001d54:	4605      	mov	r5, r0
 8001d56:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    k->alpha = alpha;
 8001d5a:	e9c0 2300 	strd	r2, r3, [r0]
    double curr_CDF, prev_CDF = 0.;
    for( uint8_t i = 0; i < KUMARASWAMY_NUM_BANDS; i++ )
 8001d5e:	2400      	movs	r4, #0
    double curr_CDF, prev_CDF = 0.;
 8001d60:	f04f 0800 	mov.w	r8, #0
 8001d64:	f04f 0900 	mov.w	r9, #0
    for( uint8_t i = 0; i < KUMARASWAMY_NUM_BANDS; i++ )
 8001d68:	e00d      	b.n	8001d86 <Kumaraswamy_GetVector+0x3a>
        curr_CDF = Kumaraswamy_PerformCDF( k, k->bands[i] );
        if( curr_CDF < prev_CDF )
            interval[i] = 0.;
        else
        {
            interval[i] = curr_CDF - prev_CDF;
 8001d6a:	eb0a 0bc4 	add.w	fp, sl, r4, lsl #3
 8001d6e:	4642      	mov	r2, r8
 8001d70:	464b      	mov	r3, r9
 8001d72:	4630      	mov	r0, r6
 8001d74:	4639      	mov	r1, r7
 8001d76:	f7fe faaf 	bl	80002d8 <__aeabi_dsub>
 8001d7a:	e9cb 0100 	strd	r0, r1, [fp]
            prev_CDF = curr_CDF;
 8001d7e:	46b0      	mov	r8, r6
 8001d80:	46b9      	mov	r9, r7
    for( uint8_t i = 0; i < KUMARASWAMY_NUM_BANDS; i++ )
 8001d82:	3401      	adds	r4, #1
 8001d84:	b2e4      	uxtb	r4, r4
 8001d86:	2c03      	cmp	r4, #3
 8001d88:	d82f      	bhi.n	8001dea <Kumaraswamy_GetVector+0x9e>
        curr_CDF = Kumaraswamy_PerformCDF( k, k->bands[i] );
 8001d8a:	1ca3      	adds	r3, r4, #2
 8001d8c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    return KUMARASWAMY_CDF( x, k->alpha, k->beta );
 8001d90:	ed95 1b00 	vldr	d1, [r5]
 8001d94:	ed93 0b00 	vldr	d0, [r3]
 8001d98:	f007 fd90 	bl	80098bc <pow>
 8001d9c:	ec53 2b10 	vmov	r2, r3, d0
 8001da0:	ed95 8b02 	vldr	d8, [r5, #8]
 8001da4:	2000      	movs	r0, #0
 8001da6:	4913      	ldr	r1, [pc, #76]	; (8001df4 <Kumaraswamy_GetVector+0xa8>)
 8001da8:	f7fe fa96 	bl	80002d8 <__aeabi_dsub>
 8001dac:	eeb0 1a48 	vmov.f32	s2, s16
 8001db0:	eef0 1a68 	vmov.f32	s3, s17
 8001db4:	ec41 0b10 	vmov	d0, r0, r1
 8001db8:	f007 fd80 	bl	80098bc <pow>
 8001dbc:	ec53 2b10 	vmov	r2, r3, d0
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	490c      	ldr	r1, [pc, #48]	; (8001df4 <Kumaraswamy_GetVector+0xa8>)
 8001dc4:	f7fe fa88 	bl	80002d8 <__aeabi_dsub>
 8001dc8:	4606      	mov	r6, r0
 8001dca:	460f      	mov	r7, r1
        if( curr_CDF < prev_CDF )
 8001dcc:	4602      	mov	r2, r0
 8001dce:	460b      	mov	r3, r1
 8001dd0:	4640      	mov	r0, r8
 8001dd2:	4649      	mov	r1, r9
 8001dd4:	f7fe fec8 	bl	8000b68 <__aeabi_dcmpgt>
 8001dd8:	2800      	cmp	r0, #0
 8001dda:	d0c6      	beq.n	8001d6a <Kumaraswamy_GetVector+0x1e>
            interval[i] = 0.;
 8001ddc:	eb0a 03c4 	add.w	r3, sl, r4, lsl #3
 8001de0:	2000      	movs	r0, #0
 8001de2:	2100      	movs	r1, #0
 8001de4:	e9c3 0100 	strd	r0, r1, [r3]
 8001de8:	e7cb      	b.n	8001d82 <Kumaraswamy_GetVector+0x36>
        }
    }
}
 8001dea:	ecbd 8b02 	vpop	{d8}
 8001dee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001df2:	bf00      	nop
 8001df4:	3ff00000 	.word	0x3ff00000

08001df8 <UpdateRhoCorePredictions>:

void UpdateRhoCorePredictions( rho_core_t * core )
{
 8001df8:	b570      	push	{r4, r5, r6, lr}
 8001dfa:	b08e      	sub	sp, #56	; 0x38
 8001dfc:	4605      	mov	r5, r0
    LOG_RHO(RHO_DEBUG_2,"Updating predictions.\n");
 8001dfe:	2402      	movs	r4, #2
 8001e00:	e004      	b.n	8001e0c <UpdateRhoCorePredictions+0x14>
 8001e02:	2009      	movs	r0, #9
 8001e04:	f005 fce0 	bl	80077c8 <putchar>
 8001e08:	3401      	adds	r4, #1
 8001e0a:	b2e4      	uxtb	r4, r4
 8001e0c:	2c03      	cmp	r4, #3
 8001e0e:	d9f8      	bls.n	8001e02 <UpdateRhoCorePredictions+0xa>
 8001e10:	4817      	ldr	r0, [pc, #92]	; (8001e70 <UpdateRhoCorePredictions+0x78>)
 8001e12:	f005 fd5d 	bl	80078d0 <puts>
    RhoCore.UpdatePrediction( &core->prediction_pair.x );
 8001e16:	f505 747e 	add.w	r4, r5, #1016	; 0x3f8
 8001e1a:	4620      	mov	r0, r4
 8001e1c:	f7ff ff7e 	bl	8001d1c <UpdateRhoCorePrediction>
    RhoCore.UpdatePrediction( &core->prediction_pair.y );
 8001e20:	f605 0018 	addw	r0, r5, #2072	; 0x818
 8001e24:	f7ff ff7a 	bl	8001d1c <UpdateRhoCorePrediction>
        core->timestamp = TIMESTAMP();
    }
#endif
    
    double state_intervals[NUM_STATE_GROUPS];
    KumaraswamyFunctions.GetVector( &core->kumaraswamy, core->prediction_pair.nu_regions, state_intervals );
 8001e28:	f505 6346 	add.w	r3, r5, #3168	; 0xc60
 8001e2c:	ae06      	add	r6, sp, #24
 8001e2e:	9600      	str	r6, [sp, #0]
 8001e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e34:	f505 50d2 	add.w	r0, r5, #6720	; 0x1a40
 8001e38:	3008      	adds	r0, #8
 8001e3a:	f7ff ff87 	bl	8001d4c <Kumaraswamy_GetVector>
    FSMFunctions.Sys.Update( &core->state_machine, state_intervals );
 8001e3e:	4631      	mov	r1, r6
 8001e40:	f505 50d3 	add.w	r0, r5, #6752	; 0x1a60
 8001e44:	3018      	adds	r0, #24
 8001e46:	f002 fa27 	bl	8004298 <FiniteStateMachine_UpdateSystem>

    prediction_predict_variables _;
    RhoUtility.Reset.Prediction( &_, &core->prediction_pair, core->centroid );
 8001e4a:	f8d5 2350 	ldr.w	r2, [r5, #848]	; 0x350
 8001e4e:	4621      	mov	r1, r4
 8001e50:	a802      	add	r0, sp, #8
 8001e52:	f001 f8d5 	bl	8003000 <RhoUtility_ResetForPrediction>
    RhoUtility.Predict.CorrectAmbiguity( &_, core );
 8001e56:	4629      	mov	r1, r5
 8001e58:	a802      	add	r0, sp, #8
 8001e5a:	f001 fc1d 	bl	8003698 <RhoUtility_CorrectPredictionAmbiguity>
    RhoUtility.Predict.CombineProbabilities( &core->prediction_pair );
 8001e5e:	4620      	mov	r0, r4
 8001e60:	f001 f8fc 	bl	800305c <RhoUtility_CombineAxisProbabilites>
    RhoUtility.Predict.UpdateCorePredictionData( &_, core );
 8001e64:	4629      	mov	r1, r5
 8001e66:	a802      	add	r0, sp, #8
 8001e68:	f001 f940 	bl	80030ec <RhoUtility_UpdateCorePredictionData>
}
 8001e6c:	b00e      	add	sp, #56	; 0x38
 8001e6e:	bd70      	pop	{r4, r5, r6, pc}
 8001e70:	0800aa94 	.word	0x0800aa94

08001e74 <UpdateRhoCoreThreshold>:

/* Use background and state information to update image threshold */
void UpdateRhoCoreThreshold( rho_core_t * core )
{
 8001e74:	b538      	push	{r3, r4, r5, lr}
 8001e76:	4605      	mov	r5, r0
    LOG_RHO(RHO_DEBUG_2,"Updating threshold.\n");
 8001e78:	2402      	movs	r4, #2
 8001e7a:	e004      	b.n	8001e86 <UpdateRhoCoreThreshold+0x12>
 8001e7c:	2009      	movs	r0, #9
 8001e7e:	f005 fca3 	bl	80077c8 <putchar>
 8001e82:	3401      	adds	r4, #1
 8001e84:	b2e4      	uxtb	r4, r4
 8001e86:	2c03      	cmp	r4, #3
 8001e88:	d9f8      	bls.n	8001e7c <UpdateRhoCoreThreshold+0x8>
 8001e8a:	4803      	ldr	r0, [pc, #12]	; (8001e98 <UpdateRhoCoreThreshold+0x24>)
 8001e8c:	f005 fd20 	bl	80078d0 <puts>
    RhoUtility.Calculate.Tune( core );
 8001e90:	4628      	mov	r0, r5
 8001e92:	f001 fabf 	bl	8003414 <RhoUtility_CalculateTune>
}
 8001e96:	bd38      	pop	{r3, r4, r5, pc}
 8001e98:	0800aab0 	.word	0x0800aab0

08001e9c <PerformRhoCore>:
{
 8001e9c:	b510      	push	{r4, lr}
 8001e9e:	4604      	mov	r4, r0
    if(background_event)
 8001ea0:	b111      	cbz	r1, 8001ea8 <PerformRhoCore+0xc>
        RhoUtility.Generate.Background( core );
 8001ea2:	f001 ffbb 	bl	8003e1c <RhoUtility_GenerateBackground>
}
 8001ea6:	bd10      	pop	{r4, pc}
        RhoCore.DetectPairs( core );
 8001ea8:	f7ff fee0 	bl	8001c6c <DetectRhoCorePairs>
        RhoCore.UpdatePredictions( core );
 8001eac:	4620      	mov	r0, r4
 8001eae:	f7ff ffa3 	bl	8001df8 <UpdateRhoCorePredictions>
        RhoCore.UpdateThreshold( core );
 8001eb2:	4620      	mov	r0, r4
 8001eb4:	f7ff ffde 	bl	8001e74 <UpdateRhoCoreThreshold>
}
 8001eb8:	e7f5      	b.n	8001ea6 <PerformRhoCore+0xa>
	...

08001ebc <GenerateRhoCorePacket>:

void GenerateRhoCorePacket( rho_core_t * core )
{
 8001ebc:	b538      	push	{r3, r4, r5, lr}
 8001ebe:	4605      	mov	r5, r0
    LOG_RHO(RHO_DEBUG_2,"Generating packets.\n");
 8001ec0:	2402      	movs	r4, #2
 8001ec2:	e004      	b.n	8001ece <GenerateRhoCorePacket+0x12>
 8001ec4:	2009      	movs	r0, #9
 8001ec6:	f005 fc7f 	bl	80077c8 <putchar>
 8001eca:	3401      	adds	r4, #1
 8001ecc:	b2e4      	uxtb	r4, r4
 8001ece:	2c03      	cmp	r4, #3
 8001ed0:	d9f8      	bls.n	8001ec4 <GenerateRhoCorePacket+0x8>
 8001ed2:	4806      	ldr	r0, [pc, #24]	; (8001eec <GenerateRhoCorePacket+0x30>)
 8001ed4:	f005 fcfc 	bl	80078d0 <puts>
    RhoUtility.Generate.Packet( core );
 8001ed8:	4628      	mov	r0, r5
 8001eda:	f001 ffb9 	bl	8003e50 <RhoUtility_GeneratePacket>
    RhoUtility.Print.Packet( &core->packet, PACKET_SIZE );
 8001ede:	2138      	movs	r1, #56	; 0x38
 8001ee0:	f505 50df 	add.w	r0, r5, #7136	; 0x1be0
 8001ee4:	3018      	adds	r0, #24
 8001ee6:	f001 ff8d 	bl	8003e04 <RhoUtility_PrintPacket>
}
 8001eea:	bd38      	pop	{r3, r4, r5, pc}
 8001eec:	0800aacc 	.word	0x0800aacc

08001ef0 <Kumaraswamy_Initialize>:
{
 8001ef0:	b430      	push	{r4, r5}
 8001ef2:	4614      	mov	r4, r2
 8001ef4:	461d      	mov	r5, r3
 8001ef6:	9b02      	ldr	r3, [sp, #8]
    k->beta = beta;
 8001ef8:	e9c0 4502 	strd	r4, r5, [r0, #8]
    memcpy( &k->bands, bands, sizeof(double[KUMARASWAMY_NUM_BANDS]) );
 8001efc:	681d      	ldr	r5, [r3, #0]
 8001efe:	685c      	ldr	r4, [r3, #4]
 8001f00:	6899      	ldr	r1, [r3, #8]
 8001f02:	68da      	ldr	r2, [r3, #12]
 8001f04:	6105      	str	r5, [r0, #16]
 8001f06:	6144      	str	r4, [r0, #20]
 8001f08:	6181      	str	r1, [r0, #24]
 8001f0a:	61c2      	str	r2, [r0, #28]
 8001f0c:	691d      	ldr	r5, [r3, #16]
 8001f0e:	695c      	ldr	r4, [r3, #20]
 8001f10:	6999      	ldr	r1, [r3, #24]
 8001f12:	69da      	ldr	r2, [r3, #28]
 8001f14:	6205      	str	r5, [r0, #32]
 8001f16:	6244      	str	r4, [r0, #36]	; 0x24
 8001f18:	6281      	str	r1, [r0, #40]	; 0x28
 8001f1a:	62c2      	str	r2, [r0, #44]	; 0x2c
}
 8001f1c:	bc30      	pop	{r4, r5}
 8001f1e:	4770      	bx	lr

08001f20 <RhoUtility_InitializeData>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 *                       Function Definitions                           *
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
void RhoUtility_InitializeData( rho_core_t * core, index_t width, index_t height )
{
 8001f20:	b570      	push	{r4, r5, r6, lr}
 8001f22:	b08a      	sub	sp, #40	; 0x28
 8001f24:	4604      	mov	r4, r0
 8001f26:	460d      	mov	r5, r1
 8001f28:	4616      	mov	r6, r2
    /* reset entire structure */
    memset(core, 0, sizeof(rho_core_t));
 8001f2a:	f641 4248 	movw	r2, #7240	; 0x1c48
 8001f2e:	2100      	movs	r1, #0
 8001f30:	f004 ff2e 	bl	8006d90 <memset>

    /* Core frame */
    core->width = width;
 8001f34:	f8a4 5340 	strh.w	r5, [r4, #832]	; 0x340
    core->height = height;
 8001f38:	f8a4 6342 	strh.w	r6, [r4, #834]	; 0x342

    /* Centroid */
    core->centroid.x  = (floating_t)width /2.;
 8001f3c:	4628      	mov	r0, r5
 8001f3e:	f7fe fb19 	bl	8000574 <__aeabi_i2d>
 8001f42:	2200      	movs	r2, #0
 8001f44:	4b3a      	ldr	r3, [pc, #232]	; (8002030 <RhoUtility_InitializeData+0x110>)
 8001f46:	f7fe fb7f 	bl	8000648 <__aeabi_dmul>
 8001f4a:	f7fe fe2d 	bl	8000ba8 <__aeabi_d2iz>
 8001f4e:	b205      	sxth	r5, r0
 8001f50:	f8a4 5350 	strh.w	r5, [r4, #848]	; 0x350
    core->centroid.y  = (floating_t)height/2.;
 8001f54:	4630      	mov	r0, r6
 8001f56:	f7fe fb0d 	bl	8000574 <__aeabi_i2d>
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	4b34      	ldr	r3, [pc, #208]	; (8002030 <RhoUtility_InitializeData+0x110>)
 8001f5e:	f7fe fb73 	bl	8000648 <__aeabi_dmul>
 8001f62:	f7fe fe21 	bl	8000ba8 <__aeabi_d2iz>
 8001f66:	b200      	sxth	r0, r0
 8001f68:	f8a4 0352 	strh.w	r0, [r4, #850]	; 0x352
    core->primary.x   = core->centroid.x;
 8001f6c:	f8a4 5348 	strh.w	r5, [r4, #840]	; 0x348
    core->primary.y   = core->centroid.y;
 8001f70:	f8a4 034a 	strh.w	r0, [r4, #842]	; 0x34a
    core->secondary.x = core->centroid.x;
 8001f74:	f8a4 534c 	strh.w	r5, [r4, #844]	; 0x34c
    core->secondary.y = core->centroid.y;
 8001f78:	f8a4 034e 	strh.w	r0, [r4, #846]	; 0x34e

    core->target_coverage_factor = FILTERED_COVERAGE_TARGET;
 8001f7c:	a328      	add	r3, pc, #160	; (adr r3, 8002020 <RhoUtility_InitializeData+0x100>)
 8001f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f82:	e9c4 23ec 	strd	r2, r3, [r4, #944]	; 0x3b0

    /* Packet */
    core->packet.header.id       = PACKET_HEADER_ID;
 8001f86:	f641 33f8 	movw	r3, #7160	; 0x1bf8
 8001f8a:	22ab      	movs	r2, #171	; 0xab
 8001f8c:	54e2      	strb	r2, [r4, r3]
    core->packet.header.includes = PACKET_INCLUDES;
 8001f8e:	227f      	movs	r2, #127	; 0x7f
 8001f90:	f641 33f9 	movw	r3, #7161	; 0x1bf9
 8001f94:	54e2      	strb	r2, [r4, r3]
    memset(core->packet.data, 0, sizeof(packet_offset_lookup_t));
 8001f96:	2300      	movs	r3, #0
 8001f98:	f641 4108 	movw	r1, #7176	; 0x1c08
 8001f9c:	5063      	str	r3, [r4, r1]

    /* Background */
    core->background_counter = 0;
 8001f9e:	f884 3359 	strb.w	r3, [r4, #857]	; 0x359
    core->background_period = BACKGROUNDING_PERIOD;
 8001fa2:	f8c4 339c 	str.w	r3, [r4, #924]	; 0x39c

    core->thresh = (double)AVG2( MAX_THRESH, MIN_THRESH );
 8001fa6:	a120      	add	r1, pc, #128	; (adr r1, 8002028 <RhoUtility_InitializeData+0x108>)
 8001fa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001fac:	e9c4 01f4 	strd	r0, r1, [r4, #976]	; 0x3d0
    core->thresh_byte = (byte_t)core->thresh;
 8001fb0:	f884 2358 	strb.w	r2, [r4, #856]	; 0x358
    
    core->density_map_pair.x.map          = FOREGROUND_DENSITY_MAP_X;
 8001fb4:	4b1f      	ldr	r3, [pc, #124]	; (8002034 <RhoUtility_InitializeData+0x114>)
 8001fb6:	6023      	str	r3, [r4, #0]
    core->density_map_pair.x.background   = BACKGROUND_DENSITY_MAP_X;
 8001fb8:	4b1f      	ldr	r3, [pc, #124]	; (8002038 <RhoUtility_InitializeData+0x118>)
 8001fba:	6063      	str	r3, [r4, #4]
    core->density_map_pair.x.bound        = BOUND_DENSITY_MAP_X;
 8001fbc:	4b1f      	ldr	r3, [pc, #124]	; (800203c <RhoUtility_InitializeData+0x11c>)
 8001fbe:	60a3      	str	r3, [r4, #8]
    core->density_map_pair.y.map          = FOREGROUND_DENSITY_MAP_Y;
 8001fc0:	4b1f      	ldr	r3, [pc, #124]	; (8002040 <RhoUtility_InitializeData+0x120>)
 8001fc2:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
    core->density_map_pair.y.background   = BACKGROUND_DENSITY_MAP_Y;
 8001fc6:	4b1f      	ldr	r3, [pc, #124]	; (8002044 <RhoUtility_InitializeData+0x124>)
 8001fc8:	f8c4 31a4 	str.w	r3, [r4, #420]	; 0x1a4
    core->density_map_pair.y.bound        = BOUND_DENSITY_MAP_Y;
 8001fcc:	4b1e      	ldr	r3, [pc, #120]	; (8002048 <RhoUtility_InitializeData+0x128>)
 8001fce:	f8c4 31a8 	str.w	r3, [r4, #424]	; 0x1a8
    
    KumaraswamyFunctions.Initialize( &core->kumaraswamy, NUM_STATES + 1, (floating_t[])DEFAULT_KUMARASWAMY_BANDS );
 8001fd2:	ad02      	add	r5, sp, #8
 8001fd4:	4e1d      	ldr	r6, [pc, #116]	; (800204c <RhoUtility_InitializeData+0x12c>)
 8001fd6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001fd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fda:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001fde:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001fe2:	ab02      	add	r3, sp, #8
 8001fe4:	9300      	str	r3, [sp, #0]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	4b19      	ldr	r3, [pc, #100]	; (8002050 <RhoUtility_InitializeData+0x130>)
 8001fea:	f504 50d2 	add.w	r0, r4, #6720	; 0x1a40
 8001fee:	3008      	adds	r0, #8
 8001ff0:	f7ff ff7e 	bl	8001ef0 <Kumaraswamy_Initialize>
    FSMFunctions.Sys.Initialize( &core->state_machine, "A", &core->state_transitions, CHAOTIC );
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	f504 52ce 	add.w	r2, r4, #6592	; 0x19c0
 8001ffa:	3208      	adds	r2, #8
 8001ffc:	4915      	ldr	r1, [pc, #84]	; (8002054 <RhoUtility_InitializeData+0x134>)
 8001ffe:	f504 50d3 	add.w	r0, r4, #6752	; 0x1a60
 8002002:	3018      	adds	r0, #24
 8002004:	f002 f84c 	bl	80040a0 <FiniteStateMachine_InitializeSystem>
    
    core->timestamp = TIMESTAMP();
 8002008:	f7ff f8c2 	bl	8001190 <STM_Timestamp>
 800200c:	f504 54e2 	add.w	r4, r4, #7232	; 0x1c40
 8002010:	f7fe faa0 	bl	8000554 <__aeabi_ui2d>
 8002014:	e9c4 0100 	strd	r0, r1, [r4]
}
 8002018:	b00a      	add	sp, #40	; 0x28
 800201a:	bd70      	pop	{r4, r5, r6, pc}
 800201c:	f3af 8000 	nop.w
 8002020:	3126e979 	.word	0x3126e979
 8002024:	3f7cac08 	.word	0x3f7cac08
 8002028:	00000000 	.word	0x00000000
 800202c:	405fe000 	.word	0x405fe000
 8002030:	3fe00000 	.word	0x3fe00000
 8002034:	200042a8 	.word	0x200042a8
 8002038:	20003e98 	.word	0x20003e98
 800203c:	200040a0 	.word	0x200040a0
 8002040:	20004370 	.word	0x20004370
 8002044:	20003f60 	.word	0x20003f60
 8002048:	20004168 	.word	0x20004168
 800204c:	0800a8b0 	.word	0x0800a8b0
 8002050:	40140000 	.word	0x40140000
 8002054:	0800ab08 	.word	0x0800ab08

08002058 <RhoUtility_InitializeFilters>:

void RhoUtility_InitializeFilters( rho_core_t * core )
{
 8002058:	b5f0      	push	{r4, r5, r6, r7, lr}
 800205a:	b099      	sub	sp, #100	; 0x64
 800205c:	4607      	mov	r7, r0
    /* Threshold Filter */
    RhoPID.Initialize( &core->thresh_filter, DEFAULT_PID_GAIN );
 800205e:	4e24      	ldr	r6, [pc, #144]	; (80020f0 <RhoUtility_InitializeFilters+0x98>)
 8002060:	ac08      	add	r4, sp, #32
 8002062:	f106 0520 	add.w	r5, r6, #32
 8002066:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002068:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800206a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800206c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800206e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002072:	e884 0003 	stmia.w	r4, {r0, r1}
 8002076:	466c      	mov	r4, sp
 8002078:	ad0a      	add	r5, sp, #40	; 0x28
 800207a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800207c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800207e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002082:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002088:	9a08      	ldr	r2, [sp, #32]
 800208a:	f607 4078 	addw	r0, r7, #3192	; 0xc78
 800208e:	f002 fb6f 	bl	8004770 <RhoPIDInitialize>

    /* Coverage Filter */
    core->target_coverage_factor  = (floating_t)FILTERED_COVERAGE_TARGET;
 8002092:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 80020d0 <RhoUtility_InitializeFilters+0x78>
 8002096:	ed87 0bec 	vstr	d0, [r7, #944]	; 0x3b0
    Kalman.Initialize(&core->target_filter, core->target_coverage_factor, RHO_TARGET_LS, RHO_TARGET_FILTER_MIN, RHO_TARGET_FILTER_MAX, DEFAULT_TARGET_UNCERTAINTY );
 800209a:	ad12      	add	r5, sp, #72	; 0x48
 800209c:	f106 0448 	add.w	r4, r6, #72	; 0x48
 80020a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020a4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020a8:	e885 0003 	stmia.w	r5, {r0, r1}
 80020ac:	ed9d 4b12 	vldr	d4, [sp, #72]	; 0x48
 80020b0:	ed9d 5b14 	vldr	d5, [sp, #80]	; 0x50
 80020b4:	ed9d 6b16 	vldr	d6, [sp, #88]	; 0x58
 80020b8:	ed9f 3b07 	vldr	d3, [pc, #28]	; 80020d8 <RhoUtility_InitializeFilters+0x80>
 80020bc:	ed9f 2b08 	vldr	d2, [pc, #32]	; 80020e0 <RhoUtility_InitializeFilters+0x88>
 80020c0:	ed9f 1b09 	vldr	d1, [pc, #36]	; 80020e8 <RhoUtility_InitializeFilters+0x90>
 80020c4:	f607 5008 	addw	r0, r7, #3336	; 0xd08
 80020c8:	f002 f92a 	bl	8004320 <InitializeKalman>
}
 80020cc:	b019      	add	sp, #100	; 0x64
 80020ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020d0:	3126e979 	.word	0x3126e979
 80020d4:	3f7cac08 	.word	0x3f7cac08
 80020d8:	00000000 	.word	0x00000000
 80020dc:	3fe00000 	.word	0x3fe00000
 80020e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80020e4:	3f50624d 	.word	0x3f50624d
 80020e8:	00000000 	.word	0x00000000
 80020ec:	40140000 	.word	0x40140000
 80020f0:	0800a8b0 	.word	0x0800a8b0
 80020f4:	00000000 	.word	0x00000000

080020f8 <RhoUtility_InitializePrediction>:

void RhoUtility_InitializePrediction( prediction_t * prediction, const char * name, index_t length )
{
 80020f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80020fc:	b086      	sub	sp, #24
 80020fe:	4607      	mov	r7, r0
 8002100:	4690      	mov	r8, r2
    prediction->name = name;
 8002102:	6001      	str	r1, [r0, #0]
    
    /* Prediction probabilities */
    memset( &prediction->probabilities, 0, sizeof(floating_t) * 4 );
 8002104:	2220      	movs	r2, #32
 8002106:	2100      	movs	r1, #0
 8002108:	f500 707e 	add.w	r0, r0, #1016	; 0x3f8
 800210c:	f004 fe40 	bl	8006d90 <memset>
    for(uint8_t i = 0; i < MAX_TRACKING_FILTERS; i++)
 8002110:	2600      	movs	r6, #0
 8002112:	e026      	b.n	8002162 <RhoUtility_InitializePrediction+0x6a>
    {
        Kalman.Initialize( &prediction->tracking_filters[i], 0., RHO_PREDICTION_LS, 0, length, DEFAULT_PREDICTION_UNCERTAINTY );
 8002114:	466c      	mov	r4, sp
 8002116:	4d24      	ldr	r5, [pc, #144]	; (80021a8 <RhoUtility_InitializePrediction+0xb0>)
 8002118:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800211a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800211c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002120:	e884 0003 	stmia.w	r4, {r0, r1}
 8002124:	4640      	mov	r0, r8
 8002126:	f7fe fa25 	bl	8000574 <__aeabi_i2d>
 800212a:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 8002198 <RhoUtility_InitializePrediction+0xa0>
 800212e:	23b8      	movs	r3, #184	; 0xb8
 8002130:	fb03 f306 	mul.w	r3, r3, r6
 8002134:	3308      	adds	r3, #8
 8002136:	ed9d 4b00 	vldr	d4, [sp]
 800213a:	ed9d 5b02 	vldr	d5, [sp, #8]
 800213e:	ed9d 6b04 	vldr	d6, [sp, #16]
 8002142:	ec41 0b13 	vmov	d3, r0, r1
 8002146:	eeb0 2a40 	vmov.f32	s4, s0
 800214a:	eef0 2a60 	vmov.f32	s5, s1
 800214e:	ed9f 1b14 	vldr	d1, [pc, #80]	; 80021a0 <RhoUtility_InitializePrediction+0xa8>
 8002152:	18f8      	adds	r0, r7, r3
 8002154:	f002 f8e4 	bl	8004320 <InitializeKalman>
        prediction->tracking_filters_order[i] = i;
 8002158:	19bb      	adds	r3, r7, r6
 800215a:	f883 62e8 	strb.w	r6, [r3, #744]	; 0x2e8
    for(uint8_t i = 0; i < MAX_TRACKING_FILTERS; i++)
 800215e:	3601      	adds	r6, #1
 8002160:	b2f6      	uxtb	r6, r6
 8002162:	2e03      	cmp	r6, #3
 8002164:	d9d6      	bls.n	8002114 <RhoUtility_InitializePrediction+0x1c>
    }
    /* Regions */
    for(uint8_t i = 0; i < MAX_REGIONS; i++)
 8002166:	2400      	movs	r4, #0
 8002168:	e011      	b.n	800218e <RhoUtility_InitializePrediction+0x96>
    {
        memset(&prediction->regions[i], 0, sizeof(region_t));
 800216a:	0160      	lsls	r0, r4, #5
 800216c:	f500 703c 	add.w	r0, r0, #752	; 0x2f0
 8002170:	2220      	movs	r2, #32
 8002172:	2100      	movs	r1, #0
 8002174:	4438      	add	r0, r7
 8002176:	f004 fe0b 	bl	8006d90 <memset>
        prediction->regions_order[i] = (order_t){ false, i};
 800217a:	f504 73dc 	add.w	r3, r4, #440	; 0x1b8
 800217e:	2200      	movs	r2, #0
 8002180:	f807 2013 	strb.w	r2, [r7, r3, lsl #1]
 8002184:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8002188:	705c      	strb	r4, [r3, #1]
    for(uint8_t i = 0; i < MAX_REGIONS; i++)
 800218a:	3401      	adds	r4, #1
 800218c:	b2e4      	uxtb	r4, r4
 800218e:	2c03      	cmp	r4, #3
 8002190:	d9eb      	bls.n	800216a <RhoUtility_InitializePrediction+0x72>
    }
}
 8002192:	b006      	add	sp, #24
 8002194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...
 80021a4:	3ff00000 	.word	0x3ff00000
 80021a8:	0800a910 	.word	0x0800a910
 80021ac:	00000000 	.word	0x00000000

080021b0 <RhoUtility_InitializeDensityMap>:

void RhoUtility_InitializeDensityMap( density_map_t * density_map, const char * name, index_t length, index_t centroid )
{
 80021b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021b2:	ed2d 8b06 	vpush	{d8-d10}
 80021b6:	b08d      	sub	sp, #52	; 0x34
 80021b8:	4605      	mov	r5, r0
 80021ba:	4614      	mov	r4, r2
    density_map->name = name;
 80021bc:	f8c0 1198 	str.w	r1, [r0, #408]	; 0x198
    
//    size_t size = sizeof(density_map_unit_t)*length;
//    memset(density_map->map, 0, size);
//    memset(density_map->background, 0, size);
    density_map->length = length;
 80021c0:	8202      	strh	r2, [r0, #16]
    density_map->max[0] = 0;
 80021c2:	2200      	movs	r2, #0
 80021c4:	8182      	strh	r2, [r0, #12]
    density_map->max[1] = 0;
 80021c6:	81c2      	strh	r2, [r0, #14]
    density_map->centroid = centroid;
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7fe f9d3 	bl	8000574 <__aeabi_i2d>
 80021ce:	e9c5 0106 	strd	r0, r1, [r5, #24]
    Kalman.Initialize( &density_map->kalmans[0],  0, RHO_DEFAULT_LS, 0, length, DEFAULT_KALMAN_UNCERTAINTY );
 80021d2:	4620      	mov	r0, r4
 80021d4:	f7fe f9ce 	bl	8000574 <__aeabi_i2d>
 80021d8:	ec41 0b19 	vmov	d9, r0, r1
 80021dc:	4c2a      	ldr	r4, [pc, #168]	; (8002288 <RhoUtility_InitializeDensityMap+0xd8>)
 80021de:	466e      	mov	r6, sp
 80021e0:	f104 0778 	add.w	r7, r4, #120	; 0x78
 80021e4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80021e6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80021e8:	e897 0003 	ldmia.w	r7, {r0, r1}
 80021ec:	e886 0003 	stmia.w	r6, {r0, r1}
 80021f0:	ed9f 8b21 	vldr	d8, [pc, #132]	; 8002278 <RhoUtility_InitializeDensityMap+0xc8>
 80021f4:	ed9f ab22 	vldr	d10, [pc, #136]	; 8002280 <RhoUtility_InitializeDensityMap+0xd0>
 80021f8:	ed9d 4b00 	vldr	d4, [sp]
 80021fc:	ed9d 5b02 	vldr	d5, [sp, #8]
 8002200:	ed9d 6b04 	vldr	d6, [sp, #16]
 8002204:	eeb0 3a49 	vmov.f32	s6, s18
 8002208:	eef0 3a69 	vmov.f32	s7, s19
 800220c:	eeb0 2a48 	vmov.f32	s4, s16
 8002210:	eef0 2a68 	vmov.f32	s5, s17
 8002214:	eeb0 1a4a 	vmov.f32	s2, s20
 8002218:	eef0 1a6a 	vmov.f32	s3, s21
 800221c:	eeb0 0a48 	vmov.f32	s0, s16
 8002220:	eef0 0a68 	vmov.f32	s1, s17
 8002224:	f105 0028 	add.w	r0, r5, #40	; 0x28
 8002228:	f002 f87a 	bl	8004320 <InitializeKalman>
    Kalman.Initialize( &density_map->kalmans[1], 0, RHO_DEFAULT_LS, 0, length, DEFAULT_KALMAN_UNCERTAINTY );
 800222c:	ae06      	add	r6, sp, #24
 800222e:	3478      	adds	r4, #120	; 0x78
 8002230:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002232:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002234:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002238:	e886 0003 	stmia.w	r6, {r0, r1}
 800223c:	ed9d 4b06 	vldr	d4, [sp, #24]
 8002240:	ed9d 5b08 	vldr	d5, [sp, #32]
 8002244:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8002248:	eeb0 3a49 	vmov.f32	s6, s18
 800224c:	eef0 3a69 	vmov.f32	s7, s19
 8002250:	eeb0 2a48 	vmov.f32	s4, s16
 8002254:	eef0 2a68 	vmov.f32	s5, s17
 8002258:	eeb0 1a4a 	vmov.f32	s2, s20
 800225c:	eef0 1a6a 	vmov.f32	s3, s21
 8002260:	eeb0 0a48 	vmov.f32	s0, s16
 8002264:	eef0 0a68 	vmov.f32	s1, s17
 8002268:	f105 00e0 	add.w	r0, r5, #224	; 0xe0
 800226c:	f002 f858 	bl	8004320 <InitializeKalman>
}
 8002270:	b00d      	add	sp, #52	; 0x34
 8002272:	ecbd 8b06 	vpop	{d8-d10}
 8002276:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...
 8002284:	40140000 	.word	0x40140000
 8002288:	0800a8b0 	.word	0x0800a8b0

0800228c <RhoUtility_ResetForDetect>:

void RhoUtility_ResetForDetect( rho_detection_variables * _, density_map_t * density_map, prediction_t * prediction )
{
 800228c:	b570      	push	{r4, r5, r6, lr}
 800228e:	4606      	mov	r6, r0
 8002290:	460c      	mov	r4, r1
 8002292:	4615      	mov	r5, r2
    memset( _, 0, sizeof(rho_detection_variables) );
 8002294:	2278      	movs	r2, #120	; 0x78
 8002296:	2100      	movs	r1, #0
 8002298:	f004 fd7a 	bl	8006d90 <memset>

    _->len          = density_map->length;
 800229c:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
 80022a0:	8033      	strh	r3, [r6, #0]
    _->range[0]     = density_map->length;
 80022a2:	8073      	strh	r3, [r6, #2]
    _->range[1]     = density_map->centroid;
 80022a4:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
 80022a8:	f7fe fc7e 	bl	8000ba8 <__aeabi_d2iz>
 80022ac:	80b0      	strh	r0, [r6, #4]
    _->range[2]     = 0;
 80022ae:	2400      	movs	r4, #0
 80022b0:	80f4      	strh	r4, [r6, #6]

    memset( &prediction->probabilities, 0, sizeof(floating_t)*NUM_STATES );
    memset( &prediction->probabilities, 0, sizeof(floating_t)*NUM_STATES );
 80022b2:	2220      	movs	r2, #32
 80022b4:	4621      	mov	r1, r4
 80022b6:	f505 707e 	add.w	r0, r5, #1016	; 0x3f8
 80022ba:	f004 fd69 	bl	8006d90 <memset>

    prediction->nu_regions    = 0;
 80022be:	2200      	movs	r2, #0
 80022c0:	2300      	movs	r3, #0
 80022c2:	e9c5 23e4 	strd	r2, r3, [r5, #912]	; 0x390
    prediction->total_density = 0;
 80022c6:	f8c5 4388 	str.w	r4, [r5, #904]	; 0x388
    prediction->num_regions   = 0;
 80022ca:	f885 4378 	strb.w	r4, [r5, #888]	; 0x378

    for( index_t i = 0; i < MAX_REGIONS; i++ )
 80022ce:	e011      	b.n	80022f4 <RhoUtility_ResetForDetect+0x68>
    {
        memset( &prediction->regions[i], 0, sizeof(region_t) );
 80022d0:	0160      	lsls	r0, r4, #5
 80022d2:	f500 703c 	add.w	r0, r0, #752	; 0x2f0
 80022d6:	2220      	movs	r2, #32
 80022d8:	2100      	movs	r1, #0
 80022da:	4428      	add	r0, r5
 80022dc:	f004 fd58 	bl	8006d90 <memset>
        prediction->regions_order[i] = (order_t){ false, i };
 80022e0:	f504 73dc 	add.w	r3, r4, #440	; 0x1b8
 80022e4:	2200      	movs	r2, #0
 80022e6:	f805 2013 	strb.w	r2, [r5, r3, lsl #1]
 80022ea:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80022ee:	705c      	strb	r4, [r3, #1]
    for( index_t i = 0; i < MAX_REGIONS; i++ )
 80022f0:	3401      	adds	r4, #1
 80022f2:	b224      	sxth	r4, r4
 80022f4:	2c03      	cmp	r4, #3
 80022f6:	ddeb      	ble.n	80022d0 <RhoUtility_ResetForDetect+0x44>
    }
    for( index_t i = 0; i < MAX_TRACKING_FILTERS; i++ )
 80022f8:	2300      	movs	r3, #0
 80022fa:	e004      	b.n	8002306 <RhoUtility_ResetForDetect+0x7a>
        prediction->tracking_filters_order[i] = i;
 80022fc:	18ea      	adds	r2, r5, r3
 80022fe:	f882 32e8 	strb.w	r3, [r2, #744]	; 0x2e8
    for( index_t i = 0; i < MAX_TRACKING_FILTERS; i++ )
 8002302:	3301      	adds	r3, #1
 8002304:	b21b      	sxth	r3, r3
 8002306:	2b03      	cmp	r3, #3
 8002308:	ddf8      	ble.n	80022fc <RhoUtility_ResetForDetect+0x70>
}
 800230a:	bd70      	pop	{r4, r5, r6, pc}
 800230c:	0000      	movs	r0, r0
	...

08002310 <RhoUtility_PredictPeakFilter>:

    LOG_RHO(RHO_DEBUG_DETECT, "%s> Centroid: %d | Moment: %d | Density: %d\n", prediction->name, (int)density_map->centroid, _->raw_density_moment, _->total_density);
}

void RhoUtility_PredictPeakFilter( rho_detection_variables * _, density_map_t * density_map, prediction_t * prediction )
{
 8002310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002312:	4604      	mov	r4, r0
 8002314:	460d      	mov	r5, r1
    _->filter_peak      = (index_t)Kalman.Tick( &density_map->kalmans[_->cycle], prediction->previous_peak[_->cycle] );
 8002316:	f9b0 6008 	ldrsh.w	r6, [r0, #8]
 800231a:	f506 73de 	add.w	r3, r6, #444	; 0x1bc
 800231e:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8002322:	8850      	ldrh	r0, [r2, #2]
 8002324:	f7fe f916 	bl	8000554 <__aeabi_ui2d>
 8002328:	27b8      	movs	r7, #184	; 0xb8
 800232a:	fb07 f606 	mul.w	r6, r7, r6
 800232e:	3628      	adds	r6, #40	; 0x28
 8002330:	ec41 0b10 	vmov	d0, r0, r1
 8002334:	19a8      	adds	r0, r5, r6
 8002336:	f002 f9bd 	bl	80046b4 <TickKalman>
 800233a:	ec51 0b10 	vmov	r0, r1, d0
 800233e:	f7fe fc33 	bl	8000ba8 <__aeabi_d2iz>
 8002342:	b280      	uxth	r0, r0
 8002344:	8320      	strh	r0, [r4, #24]
    _->filter_peak_2    = _->filter_peak << 1;
 8002346:	0040      	lsls	r0, r0, #1
 8002348:	8360      	strh	r0, [r4, #26]
    _->filter_variance  = BOUND((index_t)(RHO_VARIANCE( density_map->kalmans[_->cycle].P[0][0]) ), MIN_VARIANCE, MAX_VARIANCE);
 800234a:	f9b4 6008 	ldrsh.w	r6, [r4, #8]
 800234e:	fb07 5706 	mla	r7, r7, r6, r5
 8002352:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002356:	a115      	add	r1, pc, #84	; (adr r1, 80023ac <RhoUtility_PredictPeakFilter+0x9c>)
 8002358:	e9d1 0100 	ldrd	r0, r1, [r1]
 800235c:	f7fd ffbc 	bl	80002d8 <__aeabi_dsub>
 8002360:	2200      	movs	r2, #0
 8002362:	4b0f      	ldr	r3, [pc, #60]	; (80023a0 <RhoUtility_PredictPeakFilter+0x90>)
 8002364:	f7fe f970 	bl	8000648 <__aeabi_dmul>
 8002368:	2200      	movs	r2, #0
 800236a:	4b0e      	ldr	r3, [pc, #56]	; (80023a4 <RhoUtility_PredictPeakFilter+0x94>)
 800236c:	f7fd ffb6 	bl	80002dc <__adddf3>
 8002370:	2200      	movs	r2, #0
 8002372:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <RhoUtility_PredictPeakFilter+0x98>)
 8002374:	f7fe f968 	bl	8000648 <__aeabi_dmul>
 8002378:	f7fe fc16 	bl	8000ba8 <__aeabi_d2iz>
 800237c:	b200      	sxth	r0, r0
 800237e:	2800      	cmp	r0, #0
 8002380:	dd0b      	ble.n	800239a <RhoUtility_PredictPeakFilter+0x8a>
 8002382:	2864      	cmp	r0, #100	; 0x64
 8002384:	bfa8      	it	ge
 8002386:	2064      	movge	r0, #100	; 0x64
 8002388:	84a0      	strh	r0, [r4, #36]	; 0x24
    density_map->kalmans[_->cycle].variance = _->filter_variance;
 800238a:	21b8      	movs	r1, #184	; 0xb8
 800238c:	fb01 5506 	mla	r5, r1, r6, r5
 8002390:	f7fe f8f0 	bl	8000574 <__aeabi_i2d>
 8002394:	e9c5 0120 	strd	r0, r1, [r5, #128]	; 0x80
}
 8002398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    _->filter_variance  = BOUND((index_t)(RHO_VARIANCE( density_map->kalmans[_->cycle].P[0][0]) ), MIN_VARIANCE, MAX_VARIANCE);
 800239a:	2001      	movs	r0, #1
 800239c:	e7f4      	b.n	8002388 <RhoUtility_PredictPeakFilter+0x78>
 800239e:	bf00      	nop
 80023a0:	40240000 	.word	0x40240000
 80023a4:	3ff00000 	.word	0x3ff00000
 80023a8:	40340000 	.word	0x40340000
 80023ac:	47ae147b 	.word	0x47ae147b
 80023b0:	3f947ae1 	.word	0x3f947ae1

080023b4 <RhoUtility_CalculateChaos>:
    }
#endif
}

void RhoUtility_CalculateChaos( rho_detection_variables * _, prediction_t * prediction )
{
 80023b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80023b8:	b083      	sub	sp, #12
 80023ba:	4605      	mov	r5, r0
 80023bc:	460e      	mov	r6, r1
    _->chaos = MAX( ZDIV( (floating_t)prediction->previous_density[_->cycle], (floating_t)_->filtered_density ), MIN_CHAOS);
 80023be:	6b07      	ldr	r7, [r0, #48]	; 0x30
 80023c0:	b947      	cbnz	r7, 80023d4 <RhoUtility_CalculateChaos+0x20>
 80023c2:	f9b0 3008 	ldrsh.w	r3, [r0, #8]
 80023c6:	33e0      	adds	r3, #224	; 0xe0
 80023c8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80023cc:	3b00      	subs	r3, #0
 80023ce:	bf18      	it	ne
 80023d0:	2301      	movne	r3, #1
 80023d2:	e01b      	b.n	800240c <RhoUtility_CalculateChaos+0x58>
 80023d4:	f9b0 3008 	ldrsh.w	r3, [r0, #8]
 80023d8:	33e0      	adds	r3, #224	; 0xe0
 80023da:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 80023de:	f7fe f8b9 	bl	8000554 <__aeabi_ui2d>
 80023e2:	4680      	mov	r8, r0
 80023e4:	4689      	mov	r9, r1
 80023e6:	4638      	mov	r0, r7
 80023e8:	f7fe f8b4 	bl	8000554 <__aeabi_ui2d>
 80023ec:	4602      	mov	r2, r0
 80023ee:	460b      	mov	r3, r1
 80023f0:	4640      	mov	r0, r8
 80023f2:	4649      	mov	r1, r9
 80023f4:	f7fe fa52 	bl	800089c <__aeabi_ddiv>
 80023f8:	f04f 0401 	mov.w	r4, #1
 80023fc:	2200      	movs	r2, #0
 80023fe:	4b21      	ldr	r3, [pc, #132]	; (8002484 <RhoUtility_CalculateChaos+0xd0>)
 8002400:	f7fe fbb2 	bl	8000b68 <__aeabi_dcmpgt>
 8002404:	b908      	cbnz	r0, 800240a <RhoUtility_CalculateChaos+0x56>
 8002406:	f04f 0400 	mov.w	r4, #0
 800240a:	b2e3      	uxtb	r3, r4
 800240c:	b1e3      	cbz	r3, 8002448 <RhoUtility_CalculateChaos+0x94>
 800240e:	b947      	cbnz	r7, 8002422 <RhoUtility_CalculateChaos+0x6e>
 8002410:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 8002414:	33e0      	adds	r3, #224	; 0xe0
 8002416:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800241a:	b9db      	cbnz	r3, 8002454 <RhoUtility_CalculateChaos+0xa0>
 800241c:	2000      	movs	r0, #0
 800241e:	2100      	movs	r1, #0
 8002420:	e014      	b.n	800244c <RhoUtility_CalculateChaos+0x98>
 8002422:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 8002426:	33e0      	adds	r3, #224	; 0xe0
 8002428:	f856 0023 	ldr.w	r0, [r6, r3, lsl #2]
 800242c:	f7fe f892 	bl	8000554 <__aeabi_ui2d>
 8002430:	4680      	mov	r8, r0
 8002432:	4689      	mov	r9, r1
 8002434:	4638      	mov	r0, r7
 8002436:	f7fe f88d 	bl	8000554 <__aeabi_ui2d>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4640      	mov	r0, r8
 8002440:	4649      	mov	r1, r9
 8002442:	f7fe fa2b 	bl	800089c <__aeabi_ddiv>
 8002446:	e001      	b.n	800244c <RhoUtility_CalculateChaos+0x98>
 8002448:	2000      	movs	r0, #0
 800244a:	490e      	ldr	r1, [pc, #56]	; (8002484 <RhoUtility_CalculateChaos+0xd0>)
 800244c:	e9c5 0116 	strd	r0, r1, [r5, #88]	; 0x58
    LOG_RHO(RHO_DEBUG_DETECT_2, "%s:%d> Chaos:%.4f\n", prediction->name, _->cycle, _->chaos);
 8002450:	2402      	movs	r4, #2
 8002452:	e007      	b.n	8002464 <RhoUtility_CalculateChaos+0xb0>
    _->chaos = MAX( ZDIV( (floating_t)prediction->previous_density[_->cycle], (floating_t)_->filtered_density ), MIN_CHAOS);
 8002454:	2000      	movs	r0, #0
 8002456:	490c      	ldr	r1, [pc, #48]	; (8002488 <RhoUtility_CalculateChaos+0xd4>)
 8002458:	e7f8      	b.n	800244c <RhoUtility_CalculateChaos+0x98>
    LOG_RHO(RHO_DEBUG_DETECT_2, "%s:%d> Chaos:%.4f\n", prediction->name, _->cycle, _->chaos);
 800245a:	2009      	movs	r0, #9
 800245c:	f005 f9b4 	bl	80077c8 <putchar>
 8002460:	3401      	adds	r4, #1
 8002462:	b2e4      	uxtb	r4, r4
 8002464:	2c03      	cmp	r4, #3
 8002466:	d9f8      	bls.n	800245a <RhoUtility_CalculateChaos+0xa6>
 8002468:	e9d5 2316 	ldrd	r2, r3, [r5, #88]	; 0x58
 800246c:	e9cd 2300 	strd	r2, r3, [sp]
 8002470:	f9b5 2008 	ldrsh.w	r2, [r5, #8]
 8002474:	6831      	ldr	r1, [r6, #0]
 8002476:	4805      	ldr	r0, [pc, #20]	; (800248c <RhoUtility_CalculateChaos+0xd8>)
 8002478:	f3af 8000 	nop.w
}
 800247c:	b003      	add	sp, #12
 800247e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002482:	bf00      	nop
 8002484:	3ff00000 	.word	0x3ff00000
 8002488:	40900000 	.word	0x40900000
 800248c:	0800ab0c 	.word	0x0800ab0c

08002490 <RhoUtility_SortRegions>:
        }
    }
}

void RhoUtility_SortRegions( rho_detection_variables * _, prediction_t * prediction )
{
 8002490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002494:	ed2d 8b02 	vpush	{d8}
 8002498:	b08b      	sub	sp, #44	; 0x2c
 800249a:	4607      	mov	r7, r0
 800249c:	460d      	mov	r5, r1
    index_t i, io, j, jo, best_index;
    floating_t best_score;
    region_t *curr, *check;
    
    /* Cycle through found regions */
    for( i = 0; i < _->total_regions; i++)
 800249e:	2400      	movs	r4, #0
 80024a0:	e05b      	b.n	800255a <RhoUtility_SortRegions+0xca>

        best_score = curr->score;
        best_index = i;
        
        /* Cycle through other regions */
        for( j = i+1; j < _->total_regions; j++ )
 80024a2:	3601      	adds	r6, #1
 80024a4:	b236      	sxth	r6, r6
 80024a6:	45b0      	cmp	r8, r6
 80024a8:	dd1d      	ble.n	80024e6 <RhoUtility_SortRegions+0x56>
        {
            if( !prediction->regions_order[j].valid ) continue;
 80024aa:	f506 73dc 	add.w	r3, r6, #440	; 0x1b8
 80024ae:	f815 3013 	ldrb.w	r3, [r5, r3, lsl #1]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d0f5      	beq.n	80024a2 <RhoUtility_SortRegions+0x12>
            jo = prediction->regions_order[j].index;
 80024b6:	f506 73dc 	add.w	r3, r6, #440	; 0x1b8
 80024ba:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80024be:	785b      	ldrb	r3, [r3, #1]
            check = &prediction->regions[jo];
            if( check->sort ) continue;
 80024c0:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 80024c4:	f9b2 22f8 	ldrsh.w	r2, [r2, #760]	; 0x2f8
 80024c8:	2a00      	cmp	r2, #0
 80024ca:	d1ea      	bne.n	80024a2 <RhoUtility_SortRegions+0x12>

            /* If unscored and less than min, set as new min */
            if( check->score < best_score )
 80024cc:	3318      	adds	r3, #24
 80024ce:	eb05 1143 	add.w	r1, r5, r3, lsl #5
 80024d2:	ec53 2b18 	vmov	r2, r3, d8
 80024d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024da:	f7fe fb27 	bl	8000b2c <__aeabi_dcmplt>
 80024de:	2800      	cmp	r0, #0
 80024e0:	d0df      	beq.n	80024a2 <RhoUtility_SortRegions+0x12>
            {
                best_score = curr->score;
                best_index = j;
 80024e2:	46b1      	mov	r9, r6
 80024e4:	e7dd      	b.n	80024a2 <RhoUtility_SortRegions+0x12>
            }
        }
        if( best_index == i ) continue;
 80024e6:	454c      	cmp	r4, r9
 80024e8:	d035      	beq.n	8002556 <RhoUtility_SortRegions+0xc6>

        prediction->regions_order[i].index = best_index;
 80024ea:	f50a 73dc 	add.w	r3, sl, #440	; 0x1b8
 80024ee:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80024f2:	f883 9001 	strb.w	r9, [r3, #1]
        prediction->regions_order[best_index].valid = true;
 80024f6:	f509 79dc 	add.w	r9, r9, #440	; 0x1b8
 80024fa:	2301      	movs	r3, #1
 80024fc:	f805 3019 	strb.w	r3, [r5, r9, lsl #1]
        prediction->regions_order[best_index].index = i;
 8002500:	eb05 0949 	add.w	r9, r5, r9, lsl #1
 8002504:	f889 4001 	strb.w	r4, [r9, #1]
        prediction->regions[i].sort = true;
 8002508:	eb05 124a 	add.w	r2, r5, sl, lsl #5
 800250c:	f8a2 32f8 	strh.w	r3, [r2, #760]	; 0x2f8

        curr = &prediction->regions[i];
        LOG_RHO(RHO_DEBUG_DETECT, "%s> R%d:{ M%3d, D%3d, X%3d, W%3d } = S%.4f\n",
 8002510:	2602      	movs	r6, #2
 8002512:	e004      	b.n	800251e <RhoUtility_SortRegions+0x8e>
 8002514:	2009      	movs	r0, #9
 8002516:	f005 f957 	bl	80077c8 <putchar>
 800251a:	3601      	adds	r6, #1
 800251c:	b2f6      	uxtb	r6, r6
 800251e:	2e03      	cmp	r6, #3
 8002520:	d9f8      	bls.n	8002514 <RhoUtility_SortRegions+0x84>
 8002522:	eb05 124a 	add.w	r2, r5, sl, lsl #5
 8002526:	f8b2 32f0 	ldrh.w	r3, [r2, #752]	; 0x2f0
 800252a:	f8b2 12f2 	ldrh.w	r1, [r2, #754]	; 0x2f2
 800252e:	f9b2 02f4 	ldrsh.w	r0, [r2, #756]	; 0x2f4
 8002532:	f9b2 62f6 	ldrsh.w	r6, [r2, #758]	; 0x2f6
 8002536:	f10a 0218 	add.w	r2, sl, #24
 800253a:	eb05 1242 	add.w	r2, r5, r2, lsl #5
 800253e:	e9d2 8900 	ldrd	r8, r9, [r2]
 8002542:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8002546:	9602      	str	r6, [sp, #8]
 8002548:	9001      	str	r0, [sp, #4]
 800254a:	9100      	str	r1, [sp, #0]
 800254c:	4652      	mov	r2, sl
 800254e:	6829      	ldr	r1, [r5, #0]
 8002550:	4849      	ldr	r0, [pc, #292]	; (8002678 <RhoUtility_SortRegions+0x1e8>)
 8002552:	f3af 8000 	nop.w
    for( i = 0; i < _->total_regions; i++)
 8002556:	3401      	adds	r4, #1
 8002558:	b224      	sxth	r4, r4
 800255a:	f9b7 8010 	ldrsh.w	r8, [r7, #16]
 800255e:	45a0      	cmp	r8, r4
 8002560:	dd24      	ble.n	80025ac <RhoUtility_SortRegions+0x11c>
        if( !prediction->regions_order[i].valid ) continue;
 8002562:	46a2      	mov	sl, r4
 8002564:	f504 73dc 	add.w	r3, r4, #440	; 0x1b8
 8002568:	f815 3013 	ldrb.w	r3, [r5, r3, lsl #1]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d0f2      	beq.n	8002556 <RhoUtility_SortRegions+0xc6>
        io = prediction->regions_order[i].index;
 8002570:	f504 73dc 	add.w	r3, r4, #440	; 0x1b8
 8002574:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8002578:	785b      	ldrb	r3, [r3, #1]
        if( curr->sort ) continue;
 800257a:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 800257e:	f9b2 22f8 	ldrsh.w	r2, [r2, #760]	; 0x2f8
 8002582:	2a00      	cmp	r2, #0
 8002584:	d1e7      	bne.n	8002556 <RhoUtility_SortRegions+0xc6>
        best_score = curr->score;
 8002586:	3318      	adds	r3, #24
 8002588:	eb05 1343 	add.w	r3, r5, r3, lsl #5
 800258c:	ed93 8b00 	vldr	d8, [r3]
        for( j = i+1; j < _->total_regions; j++ )
 8002590:	1c66      	adds	r6, r4, #1
 8002592:	b236      	sxth	r6, r6
        best_index = i;
 8002594:	46a1      	mov	r9, r4
        for( j = i+1; j < _->total_regions; j++ )
 8002596:	e786      	b.n	80024a6 <RhoUtility_SortRegions+0x16>
        if( curr->score > 100. )
            printf("");
    }
    for(; i < MAX_REGIONS; i++ )
    {
        prediction->regions_order[i] = (order_t){ false, i };
 8002598:	f504 73dc 	add.w	r3, r4, #440	; 0x1b8
 800259c:	2200      	movs	r2, #0
 800259e:	f805 2013 	strb.w	r2, [r5, r3, lsl #1]
 80025a2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80025a6:	705c      	strb	r4, [r3, #1]
    for(; i < MAX_REGIONS; i++ )
 80025a8:	3401      	adds	r4, #1
 80025aa:	b224      	sxth	r4, r4
 80025ac:	2c03      	cmp	r4, #3
 80025ae:	ddf3      	ble.n	8002598 <RhoUtility_SortRegions+0x108>
    }

    int c2[MAX_REGIONS] = {-1, -1, -1, -1};
 80025b0:	4b32      	ldr	r3, [pc, #200]	; (800267c <RhoUtility_SortRegions+0x1ec>)
 80025b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025b4:	ac0a      	add	r4, sp, #40	; 0x28
 80025b6:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
    for( i = 0; i < _->total_regions; i++)
 80025ba:	2600      	movs	r6, #0
 80025bc:	e04c      	b.n	8002658 <RhoUtility_SortRegions+0x1c8>
    {
        order_t* o = &prediction->regions_order[i];
        LOG_RHO(RHO_DEBUG_DETECT_2, "%s> I%d%c L:%d S:%.4f\n", prediction->name, o->index, o->valid?'Y':'N', prediction->regions[o->index].location, prediction->regions[o->index].score);
 80025be:	2009      	movs	r0, #9
 80025c0:	f005 f902 	bl	80077c8 <putchar>
 80025c4:	3401      	adds	r4, #1
 80025c6:	b2e4      	uxtb	r4, r4
 80025c8:	2c03      	cmp	r4, #3
 80025ca:	d9f8      	bls.n	80025be <RhoUtility_SortRegions+0x12e>
 80025cc:	6829      	ldr	r1, [r5, #0]
 80025ce:	f508 73dc 	add.w	r3, r8, #440	; 0x1b8
 80025d2:	eb05 0243 	add.w	r2, r5, r3, lsl #1
 80025d6:	7852      	ldrb	r2, [r2, #1]
 80025d8:	f815 3013 	ldrb.w	r3, [r5, r3, lsl #1]
 80025dc:	b343      	cbz	r3, 8002630 <RhoUtility_SortRegions+0x1a0>
 80025de:	2359      	movs	r3, #89	; 0x59
 80025e0:	eb05 1042 	add.w	r0, r5, r2, lsl #5
 80025e4:	f9b0 42f4 	ldrsh.w	r4, [r0, #756]	; 0x2f4
 80025e8:	f102 0018 	add.w	r0, r2, #24
 80025ec:	eb05 1040 	add.w	r0, r5, r0, lsl #5
 80025f0:	e9d0 ab00 	ldrd	sl, fp, [r0]
 80025f4:	e9cd ab02 	strd	sl, fp, [sp, #8]
 80025f8:	9400      	str	r4, [sp, #0]
 80025fa:	4821      	ldr	r0, [pc, #132]	; (8002680 <RhoUtility_SortRegions+0x1f0>)
 80025fc:	f3af 8000 	nop.w

        c2[i] = o->index;
 8002600:	f508 73dc 	add.w	r3, r8, #440	; 0x1b8
 8002604:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8002608:	f893 9001 	ldrb.w	r9, [r3, #1]
 800260c:	ab0a      	add	r3, sp, #40	; 0x28
 800260e:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8002612:	f843 9c10 	str.w	r9, [r3, #-16]
        bool already_has = false;
        for(int j = i - 1; j >= 0; j--)
 8002616:	f108 34ff 	add.w	r4, r8, #4294967295
 800261a:	2c00      	cmp	r4, #0
 800261c:	db1a      	blt.n	8002654 <RhoUtility_SortRegions+0x1c4>
        {
            if(c2[j] == c2[i])
 800261e:	ab0a      	add	r3, sp, #40	; 0x28
 8002620:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8002624:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8002628:	4599      	cmp	r9, r3
 800262a:	d01c      	beq.n	8002666 <RhoUtility_SortRegions+0x1d6>
        for(int j = i - 1; j >= 0; j--)
 800262c:	3c01      	subs	r4, #1
 800262e:	e7f4      	b.n	800261a <RhoUtility_SortRegions+0x18a>
        LOG_RHO(RHO_DEBUG_DETECT_2, "%s> I%d%c L:%d S:%.4f\n", prediction->name, o->index, o->valid?'Y':'N', prediction->regions[o->index].location, prediction->regions[o->index].score);
 8002630:	234e      	movs	r3, #78	; 0x4e
 8002632:	e7d5      	b.n	80025e0 <RhoUtility_SortRegions+0x150>
            {
                already_has = true;
                LOG_RHO(RHO_DEBUG_DETECT_2, "Already has %d at %d and %d\n", c2[i], i, j);
 8002634:	2009      	movs	r0, #9
 8002636:	f005 f8c7 	bl	80077c8 <putchar>
 800263a:	f10a 0a01 	add.w	sl, sl, #1
 800263e:	fa5f fa8a 	uxtb.w	sl, sl
 8002642:	f1ba 0f03 	cmp.w	sl, #3
 8002646:	d9f5      	bls.n	8002634 <RhoUtility_SortRegions+0x1a4>
 8002648:	4623      	mov	r3, r4
 800264a:	4642      	mov	r2, r8
 800264c:	4649      	mov	r1, r9
 800264e:	480d      	ldr	r0, [pc, #52]	; (8002684 <RhoUtility_SortRegions+0x1f4>)
 8002650:	f3af 8000 	nop.w
    for( i = 0; i < _->total_regions; i++)
 8002654:	3601      	adds	r6, #1
 8002656:	b236      	sxth	r6, r6
 8002658:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800265c:	42b3      	cmp	r3, r6
 800265e:	dd05      	ble.n	800266c <RhoUtility_SortRegions+0x1dc>
        order_t* o = &prediction->regions_order[i];
 8002660:	46b0      	mov	r8, r6
        LOG_RHO(RHO_DEBUG_DETECT_2, "%s> I%d%c L:%d S:%.4f\n", prediction->name, o->index, o->valid?'Y':'N', prediction->regions[o->index].location, prediction->regions[o->index].score);
 8002662:	2402      	movs	r4, #2
 8002664:	e7b0      	b.n	80025c8 <RhoUtility_SortRegions+0x138>
                LOG_RHO(RHO_DEBUG_DETECT_2, "Already has %d at %d and %d\n", c2[i], i, j);
 8002666:	f04f 0a02 	mov.w	sl, #2
 800266a:	e7ea      	b.n	8002642 <RhoUtility_SortRegions+0x1b2>
                break;
            }
        }
    }
}
 800266c:	b00b      	add	sp, #44	; 0x2c
 800266e:	ecbd 8b02 	vpop	{d8}
 8002672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002676:	bf00      	nop
 8002678:	0800ab28 	.word	0x0800ab28
 800267c:	0800a940 	.word	0x0800a940
 8002680:	0800ab5c 	.word	0x0800ab5c
 8002684:	0800ab7c 	.word	0x0800ab7c

08002688 <RhoUtility_CalculatedFrameStatistics>:

void RhoUtility_CalculatedFrameStatistics( rho_detection_variables * _, prediction_t * prediction )
{
 8002688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800268c:	4604      	mov	r4, r0
 800268e:	460d      	mov	r5, r1
    /* Update frame statistics */
    _->assumed_regions = (floating_t)_->total_regions;
 8002690:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8002694:	f7fd ff6e 	bl	8000574 <__aeabi_i2d>
 8002698:	4602      	mov	r2, r0
 800269a:	460b      	mov	r3, r1
 800269c:	e9c4 231c 	strd	r2, r3, [r4, #112]	; 0x70
    if( _->assumed_regions == 0. ) _->assumed_regions = 1.;
 80026a0:	2200      	movs	r2, #0
 80026a2:	2300      	movs	r3, #0
 80026a4:	f7fe fa38 	bl	8000b18 <__aeabi_dcmpeq>
 80026a8:	b118      	cbz	r0, 80026b2 <RhoUtility_CalculatedFrameStatistics+0x2a>
 80026aa:	2200      	movs	r2, #0
 80026ac:	4b5a      	ldr	r3, [pc, #360]	; (8002818 <RhoUtility_CalculatedFrameStatistics+0x190>)
 80026ae:	e9c4 231c 	strd	r2, r3, [r4, #112]	; 0x70

    prediction->nu_regions = BOUNDU( ZDIV( (floating_t)_->total_density * (floating_t)_->assumed_regions, _->target_density ), MAX_NU_REGIONS );
 80026b2:	e9d4 671a 	ldrd	r6, r7, [r4, #104]	; 0x68
 80026b6:	2200      	movs	r2, #0
 80026b8:	2300      	movs	r3, #0
 80026ba:	4630      	mov	r0, r6
 80026bc:	4639      	mov	r1, r7
 80026be:	f7fe fa2b 	bl	8000b18 <__aeabi_dcmpeq>
 80026c2:	b350      	cbz	r0, 800271a <RhoUtility_CalculatedFrameStatistics+0x92>
 80026c4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80026c6:	f7fd ff45 	bl	8000554 <__aeabi_ui2d>
 80026ca:	e9d4 231c 	ldrd	r2, r3, [r4, #112]	; 0x70
 80026ce:	f7fd ffbb 	bl	8000648 <__aeabi_dmul>
 80026d2:	f04f 0801 	mov.w	r8, #1
 80026d6:	2200      	movs	r2, #0
 80026d8:	2300      	movs	r3, #0
 80026da:	f7fe fa1d 	bl	8000b18 <__aeabi_dcmpeq>
 80026de:	b108      	cbz	r0, 80026e4 <RhoUtility_CalculatedFrameStatistics+0x5c>
 80026e0:	f04f 0800 	mov.w	r8, #0
 80026e4:	fa5f f388 	uxtb.w	r3, r8
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d13b      	bne.n	8002764 <RhoUtility_CalculatedFrameStatistics+0xdc>
 80026ec:	2200      	movs	r2, #0
 80026ee:	2300      	movs	r3, #0
 80026f0:	4630      	mov	r0, r6
 80026f2:	4639      	mov	r1, r7
 80026f4:	f7fe fa10 	bl	8000b18 <__aeabi_dcmpeq>
 80026f8:	b330      	cbz	r0, 8002748 <RhoUtility_CalculatedFrameStatistics+0xc0>
 80026fa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80026fc:	f7fd ff2a 	bl	8000554 <__aeabi_ui2d>
 8002700:	e9d4 231c 	ldrd	r2, r3, [r4, #112]	; 0x70
 8002704:	f7fd ffa0 	bl	8000648 <__aeabi_dmul>
 8002708:	2200      	movs	r2, #0
 800270a:	2300      	movs	r3, #0
 800270c:	f7fe fa04 	bl	8000b18 <__aeabi_dcmpeq>
 8002710:	2800      	cmp	r0, #0
 8002712:	d040      	beq.n	8002796 <RhoUtility_CalculatedFrameStatistics+0x10e>
 8002714:	2600      	movs	r6, #0
 8002716:	2700      	movs	r7, #0
 8002718:	e026      	b.n	8002768 <RhoUtility_CalculatedFrameStatistics+0xe0>
 800271a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800271c:	f7fd ff1a 	bl	8000554 <__aeabi_ui2d>
 8002720:	e9d4 231c 	ldrd	r2, r3, [r4, #112]	; 0x70
 8002724:	f7fd ff90 	bl	8000648 <__aeabi_dmul>
 8002728:	4632      	mov	r2, r6
 800272a:	463b      	mov	r3, r7
 800272c:	f7fe f8b6 	bl	800089c <__aeabi_ddiv>
 8002730:	f04f 0801 	mov.w	r8, #1
 8002734:	2200      	movs	r2, #0
 8002736:	4b39      	ldr	r3, [pc, #228]	; (800281c <RhoUtility_CalculatedFrameStatistics+0x194>)
 8002738:	f7fe fa16 	bl	8000b68 <__aeabi_dcmpgt>
 800273c:	b908      	cbnz	r0, 8002742 <RhoUtility_CalculatedFrameStatistics+0xba>
 800273e:	f04f 0800 	mov.w	r8, #0
 8002742:	fa5f f388 	uxtb.w	r3, r8
 8002746:	e7cf      	b.n	80026e8 <RhoUtility_CalculatedFrameStatistics+0x60>
 8002748:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800274a:	f7fd ff03 	bl	8000554 <__aeabi_ui2d>
 800274e:	e9d4 231c 	ldrd	r2, r3, [r4, #112]	; 0x70
 8002752:	f7fd ff79 	bl	8000648 <__aeabi_dmul>
 8002756:	4632      	mov	r2, r6
 8002758:	463b      	mov	r3, r7
 800275a:	f7fe f89f 	bl	800089c <__aeabi_ddiv>
 800275e:	4606      	mov	r6, r0
 8002760:	460f      	mov	r7, r1
 8002762:	e001      	b.n	8002768 <RhoUtility_CalculatedFrameStatistics+0xe0>
 8002764:	2600      	movs	r6, #0
 8002766:	4f2d      	ldr	r7, [pc, #180]	; (800281c <RhoUtility_CalculatedFrameStatistics+0x194>)
 8002768:	e9c5 67e4 	strd	r6, r7, [r5, #912]	; 0x390
    prediction->num_regions = _->total_regions;
 800276c:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
 8002770:	f885 3378 	strb.w	r3, [r5, #888]	; 0x378
    prediction->total_density = _->total_density;
 8002774:	f8d4 802c 	ldr.w	r8, [r4, #44]	; 0x2c
 8002778:	f8c5 8388 	str.w	r8, [r5, #904]	; 0x388
    prediction->average_density = ZDIV( (floating_t)prediction->total_density, prediction->nu_regions );
 800277c:	2200      	movs	r2, #0
 800277e:	2300      	movs	r3, #0
 8002780:	4630      	mov	r0, r6
 8002782:	4639      	mov	r1, r7
 8002784:	f7fe f9c8 	bl	8000b18 <__aeabi_dcmpeq>
 8002788:	b140      	cbz	r0, 800279c <RhoUtility_CalculatedFrameStatistics+0x114>
 800278a:	f1b8 0f00 	cmp.w	r8, #0
 800278e:	d110      	bne.n	80027b2 <RhoUtility_CalculatedFrameStatistics+0x12a>
 8002790:	2000      	movs	r0, #0
 8002792:	2100      	movs	r1, #0
 8002794:	e009      	b.n	80027aa <RhoUtility_CalculatedFrameStatistics+0x122>
    prediction->nu_regions = BOUNDU( ZDIV( (floating_t)_->total_density * (floating_t)_->assumed_regions, _->target_density ), MAX_NU_REGIONS );
 8002796:	2600      	movs	r6, #0
 8002798:	4f21      	ldr	r7, [pc, #132]	; (8002820 <RhoUtility_CalculatedFrameStatistics+0x198>)
 800279a:	e7e5      	b.n	8002768 <RhoUtility_CalculatedFrameStatistics+0xe0>
    prediction->average_density = ZDIV( (floating_t)prediction->total_density, prediction->nu_regions );
 800279c:	4640      	mov	r0, r8
 800279e:	f7fd fed9 	bl	8000554 <__aeabi_ui2d>
 80027a2:	4632      	mov	r2, r6
 80027a4:	463b      	mov	r3, r7
 80027a6:	f7fe f879 	bl	800089c <__aeabi_ddiv>
 80027aa:	e9c5 01ea 	strd	r0, r1, [r5, #936]	; 0x3a8

    /* Reset sort flags */
    for( uint8_t i = 0; i < MAX_REGIONS; i++ )
 80027ae:	2300      	movs	r3, #0
 80027b0:	e009      	b.n	80027c6 <RhoUtility_CalculatedFrameStatistics+0x13e>
    prediction->average_density = ZDIV( (floating_t)prediction->total_density, prediction->nu_regions );
 80027b2:	2000      	movs	r0, #0
 80027b4:	491a      	ldr	r1, [pc, #104]	; (8002820 <RhoUtility_CalculatedFrameStatistics+0x198>)
 80027b6:	e7f8      	b.n	80027aa <RhoUtility_CalculatedFrameStatistics+0x122>
        prediction->regions[i].sort = false;
 80027b8:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 80027bc:	2100      	movs	r1, #0
 80027be:	f8a2 12f8 	strh.w	r1, [r2, #760]	; 0x2f8
    for( uint8_t i = 0; i < MAX_REGIONS; i++ )
 80027c2:	3301      	adds	r3, #1
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b03      	cmp	r3, #3
 80027c8:	d9f6      	bls.n	80027b8 <RhoUtility_CalculatedFrameStatistics+0x130>
    
    LOG_RHO(RHO_DEBUG_DETECT_2, "Total:%d | Target:%d | Frame:%d\n", _->total_density, (int)_->target_density, TOTAL_RHO_PIXELS);
 80027ca:	2602      	movs	r6, #2
 80027cc:	e004      	b.n	80027d8 <RhoUtility_CalculatedFrameStatistics+0x150>
 80027ce:	2009      	movs	r0, #9
 80027d0:	f004 fffa 	bl	80077c8 <putchar>
 80027d4:	3601      	adds	r6, #1
 80027d6:	b2f6      	uxtb	r6, r6
 80027d8:	2e03      	cmp	r6, #3
 80027da:	d9f8      	bls.n	80027ce <RhoUtility_CalculatedFrameStatistics+0x146>
 80027dc:	e9d4 011a 	ldrd	r0, r1, [r4, #104]	; 0x68
 80027e0:	f7fe f9e2 	bl	8000ba8 <__aeabi_d2iz>
 80027e4:	4602      	mov	r2, r0
 80027e6:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 80027ea:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80027ec:	480d      	ldr	r0, [pc, #52]	; (8002824 <RhoUtility_CalculatedFrameStatistics+0x19c>)
 80027ee:	f3af 8000 	nop.w
    LOG_RHO(RHO_DEBUG_DETECT_2, "Regions: %d{%.3f}\n", prediction->num_regions, prediction->nu_regions);
 80027f2:	2402      	movs	r4, #2
 80027f4:	e004      	b.n	8002800 <RhoUtility_CalculatedFrameStatistics+0x178>
 80027f6:	2009      	movs	r0, #9
 80027f8:	f004 ffe6 	bl	80077c8 <putchar>
 80027fc:	3401      	adds	r4, #1
 80027fe:	b2e4      	uxtb	r4, r4
 8002800:	2c03      	cmp	r4, #3
 8002802:	d9f8      	bls.n	80027f6 <RhoUtility_CalculatedFrameStatistics+0x16e>
 8002804:	e9d5 23e4 	ldrd	r2, r3, [r5, #912]	; 0x390
 8002808:	f895 1378 	ldrb.w	r1, [r5, #888]	; 0x378
 800280c:	4806      	ldr	r0, [pc, #24]	; (8002828 <RhoUtility_CalculatedFrameStatistics+0x1a0>)
 800280e:	f3af 8000 	nop.w
}
 8002812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002816:	bf00      	nop
 8002818:	3ff00000 	.word	0x3ff00000
 800281c:	40140000 	.word	0x40140000
 8002820:	40900000 	.word	0x40900000
 8002824:	0800aba0 	.word	0x0800aba0
 8002828:	0800abc8 	.word	0x0800abc8

0800282c <RhoUtility_SortTrackingFilters>:

    RhoUtility.Predict.SortFilters( prediction );
}

void RhoUtility_SortTrackingFilters( prediction_t * prediction )
{
 800282c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002830:	4605      	mov	r5, r0
    kalman_filter_t *curr, *check;
    floating_t best_score;
    index_t i, io, j, jo, best_index = 0;
    /* Score all filters */
    for( i = 0; i < MAX_TRACKING_FILTERS; i++ )
 8002832:	2400      	movs	r4, #0
 8002834:	e008      	b.n	8002848 <RhoUtility_SortTrackingFilters+0x1c>
        Kalman.Score( &prediction->tracking_filters[i] );
 8002836:	20b8      	movs	r0, #184	; 0xb8
 8002838:	fb00 f004 	mul.w	r0, r0, r4
 800283c:	3008      	adds	r0, #8
 800283e:	4428      	add	r0, r5
 8002840:	f001 ff56 	bl	80046f0 <ScoreKalman>
    for( i = 0; i < MAX_TRACKING_FILTERS; i++ )
 8002844:	3401      	adds	r4, #1
 8002846:	b224      	sxth	r4, r4
 8002848:	2c03      	cmp	r4, #3
 800284a:	ddf4      	ble.n	8002836 <RhoUtility_SortTrackingFilters+0xa>

    /* Swap sort - Cycle through found regions */
    for( i = 0; i < MAX_TRACKING_FILTERS; i++)
 800284c:	2600      	movs	r6, #0
 800284e:	e021      	b.n	8002894 <RhoUtility_SortTrackingFilters+0x68>
        if( curr->sorted == true) continue;

        best_score = curr->score;
        best_index = i;
        /* Cycle through other regions */
        for( j = i+1; j < MAX_TRACKING_FILTERS; j++ )
 8002850:	3401      	adds	r4, #1
 8002852:	b224      	sxth	r4, r4
 8002854:	2c03      	cmp	r4, #3
 8002856:	dc0f      	bgt.n	8002878 <RhoUtility_SortTrackingFilters+0x4c>
        {
            jo = prediction->tracking_filters_order[j];
 8002858:	192b      	adds	r3, r5, r4
 800285a:	f893 12e8 	ldrb.w	r1, [r3, #744]	; 0x2e8
            check = &prediction->tracking_filters[jo];

            /* If unscored and less than min, set as new min */
            if( check->score > best_score )
 800285e:	23b8      	movs	r3, #184	; 0xb8
 8002860:	fb03 5101 	mla	r1, r3, r1, r5
 8002864:	4642      	mov	r2, r8
 8002866:	464b      	mov	r3, r9
 8002868:	e9d1 0124 	ldrd	r0, r1, [r1, #144]	; 0x90
 800286c:	f7fe f97c 	bl	8000b68 <__aeabi_dcmpgt>
 8002870:	2800      	cmp	r0, #0
 8002872:	d0ed      	beq.n	8002850 <RhoUtility_SortTrackingFilters+0x24>
            {
                best_score = curr->score;
                best_index = j;
 8002874:	46a2      	mov	sl, r4
 8002876:	e7eb      	b.n	8002850 <RhoUtility_SortTrackingFilters+0x24>
            }
        }
        prediction->tracking_filters_order[i] = best_index;
 8002878:	19eb      	adds	r3, r5, r7
 800287a:	f883 a2e8 	strb.w	sl, [r3, #744]	; 0x2e8
        prediction->tracking_filters_order[best_index] = i;
 800287e:	44aa      	add	sl, r5
 8002880:	f88a 62e8 	strb.w	r6, [sl, #744]	; 0x2e8
        prediction->tracking_filters[i].sorted = true;
 8002884:	23b8      	movs	r3, #184	; 0xb8
 8002886:	fb07 3703 	mla	r7, r7, r3, r3
 800288a:	442f      	add	r7, r5
 800288c:	2301      	movs	r3, #1
 800288e:	707b      	strb	r3, [r7, #1]
    for( i = 0; i < MAX_TRACKING_FILTERS; i++)
 8002890:	3601      	adds	r6, #1
 8002892:	b236      	sxth	r6, r6
 8002894:	2e03      	cmp	r6, #3
 8002896:	dc13      	bgt.n	80028c0 <RhoUtility_SortTrackingFilters+0x94>
        io = prediction->tracking_filters_order[i];
 8002898:	4637      	mov	r7, r6
 800289a:	19ab      	adds	r3, r5, r6
 800289c:	f893 22e8 	ldrb.w	r2, [r3, #744]	; 0x2e8
        if( curr->sorted == true) continue;
 80028a0:	23b8      	movs	r3, #184	; 0xb8
 80028a2:	fb02 3303 	mla	r3, r2, r3, r3
 80028a6:	442b      	add	r3, r5
 80028a8:	785b      	ldrb	r3, [r3, #1]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1f0      	bne.n	8002890 <RhoUtility_SortTrackingFilters+0x64>
        best_score = curr->score;
 80028ae:	23b8      	movs	r3, #184	; 0xb8
 80028b0:	fb03 5202 	mla	r2, r3, r2, r5
 80028b4:	e9d2 8924 	ldrd	r8, r9, [r2, #144]	; 0x90
        for( j = i+1; j < MAX_TRACKING_FILTERS; j++ )
 80028b8:	1c74      	adds	r4, r6, #1
 80028ba:	b224      	sxth	r4, r4
        best_index = i;
 80028bc:	46b2      	mov	sl, r6
        for( j = i+1; j < MAX_TRACKING_FILTERS; j++ )
 80028be:	e7c9      	b.n	8002854 <RhoUtility_SortTrackingFilters+0x28>
    }

    for( i = 0; i < MAX_TRACKING_FILTERS; i++ )
 80028c0:	2200      	movs	r2, #0
 80028c2:	e007      	b.n	80028d4 <RhoUtility_SortTrackingFilters+0xa8>
        prediction->tracking_filters[i].sorted = false;
 80028c4:	23b8      	movs	r3, #184	; 0xb8
 80028c6:	fb02 3303 	mla	r3, r2, r3, r3
 80028ca:	442b      	add	r3, r5
 80028cc:	2100      	movs	r1, #0
 80028ce:	7059      	strb	r1, [r3, #1]
    for( i = 0; i < MAX_TRACKING_FILTERS; i++ )
 80028d0:	3201      	adds	r2, #1
 80028d2:	b212      	sxth	r2, r2
 80028d4:	2a03      	cmp	r2, #3
 80028d6:	ddf5      	ble.n	80028c4 <RhoUtility_SortTrackingFilters+0x98>
}
 80028d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028dc:	0000      	movs	r0, r0
	...

080028e0 <RhoUtility_CalculateValidTracks>:

index_t RhoUtility_CalculateValidTracks( prediction_t * prediction )
{
 80028e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028e4:	b082      	sub	sp, #8
 80028e6:	4605      	mov	r5, r0
    index_t valid_tracks = 0, i, io;
    for( i = 0; i < MAX_TRACKING_FILTERS; i++ )
 80028e8:	2700      	movs	r7, #0
    index_t valid_tracks = 0, i, io;
 80028ea:	46ba      	mov	sl, r7
    for( i = 0; i < MAX_TRACKING_FILTERS; i++ )
 80028ec:	e01c      	b.n	8002928 <RhoUtility_CalculateValidTracks+0x48>
        curr->valid = false;
        floating_t score = Kalman.Score( curr );
        if( Kalman.IsExpired(curr)
           || ( score < MIN_TRACKING_KALMAN_SCORE ) ) break;
        Kalman.Predict(curr, curr->velocity);
        LOG_RHO(RHO_DEBUG_PREDICT_2, "%s> K%d->score=%.4f\n", prediction->name, io, curr->score);
 80028ee:	2009      	movs	r0, #9
 80028f0:	f004 ff6a 	bl	80077c8 <putchar>
 80028f4:	3401      	adds	r4, #1
 80028f6:	b2e4      	uxtb	r4, r4
 80028f8:	2c03      	cmp	r4, #3
 80028fa:	d9f8      	bls.n	80028ee <RhoUtility_CalculateValidTracks+0xe>
 80028fc:	24b8      	movs	r4, #184	; 0xb8
 80028fe:	fb04 5306 	mla	r3, r4, r6, r5
 8002902:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8002906:	e9cd 2300 	strd	r2, r3, [sp]
 800290a:	4632      	mov	r2, r6
 800290c:	6829      	ldr	r1, [r5, #0]
 800290e:	4820      	ldr	r0, [pc, #128]	; (8002990 <RhoUtility_CalculateValidTracks+0xb0>)
 8002910:	f3af 8000 	nop.w
        curr->valid = true;
 8002914:	fb06 4604 	mla	r6, r6, r4, r4
 8002918:	442e      	add	r6, r5
 800291a:	2301      	movs	r3, #1
 800291c:	70b3      	strb	r3, [r6, #2]
        valid_tracks++;
 800291e:	449a      	add	sl, r3
 8002920:	fa0f fa8a 	sxth.w	sl, sl
    for( i = 0; i < MAX_TRACKING_FILTERS; i++ )
 8002924:	441f      	add	r7, r3
 8002926:	b23f      	sxth	r7, r7
 8002928:	2f03      	cmp	r7, #3
 800292a:	dc27      	bgt.n	800297c <RhoUtility_CalculateValidTracks+0x9c>
        io = prediction->tracking_filters_order[i];
 800292c:	19eb      	adds	r3, r5, r7
 800292e:	f893 62e8 	ldrb.w	r6, [r3, #744]	; 0x2e8
        kalman_filter_t *curr = &prediction->tracking_filters[io];
 8002932:	23b8      	movs	r3, #184	; 0xb8
 8002934:	fb03 f406 	mul.w	r4, r3, r6
 8002938:	3408      	adds	r4, #8
 800293a:	442c      	add	r4, r5
        curr->valid = false;
 800293c:	fb06 3303 	mla	r3, r6, r3, r3
 8002940:	442b      	add	r3, r5
 8002942:	2200      	movs	r2, #0
 8002944:	709a      	strb	r2, [r3, #2]
        floating_t score = Kalman.Score( curr );
 8002946:	4620      	mov	r0, r4
 8002948:	f001 fed2 	bl	80046f0 <ScoreKalman>
 800294c:	ec59 8b10 	vmov	r8, r9, d0
        if( Kalman.IsExpired(curr)
 8002950:	4620      	mov	r0, r4
 8002952:	f001 feb5 	bl	80046c0 <IsKalmanExpired>
 8002956:	b988      	cbnz	r0, 800297c <RhoUtility_CalculateValidTracks+0x9c>
           || ( score < MIN_TRACKING_KALMAN_SCORE ) ) break;
 8002958:	a30b      	add	r3, pc, #44	; (adr r3, 8002988 <RhoUtility_CalculateValidTracks+0xa8>)
 800295a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800295e:	4640      	mov	r0, r8
 8002960:	4649      	mov	r1, r9
 8002962:	f7fe f8e3 	bl	8000b2c <__aeabi_dcmplt>
 8002966:	b948      	cbnz	r0, 800297c <RhoUtility_CalculateValidTracks+0x9c>
        Kalman.Predict(curr, curr->velocity);
 8002968:	23b8      	movs	r3, #184	; 0xb8
 800296a:	fb03 5306 	mla	r3, r3, r6, r5
 800296e:	ed93 0b16 	vldr	d0, [r3, #88]	; 0x58
 8002972:	4620      	mov	r0, r4
 8002974:	f001 fd05 	bl	8004382 <PredictKalman>
        LOG_RHO(RHO_DEBUG_PREDICT_2, "%s> K%d->score=%.4f\n", prediction->name, io, curr->score);
 8002978:	2402      	movs	r4, #2
 800297a:	e7bd      	b.n	80028f8 <RhoUtility_CalculateValidTracks+0x18>
    }
    return valid_tracks;
}
 800297c:	4650      	mov	r0, sl
 800297e:	b002      	add	sp, #8
 8002980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002984:	f3af 8000 	nop.w
 8002988:	47ae147b 	.word	0x47ae147b
 800298c:	3f947ae1 	.word	0x3f947ae1
 8002990:	0800abe4 	.word	0x0800abe4
 8002994:	00000000 	.word	0x00000000

08002998 <RhoUtility_PredictTrackingFilters>:
{
 8002998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800299c:	ed2d 9b02 	vpush	{d9}
 80029a0:	b0a1      	sub	sp, #132	; 0x84
 80029a2:	4607      	mov	r7, r0
    index_t valid_tracks = RhoUtility.Predict.CalculateValidTracks( prediction );
 80029a4:	f7ff ff9c 	bl	80028e0 <RhoUtility_CalculateValidTracks>
 80029a8:	901f      	str	r0, [sp, #124]	; 0x7c
    LOG_RHO( RHO_DEBUG_PREDICT_2, "Found %d valid/active tracking filter(s)\n", valid_tracks);
 80029aa:	2402      	movs	r4, #2
 80029ac:	e004      	b.n	80029b8 <RhoUtility_PredictTrackingFilters+0x20>
 80029ae:	2009      	movs	r0, #9
 80029b0:	f004 ff0a 	bl	80077c8 <putchar>
 80029b4:	3401      	adds	r4, #1
 80029b6:	b2e4      	uxtb	r4, r4
 80029b8:	2c03      	cmp	r4, #3
 80029ba:	d9f8      	bls.n	80029ae <RhoUtility_PredictTrackingFilters+0x16>
 80029bc:	991f      	ldr	r1, [sp, #124]	; 0x7c
 80029be:	911d      	str	r1, [sp, #116]	; 0x74
 80029c0:	48c1      	ldr	r0, [pc, #772]	; (8002cc8 <RhoUtility_PredictTrackingFilters+0x330>)
 80029c2:	f3af 8000 	nop.w
    index_t m = 0, n = 0, v = 0, updated = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	931e      	str	r3, [sp, #120]	; 0x78
 80029ca:	4698      	mov	r8, r3
 80029cc:	469b      	mov	fp, r3
    floating_t aa, bb, ab, ba, curr_difference = 0., total_difference = 0., average_difference = 0.;
 80029ce:	ed9f 7bbc 	vldr	d7, [pc, #752]	; 8002cc0 <RhoUtility_PredictTrackingFilters+0x328>
 80029d2:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 80029d6:	46b9      	mov	r9, r7
 80029d8:	461f      	mov	r7, r3
    while( m < ( valid_tracks - 1 ) && n < ( prediction->num_regions - 1 ) )
 80029da:	e0e9      	b.n	8002bb0 <RhoUtility_PredictTrackingFilters+0x218>
        region_t *regionA = &prediction->regions[prediction->regions_order[v++].index];
 80029dc:	f108 0301 	add.w	r3, r8, #1
 80029e0:	b21b      	sxth	r3, r3
 80029e2:	f508 78dc 	add.w	r8, r8, #440	; 0x1b8
 80029e6:	eb09 0848 	add.w	r8, r9, r8, lsl #1
 80029ea:	f898 2001 	ldrb.w	r2, [r8, #1]
 80029ee:	9210      	str	r2, [sp, #64]	; 0x40
        for( ; v < MAX_REGIONS && !prediction->regions_order[v].valid; v++ );
 80029f0:	e001      	b.n	80029f6 <RhoUtility_PredictTrackingFilters+0x5e>
 80029f2:	3301      	adds	r3, #1
 80029f4:	b21b      	sxth	r3, r3
 80029f6:	2b03      	cmp	r3, #3
 80029f8:	dc05      	bgt.n	8002a06 <RhoUtility_PredictTrackingFilters+0x6e>
 80029fa:	f503 72dc 	add.w	r2, r3, #440	; 0x1b8
 80029fe:	f819 2012 	ldrb.w	r2, [r9, r2, lsl #1]
 8002a02:	2a00      	cmp	r2, #0
 8002a04:	d0f5      	beq.n	80029f2 <RhoUtility_PredictTrackingFilters+0x5a>
        region_t *regionB = &prediction->regions[prediction->regions_order[v++].index];
 8002a06:	f103 0801 	add.w	r8, r3, #1
 8002a0a:	fa0f f888 	sxth.w	r8, r8
 8002a0e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002a12:	eb09 0343 	add.w	r3, r9, r3, lsl #1
 8002a16:	785b      	ldrb	r3, [r3, #1]
 8002a18:	9311      	str	r3, [sp, #68]	; 0x44
        fAi = prediction->tracking_filters_order[m],
 8002a1a:	eb09 030a 	add.w	r3, r9, sl
 8002a1e:	f893 22e8 	ldrb.w	r2, [r3, #744]	; 0x2e8
 8002a22:	9219      	str	r2, [sp, #100]	; 0x64
        fBi = prediction->tracking_filters_order[m+1];
 8002a24:	f10a 0301 	add.w	r3, sl, #1
 8002a28:	444b      	add	r3, r9
 8002a2a:	f893 12e8 	ldrb.w	r1, [r3, #744]	; 0x2e8
 8002a2e:	911a      	str	r1, [sp, #104]	; 0x68
        *filterA = &prediction->tracking_filters[fAi],
 8002a30:	26b8      	movs	r6, #184	; 0xb8
 8002a32:	fb06 f302 	mul.w	r3, r6, r2
 8002a36:	f103 0208 	add.w	r2, r3, #8
 8002a3a:	444a      	add	r2, r9
 8002a3c:	921b      	str	r2, [sp, #108]	; 0x6c
        *filterB = &prediction->tracking_filters[fBi];
 8002a3e:	fb06 f601 	mul.w	r6, r6, r1
 8002a42:	f106 0208 	add.w	r2, r6, #8
 8002a46:	444a      	add	r2, r9
 8002a48:	921c      	str	r2, [sp, #112]	; 0x70
        aa = fabs(filterA->value - regionA->location );
 8002a4a:	444b      	add	r3, r9
 8002a4c:	ed93 9b12 	vldr	d9, [r3, #72]	; 0x48
 8002a50:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002a52:	eb09 1342 	add.w	r3, r9, r2, lsl #5
 8002a56:	f9b3 02f4 	ldrsh.w	r0, [r3, #756]	; 0x2f4
 8002a5a:	f7fd fd8b 	bl	8000574 <__aeabi_i2d>
 8002a5e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8002a62:	4602      	mov	r2, r0
 8002a64:	460b      	mov	r3, r1
 8002a66:	ec51 0b19 	vmov	r0, r1, d9
 8002a6a:	f7fd fc35 	bl	80002d8 <__aeabi_dsub>
 8002a6e:	900c      	str	r0, [sp, #48]	; 0x30
 8002a70:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002a74:	910d      	str	r1, [sp, #52]	; 0x34
        bb = fabs(filterB->value - regionB->location );
 8002a76:	444e      	add	r6, r9
 8002a78:	e9d6 4512 	ldrd	r4, r5, [r6, #72]	; 0x48
 8002a7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002a7e:	eb09 1343 	add.w	r3, r9, r3, lsl #5
 8002a82:	f9b3 02f4 	ldrsh.w	r0, [r3, #756]	; 0x2f4
 8002a86:	f7fd fd75 	bl	8000574 <__aeabi_i2d>
 8002a8a:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4620      	mov	r0, r4
 8002a94:	4629      	mov	r1, r5
 8002a96:	f7fd fc1f 	bl	80002d8 <__aeabi_dsub>
 8002a9a:	900e      	str	r0, [sp, #56]	; 0x38
 8002a9c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002aa0:	930f      	str	r3, [sp, #60]	; 0x3c
        ab = fabs(filterA->value - regionB->location );
 8002aa2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8002aa6:	ec51 0b19 	vmov	r0, r1, d9
 8002aaa:	f7fd fc15 	bl	80002d8 <__aeabi_dsub>
 8002aae:	9008      	str	r0, [sp, #32]
 8002ab0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002ab4:	9309      	str	r3, [sp, #36]	; 0x24
        ba = fabs(filterB->value - regionA->location );
 8002ab6:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8002aba:	4620      	mov	r0, r4
 8002abc:	4629      	mov	r1, r5
 8002abe:	f7fd fc0b 	bl	80002d8 <__aeabi_dsub>
 8002ac2:	900a      	str	r0, [sp, #40]	; 0x28
 8002ac4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002ac8:	930b      	str	r3, [sp, #44]	; 0x2c
        LOG_RHO(RHO_DEBUG_PREDICT_2, "%s(%d,%d)> aa:%.3f ab:%.3f ba:%.3f bb:%.3f\n", prediction->name, m, n, aa, ab, ba, bb);
 8002aca:	2402      	movs	r4, #2
 8002acc:	e004      	b.n	8002ad8 <RhoUtility_PredictTrackingFilters+0x140>
 8002ace:	2009      	movs	r0, #9
 8002ad0:	f004 fe7a 	bl	80077c8 <putchar>
 8002ad4:	3401      	adds	r4, #1
 8002ad6:	b2e4      	uxtb	r4, r4
 8002ad8:	2c03      	cmp	r4, #3
 8002ada:	d9f8      	bls.n	8002ace <RhoUtility_PredictTrackingFilters+0x136>
 8002adc:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 8002ae0:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002ae4:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8002ae8:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002aec:	ed9d 7b08 	vldr	d7, [sp, #32]
 8002af0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002af4:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 8002af8:	ed8d 7b00 	vstr	d7, [sp]
 8002afc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8002afe:	4652      	mov	r2, sl
 8002b00:	f8d9 1000 	ldr.w	r1, [r9]
 8002b04:	4871      	ldr	r0, [pc, #452]	; (8002ccc <RhoUtility_PredictTrackingFilters+0x334>)
 8002b06:	f3af 8000 	nop.w
        if( aa * bb < ab * ba )
 8002b0a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8002b0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002b12:	f7fd fd99 	bl	8000648 <__aeabi_dmul>
 8002b16:	4604      	mov	r4, r0
 8002b18:	460d      	mov	r5, r1
 8002b1a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002b1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002b22:	f7fd fd91 	bl	8000648 <__aeabi_dmul>
 8002b26:	4602      	mov	r2, r0
 8002b28:	460b      	mov	r3, r1
 8002b2a:	4620      	mov	r0, r4
 8002b2c:	4629      	mov	r1, r5
 8002b2e:	f7fd fffd 	bl	8000b2c <__aeabi_dcmplt>
 8002b32:	b158      	cbz	r0, 8002b4c <RhoUtility_PredictTrackingFilters+0x1b4>
            curr_difference = aa + bb;
 8002b34:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8002b38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8002b3c:	f7fd fbce 	bl	80002dc <__adddf3>
 8002b40:	4604      	mov	r4, r0
 8002b42:	460d      	mov	r5, r1
        bool swapped = false;
 8002b44:	f04f 0a00 	mov.w	sl, #0
        LOG_RHO(RHO_DEBUG_PREDICT, "∆: %.2f\n", ab + ba);
 8002b48:	2602      	movs	r6, #2
 8002b4a:	e00f      	b.n	8002b6c <RhoUtility_PredictTrackingFilters+0x1d4>
            curr_difference = ab + ba;
 8002b4c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002b50:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002b54:	f7fd fbc2 	bl	80002dc <__adddf3>
 8002b58:	4604      	mov	r4, r0
 8002b5a:	460d      	mov	r5, r1
            swapped = true;
 8002b5c:	f04f 0a01 	mov.w	sl, #1
 8002b60:	e7f2      	b.n	8002b48 <RhoUtility_PredictTrackingFilters+0x1b0>
        LOG_RHO(RHO_DEBUG_PREDICT, "∆: %.2f\n", ab + ba);
 8002b62:	2009      	movs	r0, #9
 8002b64:	f004 fe30 	bl	80077c8 <putchar>
 8002b68:	3601      	adds	r6, #1
 8002b6a:	b2f6      	uxtb	r6, r6
 8002b6c:	2e03      	cmp	r6, #3
 8002b6e:	d9f8      	bls.n	8002b62 <RhoUtility_PredictTrackingFilters+0x1ca>
 8002b70:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002b74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002b78:	f7fd fbb0 	bl	80002dc <__adddf3>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	4853      	ldr	r0, [pc, #332]	; (8002cd0 <RhoUtility_PredictTrackingFilters+0x338>)
 8002b82:	f3af 8000 	nop.w
        total_difference += curr_difference;
 8002b86:	4622      	mov	r2, r4
 8002b88:	462b      	mov	r3, r5
 8002b8a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002b8e:	f7fd fba5 	bl	80002dc <__adddf3>
 8002b92:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
        if( curr_difference < MAX_TRACKING_MATCH_DIFFERENCE )
 8002b96:	2200      	movs	r2, #0
 8002b98:	4b4e      	ldr	r3, [pc, #312]	; (8002cd4 <RhoUtility_PredictTrackingFilters+0x33c>)
 8002b9a:	4620      	mov	r0, r4
 8002b9c:	4629      	mov	r1, r5
 8002b9e:	f7fd ffc5 	bl	8000b2c <__aeabi_dcmplt>
 8002ba2:	bb10      	cbnz	r0, 8002bea <RhoUtility_PredictTrackingFilters+0x252>
        m+=2; n+=2;
 8002ba4:	f10b 0b02 	add.w	fp, fp, #2
 8002ba8:	fa0f fb8b 	sxth.w	fp, fp
 8002bac:	1cbb      	adds	r3, r7, #2
 8002bae:	b21f      	sxth	r7, r3
    while( m < ( valid_tracks - 1 ) && n < ( prediction->num_regions - 1 ) )
 8002bb0:	46da      	mov	sl, fp
 8002bb2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	459b      	cmp	fp, r3
 8002bb8:	f280 8090 	bge.w	8002cdc <RhoUtility_PredictTrackingFilters+0x344>
 8002bbc:	9718      	str	r7, [sp, #96]	; 0x60
 8002bbe:	f899 3378 	ldrb.w	r3, [r9, #888]	; 0x378
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	429f      	cmp	r7, r3
 8002bc6:	f280 8089 	bge.w	8002cdc <RhoUtility_PredictTrackingFilters+0x344>
        for( ; v < MAX_REGIONS && !prediction->regions_order[v].valid; v++ );
 8002bca:	f1b8 0f03 	cmp.w	r8, #3
 8002bce:	f73f af05 	bgt.w	80029dc <RhoUtility_PredictTrackingFilters+0x44>
 8002bd2:	f508 73dc 	add.w	r3, r8, #440	; 0x1b8
 8002bd6:	f819 3013 	ldrb.w	r3, [r9, r3, lsl #1]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f47f aefe 	bne.w	80029dc <RhoUtility_PredictTrackingFilters+0x44>
 8002be0:	f108 0801 	add.w	r8, r8, #1
 8002be4:	fa0f f888 	sxth.w	r8, r8
 8002be8:	e7ef      	b.n	8002bca <RhoUtility_PredictTrackingFilters+0x232>
            if(swapped)
 8002bea:	f1ba 0f00 	cmp.w	sl, #0
 8002bee:	d023      	beq.n	8002c38 <RhoUtility_PredictTrackingFilters+0x2a0>
                Kalman.Update(filterA, regionB->location );
 8002bf0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002bf2:	eb09 1443 	add.w	r4, r9, r3, lsl #5
 8002bf6:	f9b4 02f4 	ldrsh.w	r0, [r4, #756]	; 0x2f4
 8002bfa:	f7fd fcbb 	bl	8000574 <__aeabi_i2d>
 8002bfe:	ec41 0b10 	vmov	d0, r0, r1
 8002c02:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8002c04:	f001 fc76 	bl	80044f4 <UpdateKalman>
                Kalman.Update(filterB, regionA->location );
 8002c08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002c0a:	eb09 1543 	add.w	r5, r9, r3, lsl #5
 8002c0e:	f9b5 02f4 	ldrsh.w	r0, [r5, #756]	; 0x2f4
 8002c12:	f7fd fcaf 	bl	8000574 <__aeabi_i2d>
 8002c16:	ec41 0b10 	vmov	d0, r0, r1
 8002c1a:	981c      	ldr	r0, [sp, #112]	; 0x70
 8002c1c:	f001 fc6a 	bl	80044f4 <UpdateKalman>
                regionA->tracking_id = fBi;
 8002c20:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8002c22:	f885 3308 	strb.w	r3, [r5, #776]	; 0x308
                regionB->tracking_id = fAi;
 8002c26:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002c28:	f884 3308 	strb.w	r3, [r4, #776]	; 0x308
            updated += 2;
 8002c2c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002c2e:	3302      	adds	r3, #2
 8002c30:	b21b      	sxth	r3, r3
 8002c32:	931e      	str	r3, [sp, #120]	; 0x78
            LOG_RHO(RHO_DEBUG_PREDICT, "Updating %d: %.4f\n", fAi, filterA->value);
 8002c34:	2402      	movs	r4, #2
 8002c36:	e023      	b.n	8002c80 <RhoUtility_PredictTrackingFilters+0x2e8>
                Kalman.Update(filterA, regionA->location );
 8002c38:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002c3a:	eb09 1443 	add.w	r4, r9, r3, lsl #5
 8002c3e:	f9b4 02f4 	ldrsh.w	r0, [r4, #756]	; 0x2f4
 8002c42:	f7fd fc97 	bl	8000574 <__aeabi_i2d>
 8002c46:	ec41 0b10 	vmov	d0, r0, r1
 8002c4a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8002c4c:	f001 fc52 	bl	80044f4 <UpdateKalman>
                Kalman.Update(filterB, regionB->location );
 8002c50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002c52:	eb09 1543 	add.w	r5, r9, r3, lsl #5
 8002c56:	f9b5 02f4 	ldrsh.w	r0, [r5, #756]	; 0x2f4
 8002c5a:	f7fd fc8b 	bl	8000574 <__aeabi_i2d>
 8002c5e:	ec41 0b10 	vmov	d0, r0, r1
 8002c62:	981c      	ldr	r0, [sp, #112]	; 0x70
 8002c64:	f001 fc46 	bl	80044f4 <UpdateKalman>
                regionA->tracking_id = fAi;
 8002c68:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002c6a:	f884 3308 	strb.w	r3, [r4, #776]	; 0x308
                regionB->tracking_id = fBi;
 8002c6e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8002c70:	f885 3308 	strb.w	r3, [r5, #776]	; 0x308
 8002c74:	e7da      	b.n	8002c2c <RhoUtility_PredictTrackingFilters+0x294>
            LOG_RHO(RHO_DEBUG_PREDICT, "Updating %d: %.4f\n", fAi, filterA->value);
 8002c76:	2009      	movs	r0, #9
 8002c78:	f004 fda6 	bl	80077c8 <putchar>
 8002c7c:	3401      	adds	r4, #1
 8002c7e:	b2e4      	uxtb	r4, r4
 8002c80:	2c03      	cmp	r4, #3
 8002c82:	d9f8      	bls.n	8002c76 <RhoUtility_PredictTrackingFilters+0x2de>
 8002c84:	23b8      	movs	r3, #184	; 0xb8
 8002c86:	9919      	ldr	r1, [sp, #100]	; 0x64
 8002c88:	fb03 9301 	mla	r3, r3, r1, r9
 8002c8c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002c90:	4811      	ldr	r0, [pc, #68]	; (8002cd8 <RhoUtility_PredictTrackingFilters+0x340>)
 8002c92:	f3af 8000 	nop.w
            LOG_RHO(RHO_DEBUG_PREDICT, "Updating %d: %.4f\n", fBi, filterB->value);
 8002c96:	2402      	movs	r4, #2
 8002c98:	e004      	b.n	8002ca4 <RhoUtility_PredictTrackingFilters+0x30c>
 8002c9a:	2009      	movs	r0, #9
 8002c9c:	f004 fd94 	bl	80077c8 <putchar>
 8002ca0:	3401      	adds	r4, #1
 8002ca2:	b2e4      	uxtb	r4, r4
 8002ca4:	2c03      	cmp	r4, #3
 8002ca6:	d9f8      	bls.n	8002c9a <RhoUtility_PredictTrackingFilters+0x302>
 8002ca8:	23b8      	movs	r3, #184	; 0xb8
 8002caa:	991a      	ldr	r1, [sp, #104]	; 0x68
 8002cac:	fb03 9301 	mla	r3, r3, r1, r9
 8002cb0:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002cb4:	4808      	ldr	r0, [pc, #32]	; (8002cd8 <RhoUtility_PredictTrackingFilters+0x340>)
 8002cb6:	f3af 8000 	nop.w
 8002cba:	e773      	b.n	8002ba4 <RhoUtility_PredictTrackingFilters+0x20c>
 8002cbc:	f3af 8000 	nop.w
	...
 8002cc8:	0800ac00 	.word	0x0800ac00
 8002ccc:	0800ac30 	.word	0x0800ac30
 8002cd0:	0800ac64 	.word	0x0800ac64
 8002cd4:	407f4000 	.word	0x407f4000
 8002cd8:	0800ac78 	.word	0x0800ac78
 8002cdc:	4655      	mov	r5, sl
 8002cde:	46ba      	mov	sl, r7
 8002ce0:	464f      	mov	r7, r9
    if( m < valid_tracks && n < prediction->num_regions )
 8002ce2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002ce4:	459b      	cmp	fp, r3
 8002ce6:	f280 80c5 	bge.w	8002e74 <RhoUtility_PredictTrackingFilters+0x4dc>
 8002cea:	f8cd a020 	str.w	sl, [sp, #32]
 8002cee:	f899 3378 	ldrb.w	r3, [r9, #888]	; 0x378
 8002cf2:	459a      	cmp	sl, r3
 8002cf4:	f280 80be 	bge.w	8002e74 <RhoUtility_PredictTrackingFilters+0x4dc>
        kalman_filter_t *filter = &prediction->tracking_filters[prediction->tracking_filters_order[m]];
 8002cf8:	197b      	adds	r3, r7, r5
 8002cfa:	f893 32e8 	ldrb.w	r3, [r3, #744]	; 0x2e8
 8002cfe:	461a      	mov	r2, r3
 8002d00:	930a      	str	r3, [sp, #40]	; 0x28
 8002d02:	23b8      	movs	r3, #184	; 0xb8
 8002d04:	fb03 f302 	mul.w	r3, r3, r2
 8002d08:	3308      	adds	r3, #8
 8002d0a:	18fb      	adds	r3, r7, r3
 8002d0c:	930c      	str	r3, [sp, #48]	; 0x30
        for( ; v < MAX_REGIONS && !prediction->regions_order[v].valid; v++ );
 8002d0e:	e003      	b.n	8002d18 <RhoUtility_PredictTrackingFilters+0x380>
 8002d10:	f108 0801 	add.w	r8, r8, #1
 8002d14:	fa0f f888 	sxth.w	r8, r8
 8002d18:	f1b8 0f03 	cmp.w	r8, #3
 8002d1c:	dc05      	bgt.n	8002d2a <RhoUtility_PredictTrackingFilters+0x392>
 8002d1e:	f508 73dc 	add.w	r3, r8, #440	; 0x1b8
 8002d22:	f817 3013 	ldrb.w	r3, [r7, r3, lsl #1]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d0f2      	beq.n	8002d10 <RhoUtility_PredictTrackingFilters+0x378>
        region_t *region = &prediction->regions[prediction->regions_order[v++].index];
 8002d2a:	f508 73dc 	add.w	r3, r8, #440	; 0x1b8
 8002d2e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8002d32:	785e      	ldrb	r6, [r3, #1]
        curr_difference = fabs(filter->value - region->location);
 8002d34:	23b8      	movs	r3, #184	; 0xb8
 8002d36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002d38:	fb03 7302 	mla	r3, r3, r2, r7
 8002d3c:	e9d3 8912 	ldrd	r8, r9, [r3, #72]	; 0x48
 8002d40:	eb07 1346 	add.w	r3, r7, r6, lsl #5
 8002d44:	f9b3 02f4 	ldrsh.w	r0, [r3, #756]	; 0x2f4
 8002d48:	f7fd fc14 	bl	8000574 <__aeabi_i2d>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	4640      	mov	r0, r8
 8002d52:	4649      	mov	r1, r9
 8002d54:	f7fd fac0 	bl	80002d8 <__aeabi_dsub>
 8002d58:	4680      	mov	r8, r0
 8002d5a:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
        LOG_RHO(RHO_DEBUG_PREDICT_2, "%s(%d,%d)> curr_difference:%.3f\n", prediction->name, m, n, curr_difference);
 8002d5e:	2402      	movs	r4, #2
 8002d60:	e004      	b.n	8002d6c <RhoUtility_PredictTrackingFilters+0x3d4>
 8002d62:	2009      	movs	r0, #9
 8002d64:	f004 fd30 	bl	80077c8 <putchar>
 8002d68:	3401      	adds	r4, #1
 8002d6a:	b2e4      	uxtb	r4, r4
 8002d6c:	2c03      	cmp	r4, #3
 8002d6e:	d9f8      	bls.n	8002d62 <RhoUtility_PredictTrackingFilters+0x3ca>
 8002d70:	e9cd 8900 	strd	r8, r9, [sp]
 8002d74:	9b08      	ldr	r3, [sp, #32]
 8002d76:	462a      	mov	r2, r5
 8002d78:	6839      	ldr	r1, [r7, #0]
 8002d7a:	486b      	ldr	r0, [pc, #428]	; (8002f28 <RhoUtility_PredictTrackingFilters+0x590>)
 8002d7c:	f3af 8000 	nop.w
        LOG_RHO(RHO_DEBUG_PREDICT, "∆: %.2f\n", curr_difference);
 8002d80:	2402      	movs	r4, #2
 8002d82:	e004      	b.n	8002d8e <RhoUtility_PredictTrackingFilters+0x3f6>
 8002d84:	2009      	movs	r0, #9
 8002d86:	f004 fd1f 	bl	80077c8 <putchar>
 8002d8a:	3401      	adds	r4, #1
 8002d8c:	b2e4      	uxtb	r4, r4
 8002d8e:	2c03      	cmp	r4, #3
 8002d90:	d9f8      	bls.n	8002d84 <RhoUtility_PredictTrackingFilters+0x3ec>
 8002d92:	4642      	mov	r2, r8
 8002d94:	464b      	mov	r3, r9
 8002d96:	4865      	ldr	r0, [pc, #404]	; (8002f2c <RhoUtility_PredictTrackingFilters+0x594>)
 8002d98:	f3af 8000 	nop.w
        if( curr_difference < MAX_TRACKING_MATCH_DIFFERENCE )
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	4b64      	ldr	r3, [pc, #400]	; (8002f30 <RhoUtility_PredictTrackingFilters+0x598>)
 8002da0:	4640      	mov	r0, r8
 8002da2:	4649      	mov	r1, r9
 8002da4:	f7fd fec2 	bl	8000b2c <__aeabi_dcmplt>
 8002da8:	b388      	cbz	r0, 8002e0e <RhoUtility_PredictTrackingFilters+0x476>
            region->tracking_id = prediction->tracking_filters_order[m];
 8002daa:	197b      	adds	r3, r7, r5
 8002dac:	f893 22e8 	ldrb.w	r2, [r3, #744]	; 0x2e8
 8002db0:	eb07 1346 	add.w	r3, r7, r6, lsl #5
 8002db4:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
            LOG_RHO(RHO_DEBUG_PREDICT, "Updating %d: %.4f\n", region->tracking_id, filter->value);
 8002db8:	2402      	movs	r4, #2
 8002dba:	e004      	b.n	8002dc6 <RhoUtility_PredictTrackingFilters+0x42e>
 8002dbc:	2009      	movs	r0, #9
 8002dbe:	f004 fd03 	bl	80077c8 <putchar>
 8002dc2:	3401      	adds	r4, #1
 8002dc4:	b2e4      	uxtb	r4, r4
 8002dc6:	2c03      	cmp	r4, #3
 8002dc8:	d9f8      	bls.n	8002dbc <RhoUtility_PredictTrackingFilters+0x424>
 8002dca:	eb07 1446 	add.w	r4, r7, r6, lsl #5
 8002dce:	23b8      	movs	r3, #184	; 0xb8
 8002dd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002dd2:	fb03 7502 	mla	r5, r3, r2, r7
 8002dd6:	e9d5 2312 	ldrd	r2, r3, [r5, #72]	; 0x48
 8002dda:	f894 1308 	ldrb.w	r1, [r4, #776]	; 0x308
 8002dde:	4855      	ldr	r0, [pc, #340]	; (8002f34 <RhoUtility_PredictTrackingFilters+0x59c>)
 8002de0:	f3af 8000 	nop.w
            Kalman.Update(filter, region->location);
 8002de4:	f9b4 02f4 	ldrsh.w	r0, [r4, #756]	; 0x2f4
 8002de8:	f7fd fbc4 	bl	8000574 <__aeabi_i2d>
 8002dec:	ec41 0b10 	vmov	d0, r0, r1
 8002df0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8002df2:	f001 fb7f 	bl	80044f4 <UpdateKalman>
            total_difference += curr_difference;
 8002df6:	4642      	mov	r2, r8
 8002df8:	464b      	mov	r3, r9
 8002dfa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002dfe:	f7fd fa6d 	bl	80002dc <__adddf3>
 8002e02:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
            updated++;
 8002e06:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002e08:	3301      	adds	r3, #1
 8002e0a:	b21b      	sxth	r3, r3
 8002e0c:	931e      	str	r3, [sp, #120]	; 0x78
        m++; n++;
 8002e0e:	f10b 0301 	add.w	r3, fp, #1
 8002e12:	fa0f fb83 	sxth.w	fp, r3
 8002e16:	f10a 0301 	add.w	r3, sl, #1
 8002e1a:	fa0f fa83 	sxth.w	sl, r3
 8002e1e:	e029      	b.n	8002e74 <RhoUtility_PredictTrackingFilters+0x4dc>
        LOG_RHO( RHO_DEBUG_PREDICT_2, "Activating filter at index %d[%d]\n", prediction->tracking_filters_order[n], n );
 8002e20:	2009      	movs	r0, #9
 8002e22:	f004 fcd1 	bl	80077c8 <putchar>
 8002e26:	3401      	adds	r4, #1
 8002e28:	b2e4      	uxtb	r4, r4
 8002e2a:	2c03      	cmp	r4, #3
 8002e2c:	d9f8      	bls.n	8002e20 <RhoUtility_PredictTrackingFilters+0x488>
 8002e2e:	197c      	adds	r4, r7, r5
 8002e30:	462a      	mov	r2, r5
 8002e32:	f894 12e8 	ldrb.w	r1, [r4, #744]	; 0x2e8
 8002e36:	4840      	ldr	r0, [pc, #256]	; (8002f38 <RhoUtility_PredictTrackingFilters+0x5a0>)
 8002e38:	f3af 8000 	nop.w
        Kalman.Step( &prediction->tracking_filters[prediction->tracking_filters_order[n]], prediction->regions[prediction->regions_order[n].index].location, 0. );
 8002e3c:	f894 42e8 	ldrb.w	r4, [r4, #744]	; 0x2e8
 8002e40:	f505 75dc 	add.w	r5, r5, #440	; 0x1b8
 8002e44:	eb07 0545 	add.w	r5, r7, r5, lsl #1
 8002e48:	786b      	ldrb	r3, [r5, #1]
 8002e4a:	eb07 1343 	add.w	r3, r7, r3, lsl #5
 8002e4e:	f9b3 02f4 	ldrsh.w	r0, [r3, #756]	; 0x2f4
 8002e52:	f7fd fb8f 	bl	8000574 <__aeabi_i2d>
 8002e56:	23b8      	movs	r3, #184	; 0xb8
 8002e58:	fb03 f304 	mul.w	r3, r3, r4
 8002e5c:	3308      	adds	r3, #8
 8002e5e:	ed9f 1b2e 	vldr	d1, [pc, #184]	; 8002f18 <RhoUtility_PredictTrackingFilters+0x580>
 8002e62:	ec41 0b10 	vmov	d0, r0, r1
 8002e66:	18f8      	adds	r0, r7, r3
 8002e68:	f001 fc0a 	bl	8004680 <StepKalman>
    for( ; n < prediction->num_regions && n < MAX_REGIONS; n++ )
 8002e6c:	f10a 0a01 	add.w	sl, sl, #1
 8002e70:	fa0f fa8a 	sxth.w	sl, sl
 8002e74:	4655      	mov	r5, sl
 8002e76:	f897 3378 	ldrb.w	r3, [r7, #888]	; 0x378
 8002e7a:	459a      	cmp	sl, r3
 8002e7c:	da13      	bge.n	8002ea6 <RhoUtility_PredictTrackingFilters+0x50e>
 8002e7e:	f1ba 0f03 	cmp.w	sl, #3
 8002e82:	dc10      	bgt.n	8002ea6 <RhoUtility_PredictTrackingFilters+0x50e>
        LOG_RHO( RHO_DEBUG_PREDICT_2, "Activating filter at index %d[%d]\n", prediction->tracking_filters_order[n], n );
 8002e84:	2402      	movs	r4, #2
 8002e86:	e7d0      	b.n	8002e2a <RhoUtility_PredictTrackingFilters+0x492>
        Kalman.Punish(&prediction->tracking_filters[prediction->tracking_filters_order[m]]);
 8002e88:	eb07 030b 	add.w	r3, r7, fp
 8002e8c:	f893 32e8 	ldrb.w	r3, [r3, #744]	; 0x2e8
 8002e90:	20b8      	movs	r0, #184	; 0xb8
 8002e92:	fb00 f003 	mul.w	r0, r0, r3
 8002e96:	3008      	adds	r0, #8
 8002e98:	4438      	add	r0, r7
 8002e9a:	f001 fc39 	bl	8004710 <PunishKalman>
    for( ; m < MAX_TRACKING_FILTERS; m++ )
 8002e9e:	f10b 0b01 	add.w	fp, fp, #1
 8002ea2:	fa0f fb8b 	sxth.w	fp, fp
 8002ea6:	f1bb 0f03 	cmp.w	fp, #3
 8002eaa:	dded      	ble.n	8002e88 <RhoUtility_PredictTrackingFilters+0x4f0>
    if( updated )
 8002eac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002eae:	b1ab      	cbz	r3, 8002edc <RhoUtility_PredictTrackingFilters+0x544>
        average_difference = total_difference / (floating_t)updated;
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7fd fb5f 	bl	8000574 <__aeabi_i2d>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8002ebe:	f7fd fced 	bl	800089c <__aeabi_ddiv>
 8002ec2:	4604      	mov	r4, r0
 8002ec4:	460d      	mov	r5, r1
        if( average_difference > MAX_TRACKING_MATCH_DIFFERENCE ) prediction->probabilities.confidence = 0.;
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	4b19      	ldr	r3, [pc, #100]	; (8002f30 <RhoUtility_PredictTrackingFilters+0x598>)
 8002eca:	f7fd fe4d 	bl	8000b68 <__aeabi_dcmpgt>
 8002ece:	b168      	cbz	r0, 8002eec <RhoUtility_PredictTrackingFilters+0x554>
 8002ed0:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	e9c3 0100 	strd	r0, r1, [r3]
    RhoUtility.Predict.SortFilters( prediction );
 8002edc:	4638      	mov	r0, r7
 8002ede:	f7ff fca5 	bl	800282c <RhoUtility_SortTrackingFilters>
}
 8002ee2:	b021      	add	sp, #132	; 0x84
 8002ee4:	ecbd 9b02 	vpop	{d9}
 8002ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        else prediction->probabilities.confidence = TRACKING_MATCH_TRUST * ( 1 - ( average_difference / MAX_TRACKING_MATCH_DIFFERENCE ) );
 8002eec:	2200      	movs	r2, #0
 8002eee:	4b10      	ldr	r3, [pc, #64]	; (8002f30 <RhoUtility_PredictTrackingFilters+0x598>)
 8002ef0:	4620      	mov	r0, r4
 8002ef2:	4629      	mov	r1, r5
 8002ef4:	f7fd fcd2 	bl	800089c <__aeabi_ddiv>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	460b      	mov	r3, r1
 8002efc:	2000      	movs	r0, #0
 8002efe:	490f      	ldr	r1, [pc, #60]	; (8002f3c <RhoUtility_PredictTrackingFilters+0x5a4>)
 8002f00:	f7fd f9ea 	bl	80002d8 <__aeabi_dsub>
 8002f04:	a306      	add	r3, pc, #24	; (adr r3, 8002f20 <RhoUtility_PredictTrackingFilters+0x588>)
 8002f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0a:	f7fd fb9d 	bl	8000648 <__aeabi_dmul>
 8002f0e:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 8002f12:	e9c3 0100 	strd	r0, r1, [r3]
 8002f16:	e7e1      	b.n	8002edc <RhoUtility_PredictTrackingFilters+0x544>
	...
 8002f20:	9999999a 	.word	0x9999999a
 8002f24:	3fd99999 	.word	0x3fd99999
 8002f28:	0800ac94 	.word	0x0800ac94
 8002f2c:	0800ac64 	.word	0x0800ac64
 8002f30:	407f4000 	.word	0x407f4000
 8002f34:	0800ac78 	.word	0x0800ac78
 8002f38:	0800acbc 	.word	0x0800acbc
 8002f3c:	3ff00000 	.word	0x3ff00000

08002f40 <RhoUtility_PredictTrackingProbabilities>:

void RhoUtility_PredictTrackingProbabilities( prediction_t * prediction )
{
 8002f40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002f44:	ed2d 8b02 	vpush	{d8}
 8002f48:	b089      	sub	sp, #36	; 0x24
 8002f4a:	4605      	mov	r5, r0
    floating_t a = prediction->nu_regions+1, b = (floating_t)NUM_STATE_GROUPS+1, curr_CDF, prev_CDF = 0.,
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	4b2a      	ldr	r3, [pc, #168]	; (8002ff8 <RhoUtility_PredictTrackingProbabilities+0xb8>)
 8002f50:	e9d0 01e4 	ldrd	r0, r1, [r0, #912]	; 0x390
 8002f54:	f7fd f9c2 	bl	80002dc <__adddf3>
 8002f58:	ec41 0b18 	vmov	d8, r0, r1
    interval[4] = STATE_KUMARASWAMY_INTERVALS;
 8002f5c:	466c      	mov	r4, sp
 8002f5e:	4e27      	ldr	r6, [pc, #156]	; (8002ffc <RhoUtility_PredictTrackingProbabilities+0xbc>)
 8002f60:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002f62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f64:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002f68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    for( uint8_t i = 0; i < NUM_STATE_GROUPS; i++ )
 8002f6c:	2400      	movs	r4, #0
    floating_t a = prediction->nu_regions+1, b = (floating_t)NUM_STATE_GROUPS+1, curr_CDF, prev_CDF = 0.,
 8002f6e:	2600      	movs	r6, #0
 8002f70:	2700      	movs	r7, #0
    for( uint8_t i = 0; i < NUM_STATE_GROUPS; i++ )
 8002f72:	e02c      	b.n	8002fce <RhoUtility_PredictTrackingProbabilities+0x8e>
    {
        curr_CDF = KUMARASWAMY_CDF(interval[i],a,b);
 8002f74:	ab08      	add	r3, sp, #32
 8002f76:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002f7a:	eeb0 1a48 	vmov.f32	s2, s16
 8002f7e:	eef0 1a68 	vmov.f32	s3, s17
 8002f82:	ed13 0b08 	vldr	d0, [r3, #-32]	; 0xffffffe0
 8002f86:	f006 fc99 	bl	80098bc <pow>
 8002f8a:	ec53 2b10 	vmov	r2, r3, d0
 8002f8e:	2000      	movs	r0, #0
 8002f90:	4919      	ldr	r1, [pc, #100]	; (8002ff8 <RhoUtility_PredictTrackingProbabilities+0xb8>)
 8002f92:	f7fd f9a1 	bl	80002d8 <__aeabi_dsub>
 8002f96:	ec41 0b10 	vmov	d0, r0, r1
 8002f9a:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002ff0 <RhoUtility_PredictTrackingProbabilities+0xb0>
 8002f9e:	f006 fc8d 	bl	80098bc <pow>
 8002fa2:	ec53 2b10 	vmov	r2, r3, d0
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	4913      	ldr	r1, [pc, #76]	; (8002ff8 <RhoUtility_PredictTrackingProbabilities+0xb8>)
 8002faa:	f7fd f995 	bl	80002d8 <__aeabi_dsub>
 8002fae:	4680      	mov	r8, r0
 8002fb0:	4689      	mov	r9, r1
        prediction->probabilities.P[i] = curr_CDF - prev_CDF;
 8002fb2:	4632      	mov	r2, r6
 8002fb4:	463b      	mov	r3, r7
 8002fb6:	f7fd f98f 	bl	80002d8 <__aeabi_dsub>
 8002fba:	f104 037f 	add.w	r3, r4, #127	; 0x7f
 8002fbe:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002fc2:	e9c3 0100 	strd	r0, r1, [r3]
    for( uint8_t i = 0; i < NUM_STATE_GROUPS; i++ )
 8002fc6:	3401      	adds	r4, #1
 8002fc8:	b2e4      	uxtb	r4, r4
        prev_CDF = curr_CDF;
 8002fca:	4646      	mov	r6, r8
 8002fcc:	464f      	mov	r7, r9
    for( uint8_t i = 0; i < NUM_STATE_GROUPS; i++ )
 8002fce:	2c03      	cmp	r4, #3
 8002fd0:	d9d0      	bls.n	8002f74 <RhoUtility_PredictTrackingProbabilities+0x34>
    }
    
    prediction->primary   = prediction->tracking_filters[0].value;
 8002fd2:	e9d5 2312 	ldrd	r2, r3, [r5, #72]	; 0x48
 8002fd6:	e9c5 23e6 	strd	r2, r3, [r5, #920]	; 0x398
    prediction->secondary = prediction->tracking_filters[1].value;
 8002fda:	e9d5 2340 	ldrd	r2, r3, [r5, #256]	; 0x100
 8002fde:	e9c5 23e8 	strd	r2, r3, [r5, #928]	; 0x3a0
}
 8002fe2:	b009      	add	sp, #36	; 0x24
 8002fe4:	ecbd 8b02 	vpop	{d8}
 8002fe8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fec:	f3af 8000 	nop.w
 8002ff0:	00000000 	.word	0x00000000
 8002ff4:	40140000 	.word	0x40140000
 8002ff8:	3ff00000 	.word	0x3ff00000
 8002ffc:	0800a950 	.word	0x0800a950

08003000 <RhoUtility_ResetForPrediction>:

void RhoUtility_ResetForPrediction( prediction_predict_variables * _, prediction_pair_t * prediction, index_pair_t centroid )
{
 8003000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003004:	b083      	sub	sp, #12
 8003006:	4604      	mov	r4, r0
 8003008:	460d      	mov	r5, r1
 800300a:	4617      	mov	r7, r2
 800300c:	f3c2 460f 	ubfx	r6, r2, #16, #16
    _->primary   = (index_pair_t){ prediction->y.primary,   (index_t)prediction->x.primary   };
 8003010:	f501 63f7 	add.w	r3, r1, #1976	; 0x7b8
 8003014:	e9d3 ab00 	ldrd	sl, fp, [r3]
 8003018:	e9d1 01e6 	ldrd	r0, r1, [r1, #920]	; 0x398
 800301c:	f7fd fdc4 	bl	8000ba8 <__aeabi_d2iz>
 8003020:	fa0f f880 	sxth.w	r8, r0
 8003024:	4650      	mov	r0, sl
 8003026:	4659      	mov	r1, fp
 8003028:	f7fd fdbe 	bl	8000ba8 <__aeabi_d2iz>
 800302c:	8020      	strh	r0, [r4, #0]
 800302e:	f8a4 8002 	strh.w	r8, [r4, #2]
    _->secondary = (index_pair_t){ prediction->y.secondary, (index_t)prediction->x.secondary };
 8003032:	f505 63f8 	add.w	r3, r5, #1984	; 0x7c0
 8003036:	e9d3 8900 	ldrd	r8, r9, [r3]
 800303a:	e9d5 01e8 	ldrd	r0, r1, [r5, #928]	; 0x3a0
 800303e:	f7fd fdb3 	bl	8000ba8 <__aeabi_d2iz>
 8003042:	b205      	sxth	r5, r0
 8003044:	4640      	mov	r0, r8
 8003046:	4649      	mov	r1, r9
 8003048:	f7fd fdae 	bl	8000ba8 <__aeabi_d2iz>
 800304c:	80a0      	strh	r0, [r4, #4]
 800304e:	80e5      	strh	r5, [r4, #6]
    _->centroid  = (index_pair_t){ centroid.x, centroid.y };
 8003050:	8127      	strh	r7, [r4, #8]
 8003052:	8166      	strh	r6, [r4, #10]
}
 8003054:	b003      	add	sp, #12
 8003056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800305c <RhoUtility_CombineAxisProbabilites>:
            SWAP(_->primary.x, _->secondary.x);
    }
}

void RhoUtility_CombineAxisProbabilites( prediction_pair_t * prediction )
{
 800305c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800305e:	4605      	mov	r5, r0
    /* Combine X & Y probabilities with confidence factor */
    double x_confidence, y_confidence;
    for( uint8_t i = 0; i < NUM_STATE_GROUPS; i++ )
 8003060:	2400      	movs	r4, #0
 8003062:	e02b      	b.n	80030bc <RhoUtility_CombineAxisProbabilites+0x60>
    {
        x_confidence = prediction->x.probabilities.confidence * prediction->x.probabilities.P[i];
 8003064:	f505 6183 	add.w	r1, r5, #1048	; 0x418
 8003068:	f104 037f 	add.w	r3, r4, #127	; 0x7f
 800306c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8003070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003074:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003078:	f7fd fae6 	bl	8000648 <__aeabi_dmul>
 800307c:	4606      	mov	r6, r0
 800307e:	460f      	mov	r7, r1
        y_confidence = prediction->y.probabilities.confidence * prediction->y.probabilities.P[i];
 8003080:	f605 0138 	addw	r1, r5, #2104	; 0x838
 8003084:	f204 1303 	addw	r3, r4, #259	; 0x103
 8003088:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800308c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003090:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003094:	f7fd fad8 	bl	8000648 <__aeabi_dmul>
 8003098:	4602      	mov	r2, r0
 800309a:	460b      	mov	r3, r1
        prediction->probabilities.P[i] = AVG2( x_confidence, y_confidence );
 800309c:	4630      	mov	r0, r6
 800309e:	4639      	mov	r1, r7
 80030a0:	f7fd f91c 	bl	80002dc <__adddf3>
 80030a4:	2200      	movs	r2, #0
 80030a6:	4b10      	ldr	r3, [pc, #64]	; (80030e8 <RhoUtility_CombineAxisProbabilites+0x8c>)
 80030a8:	f7fd face 	bl	8000648 <__aeabi_dmul>
 80030ac:	f504 7384 	add.w	r3, r4, #264	; 0x108
 80030b0:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80030b4:	e9c3 0100 	strd	r0, r1, [r3]
    for( uint8_t i = 0; i < NUM_STATE_GROUPS; i++ )
 80030b8:	3401      	adds	r4, #1
 80030ba:	b2e4      	uxtb	r4, r4
 80030bc:	2c03      	cmp	r4, #3
 80030be:	d9d1      	bls.n	8003064 <RhoUtility_CombineAxisProbabilites+0x8>
    }
    prediction->probabilities.confidence = AVG2( prediction->x.probabilities.confidence, prediction->y.probabilities.confidence );
 80030c0:	f505 6183 	add.w	r1, r5, #1048	; 0x418
 80030c4:	f605 0338 	addw	r3, r5, #2104	; 0x838
 80030c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80030d0:	f7fd f904 	bl	80002dc <__adddf3>
 80030d4:	2200      	movs	r2, #0
 80030d6:	4b04      	ldr	r3, [pc, #16]	; (80030e8 <RhoUtility_CombineAxisProbabilites+0x8c>)
 80030d8:	f7fd fab6 	bl	8000648 <__aeabi_dmul>
 80030dc:	f505 6506 	add.w	r5, r5, #2144	; 0x860
 80030e0:	e9c5 0100 	strd	r0, r1, [r5]
}
 80030e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030e6:	bf00      	nop
 80030e8:	3fe00000 	.word	0x3fe00000

080030ec <RhoUtility_UpdateCorePredictionData>:

void RhoUtility_UpdateCorePredictionData( prediction_predict_variables * _, rho_core_t * core )
{
 80030ec:	b570      	push	{r4, r5, r6, lr}
 80030ee:	4604      	mov	r4, r0
 80030f0:	460e      	mov	r6, r1
    _->centroid.x = (index_t)core->density_map_pair.y.centroid;
 80030f2:	e9d1 016e 	ldrd	r0, r1, [r1, #440]	; 0x1b8
 80030f6:	f7fd fd57 	bl	8000ba8 <__aeabi_d2iz>
 80030fa:	8120      	strh	r0, [r4, #8]
    _->centroid.y = (index_t)core->density_map_pair.x.centroid;
 80030fc:	e9d6 0106 	ldrd	r0, r1, [r6, #24]
 8003100:	f7fd fd52 	bl	8000ba8 <__aeabi_d2iz>
 8003104:	8160      	strh	r0, [r4, #10]

    LOG_RHO(RHO_DEBUG_UPDATE_2, "Centroid.x>%d | Centroid.y>%d\n", _->centroid.x, _->centroid.y);
 8003106:	2502      	movs	r5, #2
 8003108:	e004      	b.n	8003114 <RhoUtility_UpdateCorePredictionData+0x28>
 800310a:	2009      	movs	r0, #9
 800310c:	f004 fb5c 	bl	80077c8 <putchar>
 8003110:	3501      	adds	r5, #1
 8003112:	b2ed      	uxtb	r5, r5
 8003114:	2d03      	cmp	r5, #3
 8003116:	d9f8      	bls.n	800310a <RhoUtility_UpdateCorePredictionData+0x1e>
 8003118:	f9b4 200a 	ldrsh.w	r2, [r4, #10]
 800311c:	f9b4 1008 	ldrsh.w	r1, [r4, #8]
 8003120:	4810      	ldr	r0, [pc, #64]	; (8003164 <RhoUtility_UpdateCorePredictionData+0x78>)
 8003122:	f3af 8000 	nop.w

    core->primary   = _->primary;
 8003126:	4623      	mov	r3, r4
 8003128:	f853 0b04 	ldr.w	r0, [r3], #4
 800312c:	f8c6 0348 	str.w	r0, [r6, #840]	; 0x348
    core->secondary = _->secondary;
 8003130:	6818      	ldr	r0, [r3, #0]
 8003132:	f8c6 034c 	str.w	r0, [r6, #844]	; 0x34c
    core->centroid  = _->centroid;
 8003136:	68a0      	ldr	r0, [r4, #8]
 8003138:	f8c6 0350 	str.w	r0, [r6, #848]	; 0x350

    /* NOTE: density maps invert axes */
    core->density_map_pair.y.centroid         = _->centroid.x;
 800313c:	f9b4 0008 	ldrsh.w	r0, [r4, #8]
 8003140:	f7fd fa18 	bl	8000574 <__aeabi_i2d>
 8003144:	e9c6 016e 	strd	r0, r1, [r6, #440]	; 0x1b8
    core->density_map_pair.x.centroid         = _->centroid.y;
 8003148:	f9b4 000a 	ldrsh.w	r0, [r4, #10]
 800314c:	f7fd fa12 	bl	8000574 <__aeabi_i2d>
 8003150:	e9c6 0106 	strd	r0, r1, [r6, #24]
    core->prediction_pair.y.previous_centroid = _->centroid.x;
 8003154:	8923      	ldrh	r3, [r4, #8]
 8003156:	f8a6 3b96 	strh.w	r3, [r6, #2966]	; 0xb96
    core->prediction_pair.x.previous_centroid = _->centroid.y;
 800315a:	8963      	ldrh	r3, [r4, #10]
 800315c:	f8a6 3776 	strh.w	r3, [r6, #1910]	; 0x776
}
 8003160:	bd70      	pop	{r4, r5, r6, pc}
 8003162:	bf00      	nop
 8003164:	0800ace8 	.word	0x0800ace8

08003168 <RhoUtility_CalculateBackgroundTuneFactor>:
//        core->Thresh = WeightedAverage(core->PredictiveStateModelPair.proposed_threshold, core->Thresh, 0.5);
    core->thresh_byte = (byte_t)core->thresh;
}

void RhoUtility_CalculateBackgroundTuneFactor( rho_core_t * core )
{
 8003168:	b5d0      	push	{r4, r6, r7, lr}
 800316a:	4604      	mov	r4, r0
    floating_t background_tune_factor = 0.;
    if( core->quadrant_background_total > BACKGROUND_COVERAGE_MIN )
 800316c:	f8d0 038c 	ldr.w	r0, [r0, #908]	; 0x38c
 8003170:	f5b0 7fa0 	cmp.w	r0, #320	; 0x140
 8003174:	d934      	bls.n	80031e0 <RhoUtility_CalculateBackgroundTuneFactor+0x78>
    {
        floating_t background_coverage_factor = 1 - ZDIV( BACKGROUND_COVERAGE_MIN, core->quadrant_background_total );
 8003176:	b150      	cbz	r0, 800318e <RhoUtility_CalculateBackgroundTuneFactor+0x26>
 8003178:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800317c:	fbb3 f0f0 	udiv	r0, r3, r0
 8003180:	f1c0 0001 	rsb	r0, r0, #1
 8003184:	f7fd f9e6 	bl	8000554 <__aeabi_ui2d>
 8003188:	4606      	mov	r6, r0
 800318a:	460f      	mov	r7, r1
 800318c:	e002      	b.n	8003194 <RhoUtility_CalculateBackgroundTuneFactor+0x2c>
 800318e:	a718      	add	r7, pc, #96	; (adr r7, 80031f0 <RhoUtility_CalculateBackgroundTuneFactor+0x88>)
 8003190:	e9d7 6700 	ldrd	r6, r7, [r7]
        background_tune_factor = -pow( BOUND(background_coverage_factor, -BACKGROUND_TUNE_MAX, BACKGROUND_TUNE_MAX), BACKGROUND_TUNE_EXPONENT);
 8003194:	2200      	movs	r2, #0
 8003196:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800319a:	4630      	mov	r0, r6
 800319c:	4639      	mov	r1, r7
 800319e:	f7fd fcc5 	bl	8000b2c <__aeabi_dcmplt>
 80031a2:	b958      	cbnz	r0, 80031bc <RhoUtility_CalculateBackgroundTuneFactor+0x54>
 80031a4:	2200      	movs	r2, #0
 80031a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80031aa:	4630      	mov	r0, r6
 80031ac:	4639      	mov	r1, r7
 80031ae:	f7fd fcdb 	bl	8000b68 <__aeabi_dcmpgt>
 80031b2:	b130      	cbz	r0, 80031c2 <RhoUtility_CalculateBackgroundTuneFactor+0x5a>
 80031b4:	2600      	movs	r6, #0
 80031b6:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
 80031ba:	e002      	b.n	80031c2 <RhoUtility_CalculateBackgroundTuneFactor+0x5a>
 80031bc:	2600      	movs	r6, #0
 80031be:	f04f 4740 	mov.w	r7, #3221225472	; 0xc0000000
 80031c2:	ed9f 1b09 	vldr	d1, [pc, #36]	; 80031e8 <RhoUtility_CalculateBackgroundTuneFactor+0x80>
 80031c6:	ec47 6b10 	vmov	d0, r6, r7
 80031ca:	f006 fb77 	bl	80098bc <pow>
 80031ce:	ec51 0b10 	vmov	r0, r1, d0
 80031d2:	ee10 2a10 	vmov	r2, s0
 80031d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    }
    core->tune.background = background_tune_factor;
 80031da:	e9c4 23f6 	strd	r2, r3, [r4, #984]	; 0x3d8
}
 80031de:	bdd0      	pop	{r4, r6, r7, pc}
    floating_t background_tune_factor = 0.;
 80031e0:	2200      	movs	r2, #0
 80031e2:	2300      	movs	r3, #0
 80031e4:	e7f9      	b.n	80031da <RhoUtility_CalculateBackgroundTuneFactor+0x72>
 80031e6:	bf00      	nop
 80031e8:	00000000 	.word	0x00000000
 80031ec:	40080000 	.word	0x40080000
 80031f0:	80200000 	.word	0x80200000
 80031f4:	41efffff 	.word	0x41efffff

080031f8 <RhoUtility_CalculateTargetTuneFactor>:
    LOG_RHO(RHO_DEBUG_2, "Avg:%d | Nu:%.4f\n", (int)core->prediction_pair.average_density, core->prediction_pair.nu_regions);
    LOG_RHO(RHO_DEBUG_2, "Target cov.:%.4f | Target val: %.4f | Thresh val:%.4f\n", core->target_coverage_factor, core->target_filter.value, core->thresh_filter.value);
}

void RhoUtility_CalculateTargetTuneFactor( rho_core_t * core )
{
 80031f8:	b5d0      	push	{r4, r6, r7, lr}
 80031fa:	4604      	mov	r4, r0
    core->tune.target = TARGET_TUNE_FACTOR * ZDIV( core->thresh_filter.value, core->target_filter.value );
 80031fc:	f600 5348 	addw	r3, r0, #3400	; 0xd48
 8003200:	e9d3 6700 	ldrd	r6, r7, [r3]
 8003204:	2200      	movs	r2, #0
 8003206:	2300      	movs	r3, #0
 8003208:	4630      	mov	r0, r6
 800320a:	4639      	mov	r1, r7
 800320c:	f7fd fc84 	bl	8000b18 <__aeabi_dcmpeq>
 8003210:	b158      	cbz	r0, 800322a <RhoUtility_CalculateTargetTuneFactor+0x32>
 8003212:	f604 41b8 	addw	r1, r4, #3256	; 0xcb8
 8003216:	2200      	movs	r2, #0
 8003218:	2300      	movs	r3, #0
 800321a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800321e:	f7fd fc7b 	bl	8000b18 <__aeabi_dcmpeq>
 8003222:	b168      	cbz	r0, 8003240 <RhoUtility_CalculateTargetTuneFactor+0x48>
 8003224:	2000      	movs	r0, #0
 8003226:	2100      	movs	r1, #0
 8003228:	e007      	b.n	800323a <RhoUtility_CalculateTargetTuneFactor+0x42>
 800322a:	f604 41b8 	addw	r1, r4, #3256	; 0xcb8
 800322e:	4632      	mov	r2, r6
 8003230:	463b      	mov	r3, r7
 8003232:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003236:	f7fd fb31 	bl	800089c <__aeabi_ddiv>
 800323a:	e9c4 01fa 	strd	r0, r1, [r4, #1000]	; 0x3e8
}
 800323e:	bdd0      	pop	{r4, r6, r7, pc}
    core->tune.target = TARGET_TUNE_FACTOR * ZDIV( core->thresh_filter.value, core->target_filter.value );
 8003240:	2000      	movs	r0, #0
 8003242:	4901      	ldr	r1, [pc, #4]	; (8003248 <RhoUtility_CalculateTargetTuneFactor+0x50>)
 8003244:	e7f9      	b.n	800323a <RhoUtility_CalculateTargetTuneFactor+0x42>
 8003246:	bf00      	nop
 8003248:	40900000 	.word	0x40900000
 800324c:	00000000 	.word	0x00000000

08003250 <RhoUtility_CalculateTargetCoverageFactor>:
    
void RhoUtility_CalculateTargetCoverageFactor( rho_core_t * core )
{
 8003250:	b510      	push	{r4, lr}
 8003252:	4604      	mov	r4, r0
    if( core->prediction_pair.probabilities.confidence > MIN_STATE_CONFIDENCE )
 8003254:	f600 4158 	addw	r1, r0, #3160	; 0xc58
 8003258:	a312      	add	r3, pc, #72	; (adr r3, 80032a4 <RhoUtility_CalculateTargetCoverageFactor+0x54>)
 800325a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003262:	f7fd fc81 	bl	8000b68 <__aeabi_dcmpgt>
 8003266:	b180      	cbz	r0, 800328a <RhoUtility_CalculateTargetCoverageFactor+0x3a>
        core->target_coverage_factor = core->prediction_pair.nu_regions * core->prediction_pair.average_density / (floating_t)TOTAL_RHO_PIXELS;
 8003268:	f504 6146 	add.w	r1, r4, #3168	; 0xc60
 800326c:	f504 6347 	add.w	r3, r4, #3184	; 0xc70
 8003270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003274:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003278:	f7fd f9e6 	bl	8000648 <__aeabi_dmul>
 800327c:	2200      	movs	r2, #0
 800327e:	4b08      	ldr	r3, [pc, #32]	; (80032a0 <RhoUtility_CalculateTargetCoverageFactor+0x50>)
 8003280:	f7fd fb0c 	bl	800089c <__aeabi_ddiv>
 8003284:	e9c4 01ec 	strd	r0, r1, [r4, #944]	; 0x3b0
    {
        LOG_RHO(RHO_DEBUG_2, "Proposed: Num - %d | Density - %.2f | State - %s\n", core->predictive_state_model_pair.proposed_num, core->predictive_state_model_pair.proposed_avg_den, stateString(core->predictive_state_model_pair.current_state));
//        core->TargetCoverageFactor = core->PredictiveStateModelPair.proposed_num * core->PredictiveStateModelPair.proposed_avg_den / (floating_t)TOTAL_RHO_PIXELS;
    }
#endif
}
 8003288:	bd10      	pop	{r4, pc}
        core->target_coverage_factor = core->total_coverage / (floating_t)TOTAL_RHO_PIXELS;
 800328a:	f8d4 0390 	ldr.w	r0, [r4, #912]	; 0x390
 800328e:	f7fd f961 	bl	8000554 <__aeabi_ui2d>
 8003292:	2200      	movs	r2, #0
 8003294:	4b02      	ldr	r3, [pc, #8]	; (80032a0 <RhoUtility_CalculateTargetCoverageFactor+0x50>)
 8003296:	f7fd fb01 	bl	800089c <__aeabi_ddiv>
 800329a:	e9c4 01ec 	strd	r0, r1, [r4, #944]	; 0x3b0
}
 800329e:	e7f3      	b.n	8003288 <RhoUtility_CalculateTargetCoverageFactor+0x38>
 80032a0:	40cf4000 	.word	0x40cf4000
 80032a4:	47ae147b 	.word	0x47ae147b
 80032a8:	3f847ae1 	.word	0x3f847ae1
 80032ac:	00000000 	.word	0x00000000

080032b0 <RhoUtility_CalculateStateTuneFactor>:
{
 80032b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80032b4:	b085      	sub	sp, #20
 80032b6:	4604      	mov	r4, r0
    core->target_coverage_factor = core->target_filter.value;
 80032b8:	f600 5348 	addw	r3, r0, #3400	; 0xd48
 80032bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c0:	e9c0 23ec 	strd	r2, r3, [r0, #944]	; 0x3b0
    core->prediction_pair.average_density = MAX( core->prediction_pair.x.average_density, core->prediction_pair.y.average_density );
 80032c4:	f500 63f4 	add.w	r3, r0, #1952	; 0x7a0
 80032c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80032cc:	f500 633c 	add.w	r3, r0, #3008	; 0xbc0
 80032d0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80032d4:	4632      	mov	r2, r6
 80032d6:	463b      	mov	r3, r7
 80032d8:	4640      	mov	r0, r8
 80032da:	4649      	mov	r1, r9
 80032dc:	f7fd fc44 	bl	8000b68 <__aeabi_dcmpgt>
 80032e0:	b108      	cbz	r0, 80032e6 <RhoUtility_CalculateStateTuneFactor+0x36>
 80032e2:	4646      	mov	r6, r8
 80032e4:	464f      	mov	r7, r9
 80032e6:	f504 6347 	add.w	r3, r4, #3184	; 0xc70
 80032ea:	e9c3 6700 	strd	r6, r7, [r3]
    LOG_RHO(RHO_DEBUG_UPDATE, "Filtered|Total %%: %.7f|%.7f\n", core->filtered_percentage, core->total_percentage);
 80032ee:	2502      	movs	r5, #2
 80032f0:	e004      	b.n	80032fc <RhoUtility_CalculateStateTuneFactor+0x4c>
 80032f2:	2009      	movs	r0, #9
 80032f4:	f004 fa68 	bl	80077c8 <putchar>
 80032f8:	3501      	adds	r5, #1
 80032fa:	b2ed      	uxtb	r5, r5
 80032fc:	2d03      	cmp	r5, #3
 80032fe:	d9f8      	bls.n	80032f2 <RhoUtility_CalculateStateTuneFactor+0x42>
 8003300:	e9d4 23e8 	ldrd	r2, r3, [r4, #928]	; 0x3a0
 8003304:	e9cd 2300 	strd	r2, r3, [sp]
 8003308:	e9d4 23ea 	ldrd	r2, r3, [r4, #936]	; 0x3a8
 800330c:	483c      	ldr	r0, [pc, #240]	; (8003400 <RhoUtility_CalculateStateTuneFactor+0x150>)
 800330e:	f3af 8000 	nop.w
    LOG_RHO(RHO_DEBUG_UPDATE, "Current state: %s\n", stateString(core->state_machine.state));
 8003312:	2502      	movs	r5, #2
 8003314:	e004      	b.n	8003320 <RhoUtility_CalculateStateTuneFactor+0x70>
 8003316:	2009      	movs	r0, #9
 8003318:	f004 fa56 	bl	80077c8 <putchar>
 800331c:	3501      	adds	r5, #1
 800331e:	b2ed      	uxtb	r5, r5
 8003320:	2d03      	cmp	r5, #3
 8003322:	d9f8      	bls.n	8003316 <RhoUtility_CalculateStateTuneFactor+0x66>
 8003324:	f641 2578 	movw	r5, #6776	; 0x1a78
 8003328:	5763      	ldrsb	r3, [r4, r5]
            "UP",
            "TP",
            "OP",
            "CH"
        };
        return strings[(uint8_t)s+1];
 800332a:	b2db      	uxtb	r3, r3
 800332c:	3301      	adds	r3, #1
 800332e:	4a35      	ldr	r2, [pc, #212]	; (8003404 <RhoUtility_CalculateStateTuneFactor+0x154>)
 8003330:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003334:	4834      	ldr	r0, [pc, #208]	; (8003408 <RhoUtility_CalculateStateTuneFactor+0x158>)
 8003336:	f3af 8000 	nop.w
    switch(core->state_machine.state)
 800333a:	5763      	ldrsb	r3, [r4, r5]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d006      	beq.n	800334e <RhoUtility_CalculateStateTuneFactor+0x9e>
 8003340:	2b02      	cmp	r3, #2
 8003342:	d010      	beq.n	8003366 <RhoUtility_CalculateStateTuneFactor+0xb6>
 8003344:	b17b      	cbz	r3, 8003366 <RhoUtility_CalculateStateTuneFactor+0xb6>
            RhoUtility.Calculate.TargetCoverageFactor( core );
 8003346:	4620      	mov	r0, r4
 8003348:	f7ff ff82 	bl	8003250 <RhoUtility_CalculateTargetCoverageFactor>
            break;
 800334c:	e00e      	b.n	800336c <RhoUtility_CalculateStateTuneFactor+0xbc>
            Kalman.Step( &core->target_filter, core->total_percentage, 0. );
 800334e:	f604 5508 	addw	r5, r4, #3336	; 0xd08
 8003352:	ed9f 1b29 	vldr	d1, [pc, #164]	; 80033f8 <RhoUtility_CalculateStateTuneFactor+0x148>
 8003356:	ed94 0be8 	vldr	d0, [r4, #928]	; 0x3a0
 800335a:	4628      	mov	r0, r5
 800335c:	f001 f990 	bl	8004680 <StepKalman>
            Kalman.Print( &core->target_filter );
 8003360:	4628      	mov	r0, r5
 8003362:	f001 fa01 	bl	8004768 <PrintKalman>
            RhoUtility.Calculate.TargetCoverageFactor( core );
 8003366:	4620      	mov	r0, r4
 8003368:	f7ff ff72 	bl	8003250 <RhoUtility_CalculateTargetCoverageFactor>
    RhoPID.Update( &core->thresh_filter, core->target_coverage_factor, core->target_filter.value );
 800336c:	f604 5348 	addw	r3, r4, #3400	; 0xd48
 8003370:	ed93 1b00 	vldr	d1, [r3]
 8003374:	ed94 0bec 	vldr	d0, [r4, #944]	; 0x3b0
 8003378:	f604 4078 	addw	r0, r4, #3192	; 0xc78
 800337c:	f001 fa48 	bl	8004810 <RhoPIDUpdate>
    core->tune.state = core->thresh_filter.value;
 8003380:	f604 43b8 	addw	r3, r4, #3256	; 0xcb8
 8003384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003388:	e9c4 23f8 	strd	r2, r3, [r4, #992]	; 0x3e0
    LOG_RHO(RHO_DEBUG_2, "Avg:%d | Nu:%.4f\n", (int)core->prediction_pair.average_density, core->prediction_pair.nu_regions);
 800338c:	2502      	movs	r5, #2
 800338e:	e004      	b.n	800339a <RhoUtility_CalculateStateTuneFactor+0xea>
 8003390:	2009      	movs	r0, #9
 8003392:	f004 fa19 	bl	80077c8 <putchar>
 8003396:	3501      	adds	r5, #1
 8003398:	b2ed      	uxtb	r5, r5
 800339a:	2d03      	cmp	r5, #3
 800339c:	d9f8      	bls.n	8003390 <RhoUtility_CalculateStateTuneFactor+0xe0>
 800339e:	f504 6347 	add.w	r3, r4, #3184	; 0xc70
 80033a2:	f504 6246 	add.w	r2, r4, #3168	; 0xc60
 80033a6:	e9d2 6700 	ldrd	r6, r7, [r2]
 80033aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033ae:	f7fd fbfb 	bl	8000ba8 <__aeabi_d2iz>
 80033b2:	4601      	mov	r1, r0
 80033b4:	4632      	mov	r2, r6
 80033b6:	463b      	mov	r3, r7
 80033b8:	4814      	ldr	r0, [pc, #80]	; (800340c <RhoUtility_CalculateStateTuneFactor+0x15c>)
 80033ba:	f3af 8000 	nop.w
    LOG_RHO(RHO_DEBUG_2, "Target cov.:%.4f | Target val: %.4f | Thresh val:%.4f\n", core->target_coverage_factor, core->target_filter.value, core->thresh_filter.value);
 80033be:	2502      	movs	r5, #2
 80033c0:	e004      	b.n	80033cc <RhoUtility_CalculateStateTuneFactor+0x11c>
 80033c2:	2009      	movs	r0, #9
 80033c4:	f004 fa00 	bl	80077c8 <putchar>
 80033c8:	3501      	adds	r5, #1
 80033ca:	b2ed      	uxtb	r5, r5
 80033cc:	2d03      	cmp	r5, #3
 80033ce:	d9f8      	bls.n	80033c2 <RhoUtility_CalculateStateTuneFactor+0x112>
 80033d0:	f604 43b8 	addw	r3, r4, #3256	; 0xcb8
 80033d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80033dc:	f604 5348 	addw	r3, r4, #3400	; 0xd48
 80033e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e4:	e9cd 2300 	strd	r2, r3, [sp]
 80033e8:	e9d4 23ec 	ldrd	r2, r3, [r4, #944]	; 0x3b0
 80033ec:	4808      	ldr	r0, [pc, #32]	; (8003410 <RhoUtility_CalculateStateTuneFactor+0x160>)
 80033ee:	f3af 8000 	nop.w
}
 80033f2:	b005      	add	sp, #20
 80033f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...
 8003400:	0800ad10 	.word	0x0800ad10
 8003404:	0800af54 	.word	0x0800af54
 8003408:	0800ad34 	.word	0x0800ad34
 800340c:	0800ad50 	.word	0x0800ad50
 8003410:	0800ad68 	.word	0x0800ad68

08003414 <RhoUtility_CalculateTune>:
{
 8003414:	b5d0      	push	{r4, r6, r7, lr}
 8003416:	4604      	mov	r4, r0
    RhoUtility.Calculate.BackgroundTuneFactor( core );
 8003418:	f7ff fea6 	bl	8003168 <RhoUtility_CalculateBackgroundTuneFactor>
    RhoUtility.Calculate.StateTuneFactor( core );
 800341c:	4620      	mov	r0, r4
 800341e:	f7ff ff47 	bl	80032b0 <RhoUtility_CalculateStateTuneFactor>
    RhoUtility.Calculate.TargetTuneFactor( core );
 8003422:	4620      	mov	r0, r4
 8003424:	f7ff fee8 	bl	80031f8 <RhoUtility_CalculateTargetTuneFactor>
    core->tune.proposed = BOUND( core->tune.background + core->tune.state + core->tune.target, -THRESH_STEP_MAX, THRESH_STEP_MAX);
 8003428:	e9d4 23f8 	ldrd	r2, r3, [r4, #992]	; 0x3e0
 800342c:	e9d4 01f6 	ldrd	r0, r1, [r4, #984]	; 0x3d8
 8003430:	f7fc ff54 	bl	80002dc <__adddf3>
 8003434:	e9d4 23fa 	ldrd	r2, r3, [r4, #1000]	; 0x3e8
 8003438:	f7fc ff50 	bl	80002dc <__adddf3>
 800343c:	4606      	mov	r6, r0
 800343e:	460f      	mov	r7, r1
 8003440:	2200      	movs	r2, #0
 8003442:	4b1a      	ldr	r3, [pc, #104]	; (80034ac <RhoUtility_CalculateTune+0x98>)
 8003444:	f7fd fb72 	bl	8000b2c <__aeabi_dcmplt>
 8003448:	b948      	cbnz	r0, 800345e <RhoUtility_CalculateTune+0x4a>
 800344a:	2200      	movs	r2, #0
 800344c:	4b18      	ldr	r3, [pc, #96]	; (80034b0 <RhoUtility_CalculateTune+0x9c>)
 800344e:	4630      	mov	r0, r6
 8003450:	4639      	mov	r1, r7
 8003452:	f7fd fb89 	bl	8000b68 <__aeabi_dcmpgt>
 8003456:	b120      	cbz	r0, 8003462 <RhoUtility_CalculateTune+0x4e>
 8003458:	2600      	movs	r6, #0
 800345a:	4f15      	ldr	r7, [pc, #84]	; (80034b0 <RhoUtility_CalculateTune+0x9c>)
 800345c:	e001      	b.n	8003462 <RhoUtility_CalculateTune+0x4e>
 800345e:	2600      	movs	r6, #0
 8003460:	4f12      	ldr	r7, [pc, #72]	; (80034ac <RhoUtility_CalculateTune+0x98>)
 8003462:	e9c4 67fc 	strd	r6, r7, [r4, #1008]	; 0x3f0
    core->thresh = BOUND(core->thresh + core->tune.proposed, THRESH_MIN, THRESH_MAX);
 8003466:	4632      	mov	r2, r6
 8003468:	463b      	mov	r3, r7
 800346a:	e9d4 01f4 	ldrd	r0, r1, [r4, #976]	; 0x3d0
 800346e:	f7fc ff35 	bl	80002dc <__adddf3>
 8003472:	4606      	mov	r6, r0
 8003474:	460f      	mov	r7, r1
 8003476:	2200      	movs	r2, #0
 8003478:	4b0e      	ldr	r3, [pc, #56]	; (80034b4 <RhoUtility_CalculateTune+0xa0>)
 800347a:	f7fd fb57 	bl	8000b2c <__aeabi_dcmplt>
 800347e:	b948      	cbnz	r0, 8003494 <RhoUtility_CalculateTune+0x80>
 8003480:	2200      	movs	r2, #0
 8003482:	4b0d      	ldr	r3, [pc, #52]	; (80034b8 <RhoUtility_CalculateTune+0xa4>)
 8003484:	4630      	mov	r0, r6
 8003486:	4639      	mov	r1, r7
 8003488:	f7fd fb6e 	bl	8000b68 <__aeabi_dcmpgt>
 800348c:	b120      	cbz	r0, 8003498 <RhoUtility_CalculateTune+0x84>
 800348e:	2600      	movs	r6, #0
 8003490:	4f09      	ldr	r7, [pc, #36]	; (80034b8 <RhoUtility_CalculateTune+0xa4>)
 8003492:	e001      	b.n	8003498 <RhoUtility_CalculateTune+0x84>
 8003494:	2600      	movs	r6, #0
 8003496:	4f07      	ldr	r7, [pc, #28]	; (80034b4 <RhoUtility_CalculateTune+0xa0>)
 8003498:	e9c4 67f4 	strd	r6, r7, [r4, #976]	; 0x3d0
    core->thresh_byte = (byte_t)core->thresh;
 800349c:	4630      	mov	r0, r6
 800349e:	4639      	mov	r1, r7
 80034a0:	f7fd fbaa 	bl	8000bf8 <__aeabi_d2uiz>
 80034a4:	f884 0358 	strb.w	r0, [r4, #856]	; 0x358
}
 80034a8:	bdd0      	pop	{r4, r6, r7, pc}
 80034aa:	bf00      	nop
 80034ac:	c0140000 	.word	0xc0140000
 80034b0:	40140000 	.word	0x40140000
 80034b4:	40240000 	.word	0x40240000
 80034b8:	406f4000 	.word	0x406f4000

080034bc <RhoUtility_RedistributeDensities>:

/* Perform density redistribution from combining current frame and background */
void RhoUtility_RedistributeDensities( rho_core_t * core )
{
 80034bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034c0:	b097      	sub	sp, #92	; 0x5c
 80034c2:	4681      	mov	r9, r0
    LOG_RHO(RHO_DEBUG_2, "Redistributing densities.\n");
 80034c4:	2502      	movs	r5, #2
 80034c6:	e004      	b.n	80034d2 <RhoUtility_RedistributeDensities+0x16>
 80034c8:	2009      	movs	r0, #9
 80034ca:	f004 f97d 	bl	80077c8 <putchar>
 80034ce:	3501      	adds	r5, #1
 80034d0:	b2ed      	uxtb	r5, r5
 80034d2:	2d03      	cmp	r5, #3
 80034d4:	d9f8      	bls.n	80034c8 <RhoUtility_RedistributeDensities+0xc>
 80034d6:	486e      	ldr	r0, [pc, #440]	; (8003690 <RhoUtility_RedistributeDensities+0x1d4>)
 80034d8:	f004 f9fa 	bl	80078d0 <puts>
    redistribution_variables _ =
 80034dc:	224c      	movs	r2, #76	; 0x4c
 80034de:	2100      	movs	r1, #0
 80034e0:	a803      	add	r0, sp, #12
 80034e2:	f003 fc55 	bl	8006d90 <memset>
    {
        { core->secondary.x, abs(core->centroid.x-core->secondary.x), core->width - core->centroid.x  },
 80034e6:	f9b9 334c 	ldrsh.w	r3, [r9, #844]	; 0x34c
    redistribution_variables _ =
 80034ea:	f8ad 3000 	strh.w	r3, [sp]
        { core->secondary.x, abs(core->centroid.x-core->secondary.x), core->width - core->centroid.x  },
 80034ee:	f9b9 5350 	ldrsh.w	r5, [r9, #848]	; 0x350
 80034f2:	1aea      	subs	r2, r5, r3
 80034f4:	2a00      	cmp	r2, #0
 80034f6:	bfb8      	it	lt
 80034f8:	4252      	neglt	r2, r2
    redistribution_variables _ =
 80034fa:	f8ad 2002 	strh.w	r2, [sp, #2]
        { core->secondary.x, abs(core->centroid.x-core->secondary.x), core->width - core->centroid.x  },
 80034fe:	f8b9 1340 	ldrh.w	r1, [r9, #832]	; 0x340
 8003502:	b2aa      	uxth	r2, r5
 8003504:	1a8a      	subs	r2, r1, r2
    redistribution_variables _ =
 8003506:	f8ad 2004 	strh.w	r2, [sp, #4]
        { core->secondary.y, abs(core->centroid.y-core->secondary.y), core->height - core->centroid.y },
 800350a:	f9b9 234e 	ldrsh.w	r2, [r9, #846]	; 0x34e
    redistribution_variables _ =
 800350e:	f8ad 2006 	strh.w	r2, [sp, #6]
        { core->secondary.y, abs(core->centroid.y-core->secondary.y), core->height - core->centroid.y },
 8003512:	f9b9 0352 	ldrsh.w	r0, [r9, #850]	; 0x352
 8003516:	1a86      	subs	r6, r0, r2
 8003518:	2e00      	cmp	r6, #0
 800351a:	bfb8      	it	lt
 800351c:	4276      	neglt	r6, r6
    redistribution_variables _ =
 800351e:	f8ad 6008 	strh.w	r6, [sp, #8]
        { core->secondary.y, abs(core->centroid.y-core->secondary.y), core->height - core->centroid.y },
 8003522:	f8b9 6342 	ldrh.w	r6, [r9, #834]	; 0x342
 8003526:	b287      	uxth	r7, r0
 8003528:	1bf6      	subs	r6, r6, r7
    redistribution_variables _ =
 800352a:	f8ad 600a 	strh.w	r6, [sp, #10]
        { 0 }, 0
    };
    if( core->centroid.x < core->secondary.x )
 800352e:	42ab      	cmp	r3, r5
 8003530:	dd07      	ble.n	8003542 <RhoUtility_RedistributeDensities+0x86>
    {
        _.xl[0] = core->centroid.x;
 8003532:	f8ad 5000 	strh.w	r5, [sp]
        _.xl[2] = core->width - core->secondary.x;
 8003536:	b29b      	uxth	r3, r3
 8003538:	1acb      	subs	r3, r1, r3
 800353a:	f8ad 3004 	strh.w	r3, [sp, #4]
        _.c |= 0x01;
 800353e:	2301      	movs	r3, #1
 8003540:	930e      	str	r3, [sp, #56]	; 0x38
    }
    if( core->centroid.y < core->secondary.y )
 8003542:	4282      	cmp	r2, r0
 8003544:	dd27      	ble.n	8003596 <RhoUtility_RedistributeDensities+0xda>
    {
        _.yl[0] = core->centroid.y;
 8003546:	f8ad 0006 	strh.w	r0, [sp, #6]
        _.yl[2] = core->width - core->secondary.y;
 800354a:	b292      	uxth	r2, r2
 800354c:	1a8a      	subs	r2, r1, r2
 800354e:	f8ad 200a 	strh.w	r2, [sp, #10]
        _.c |= 0x02;
 8003552:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003554:	f043 0302 	orr.w	r3, r3, #2
 8003558:	930e      	str	r3, [sp, #56]	; 0x38
 800355a:	e01c      	b.n	8003596 <RhoUtility_RedistributeDensities+0xda>
    }
    while( _.y < 3 )
        for( _.x = 0; _.x < 3; )
            _.area[_.p++] = _.xl[_.x++] * _.yl[_.y++];
 800355c:	1c5a      	adds	r2, r3, #1
 800355e:	9214      	str	r2, [sp, #80]	; 0x50
 8003560:	aa16      	add	r2, sp, #88	; 0x58
 8003562:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8003566:	f933 1c58 	ldrsh.w	r1, [r3, #-88]
 800356a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800356c:	1c5a      	adds	r2, r3, #1
 800356e:	9215      	str	r2, [sp, #84]	; 0x54
 8003570:	aa16      	add	r2, sp, #88	; 0x58
 8003572:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8003576:	f933 2c52 	ldrsh.w	r2, [r3, #-82]
 800357a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800357c:	1c58      	adds	r0, r3, #1
 800357e:	9012      	str	r0, [sp, #72]	; 0x48
 8003580:	fb02 f201 	mul.w	r2, r2, r1
 8003584:	3302      	adds	r3, #2
 8003586:	a916      	add	r1, sp, #88	; 0x58
 8003588:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800358c:	f843 2c54 	str.w	r2, [r3, #-84]
        for( _.x = 0; _.x < 3; )
 8003590:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003592:	2b02      	cmp	r3, #2
 8003594:	d9e2      	bls.n	800355c <RhoUtility_RedistributeDensities+0xa0>
    while( _.y < 3 )
 8003596:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003598:	2b02      	cmp	r3, #2
 800359a:	d85b      	bhi.n	8003654 <RhoUtility_RedistributeDensities+0x198>
        for( _.x = 0; _.x < 3; )
 800359c:	2300      	movs	r3, #0
 800359e:	9314      	str	r3, [sp, #80]	; 0x50
 80035a0:	e7f6      	b.n	8003590 <RhoUtility_RedistributeDensities+0xd4>
        for( _.x = 0, _.b = 0; _.x < _.l; _.x++ )
        {
            _.a = _.area[rlookup.config[_.c].current[_.q][_.x]];
            for( _.y = 0; _.y < _.l_; _.y++ )
                _.b += _.area[rlookup.config[_.c].background[rlookup.config[_.c].factor[_.q][_.x]][_.y]];
            _.d += ZDIV( _.a, _.b ) * core->quadrant_background[_.q];
 80035a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80035a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80035a6:	b91b      	cbnz	r3, 80035b0 <RhoUtility_RedistributeDensities+0xf4>
 80035a8:	b127      	cbz	r7, 80035b4 <RhoUtility_RedistributeDensities+0xf8>
 80035aa:	f44f 6780 	mov.w	r7, #1024	; 0x400
 80035ae:	e001      	b.n	80035b4 <RhoUtility_RedistributeDensities+0xf8>
 80035b0:	fbb7 f7f3 	udiv	r7, r7, r3
 80035b4:	f105 03da 	add.w	r3, r5, #218	; 0xda
 80035b8:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	fb07 2703 	mla	r7, r7, r3, r2
 80035c2:	970f      	str	r7, [sp, #60]	; 0x3c
        for( _.x = 0, _.b = 0; _.x < _.l; _.x++ )
 80035c4:	3001      	adds	r0, #1
 80035c6:	9014      	str	r0, [sp, #80]	; 0x50
 80035c8:	9814      	ldr	r0, [sp, #80]	; 0x50
 80035ca:	4584      	cmp	ip, r0
 80035cc:	d932      	bls.n	8003634 <RhoUtility_RedistributeDensities+0x178>
            _.a = _.area[rlookup.config[_.c].current[_.q][_.x]];
 80035ce:	2334      	movs	r3, #52	; 0x34
 80035d0:	fb03 f301 	mul.w	r3, r3, r1
 80035d4:	eb03 0285 	add.w	r2, r3, r5, lsl #2
 80035d8:	4b2e      	ldr	r3, [pc, #184]	; (8003694 <RhoUtility_RedistributeDensities+0x1d8>)
 80035da:	4413      	add	r3, r2
 80035dc:	4403      	add	r3, r0
 80035de:	7c1b      	ldrb	r3, [r3, #16]
 80035e0:	3302      	adds	r3, #2
 80035e2:	aa16      	add	r2, sp, #88	; 0x58
 80035e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80035e8:	f853 7c54 	ldr.w	r7, [r3, #-84]
            for( _.y = 0; _.y < _.l_; _.y++ )
 80035ec:	2300      	movs	r3, #0
 80035ee:	9315      	str	r3, [sp, #84]	; 0x54
 80035f0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80035f2:	4296      	cmp	r6, r2
 80035f4:	d9d5      	bls.n	80035a2 <RhoUtility_RedistributeDensities+0xe6>
                _.b += _.area[rlookup.config[_.c].background[rlookup.config[_.c].factor[_.q][_.x]][_.y]];
 80035f6:	4c27      	ldr	r4, [pc, #156]	; (8003694 <RhoUtility_RedistributeDensities+0x1d8>)
 80035f8:	2334      	movs	r3, #52	; 0x34
 80035fa:	fb03 f301 	mul.w	r3, r3, r1
 80035fe:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8003602:	4423      	add	r3, r4
 8003604:	4403      	add	r3, r0
 8003606:	f893 8020 	ldrb.w	r8, [r3, #32]
 800360a:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 800360e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8003612:	4443      	add	r3, r8
 8003614:	eb04 0e83 	add.w	lr, r4, r3, lsl #2
 8003618:	f81e 3002 	ldrb.w	r3, [lr, r2]
 800361c:	3302      	adds	r3, #2
 800361e:	ac16      	add	r4, sp, #88	; 0x58
 8003620:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003624:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003628:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800362a:	4423      	add	r3, r4
 800362c:	930d      	str	r3, [sp, #52]	; 0x34
            for( _.y = 0; _.y < _.l_; _.y++ )
 800362e:	3201      	adds	r2, #1
 8003630:	9215      	str	r2, [sp, #84]	; 0x54
 8003632:	e7dd      	b.n	80035f0 <RhoUtility_RedistributeDensities+0x134>
        }
#ifndef ALLOW_NEGATIVE_REDISTRIBUTION
        if( _.d > core->quadrant[_.q] ) core->quadrant_final[_.q] = 0;
 8003634:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003636:	f105 03d6 	add.w	r3, r5, #214	; 0xd6
 800363a:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	429a      	cmp	r2, r3
 8003642:	d91b      	bls.n	800367c <RhoUtility_RedistributeDensities+0x1c0>
 8003644:	f105 03de 	add.w	r3, r5, #222	; 0xde
 8003648:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 800364c:	2200      	movs	r2, #0
 800364e:	605a      	str	r2, [r3, #4]
    for( ; _.q < 4; _.q++ )
 8003650:	3501      	adds	r5, #1
 8003652:	9513      	str	r5, [sp, #76]	; 0x4c
 8003654:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8003656:	2d03      	cmp	r5, #3
 8003658:	d817      	bhi.n	800368a <RhoUtility_RedistributeDensities+0x1ce>
        _.l  = rlookup.config[_.c].length[    _.q];
 800365a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800365c:	4a0d      	ldr	r2, [pc, #52]	; (8003694 <RhoUtility_RedistributeDensities+0x1d8>)
 800365e:	2334      	movs	r3, #52	; 0x34
 8003660:	fb03 2301 	mla	r3, r3, r1, r2
 8003664:	195a      	adds	r2, r3, r5
 8003666:	f892 c030 	ldrb.w	ip, [r2, #48]	; 0x30
        _.l_ = rlookup.config[_.c].length[3 - _.q];
 800366a:	f1c5 0203 	rsb	r2, r5, #3
 800366e:	4413      	add	r3, r2
 8003670:	f893 6030 	ldrb.w	r6, [r3, #48]	; 0x30
        for( _.x = 0, _.b = 0; _.x < _.l; _.x++ )
 8003674:	2300      	movs	r3, #0
 8003676:	9314      	str	r3, [sp, #80]	; 0x50
 8003678:	930d      	str	r3, [sp, #52]	; 0x34
 800367a:	e7a5      	b.n	80035c8 <RhoUtility_RedistributeDensities+0x10c>
        else
#endif
            core->quadrant_final[_.q] = core->quadrant[_.q] - _.d;
 800367c:	1a9b      	subs	r3, r3, r2
 800367e:	f105 02de 	add.w	r2, r5, #222	; 0xde
 8003682:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 8003686:	6053      	str	r3, [r2, #4]
 8003688:	e7e2      	b.n	8003650 <RhoUtility_RedistributeDensities+0x194>
    }
}
 800368a:	b017      	add	sp, #92	; 0x5c
 800368c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003690:	0800ada8 	.word	0x0800ada8
 8003694:	0800ae84 	.word	0x0800ae84

08003698 <RhoUtility_CorrectPredictionAmbiguity>:
{
 8003698:	b570      	push	{r4, r5, r6, lr}
 800369a:	4604      	mov	r4, r0
 800369c:	460d      	mov	r5, r1
    if(   !( ( _->primary.x < _->centroid.x ) ^ ( _->secondary.x > _->centroid.x ) )
 800369e:	f9b0 2000 	ldrsh.w	r2, [r0]
 80036a2:	f9b0 3008 	ldrsh.w	r3, [r0, #8]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	bfb4      	ite	lt
 80036aa:	2200      	movlt	r2, #0
 80036ac:	2201      	movge	r2, #1
 80036ae:	f9b0 1004 	ldrsh.w	r1, [r0, #4]
 80036b2:	428b      	cmp	r3, r1
 80036b4:	bfac      	ite	ge
 80036b6:	2300      	movge	r3, #0
 80036b8:	2301      	movlt	r3, #1
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d10f      	bne.n	80036de <RhoUtility_CorrectPredictionAmbiguity+0x46>
       || !( ( _->primary.y < _->centroid.y ) ^ ( _->secondary.y > _->centroid.y ) ) )
 80036be:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 80036c2:	f9b0 300a 	ldrsh.w	r3, [r0, #10]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	bfb4      	ite	lt
 80036ca:	2200      	movlt	r2, #0
 80036cc:	2201      	movge	r2, #1
 80036ce:	f9b0 1006 	ldrsh.w	r1, [r0, #6]
 80036d2:	428b      	cmp	r3, r1
 80036d4:	bfac      	ite	ge
 80036d6:	2300      	movge	r3, #0
 80036d8:	2301      	movlt	r3, #1
 80036da:	429a      	cmp	r2, r3
 80036dc:	d02b      	beq.n	8003736 <RhoUtility_CorrectPredictionAmbiguity+0x9e>
        RhoUtility.Predict.RedistributeDensities( core );
 80036de:	4628      	mov	r0, r5
 80036e0:	f7ff feec 	bl	80034bc <RhoUtility_RedistributeDensities>
        _->quadrant_check = (  core->quadrant_final[0] > core->quadrant_final[1] ) + ( core->quadrant_final[2] < core->quadrant_final[3] ) - 1;
 80036e4:	f8d5 137c 	ldr.w	r1, [r5, #892]	; 0x37c
 80036e8:	f8d5 2380 	ldr.w	r2, [r5, #896]	; 0x380
 80036ec:	f8d5 3384 	ldr.w	r3, [r5, #900]	; 0x384
 80036f0:	f8d5 0388 	ldr.w	r0, [r5, #904]	; 0x388
 80036f4:	4283      	cmp	r3, r0
 80036f6:	bf2c      	ite	cs
 80036f8:	2300      	movcs	r3, #0
 80036fa:	2301      	movcc	r3, #1
 80036fc:	4291      	cmp	r1, r2
 80036fe:	bf98      	it	ls
 8003700:	3b01      	subls	r3, #1
 8003702:	7323      	strb	r3, [r4, #12]
        if( ( _->primary.x > _->secondary.x ) ^ ( ( _->quadrant_check > 0 ) ^ ( _->primary.y < _->secondary.y ) ) )
 8003704:	f9b4 1000 	ldrsh.w	r1, [r4]
 8003708:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 800370c:	4281      	cmp	r1, r0
 800370e:	bfd4      	ite	le
 8003710:	2500      	movle	r5, #0
 8003712:	2501      	movgt	r5, #1
 8003714:	f9b4 2002 	ldrsh.w	r2, [r4, #2]
 8003718:	f9b4 6006 	ldrsh.w	r6, [r4, #6]
 800371c:	42b2      	cmp	r2, r6
 800371e:	bfac      	ite	ge
 8003720:	2200      	movge	r2, #0
 8003722:	2201      	movlt	r2, #1
 8003724:	2b00      	cmp	r3, #0
 8003726:	bfd4      	ite	le
 8003728:	4613      	movle	r3, r2
 800372a:	f082 0301 	eorgt.w	r3, r2, #1
 800372e:	42ab      	cmp	r3, r5
 8003730:	d001      	beq.n	8003736 <RhoUtility_CorrectPredictionAmbiguity+0x9e>
            SWAP(_->primary.x, _->secondary.x);
 8003732:	8020      	strh	r0, [r4, #0]
 8003734:	80a1      	strh	r1, [r4, #4]
}
 8003736:	bd70      	pop	{r4, r5, r6, pc}

08003738 <RhoUtility_GenerateRegionScore>:

void RhoUtility_GenerateRegionScore( region_t * region, density_t total_density, byte_t peak )
{
 8003738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800373c:	4604      	mov	r4, r0
 800373e:	4688      	mov	r8, r1
 8003740:	4615      	mov	r5, r2
    floating_t
        delta_d = ( (floating_t)region->density / (floating_t)total_density) - 0.5,
 8003742:	8840      	ldrh	r0, [r0, #2]
 8003744:	f7fc ff06 	bl	8000554 <__aeabi_ui2d>
 8003748:	4606      	mov	r6, r0
 800374a:	460f      	mov	r7, r1
 800374c:	4640      	mov	r0, r8
 800374e:	f7fc ff01 	bl	8000554 <__aeabi_ui2d>
 8003752:	4602      	mov	r2, r0
 8003754:	460b      	mov	r3, r1
 8003756:	4630      	mov	r0, r6
 8003758:	4639      	mov	r1, r7
 800375a:	f7fd f89f 	bl	800089c <__aeabi_ddiv>
 800375e:	2200      	movs	r2, #0
 8003760:	4b1a      	ldr	r3, [pc, #104]	; (80037cc <RhoUtility_GenerateRegionScore+0x94>)
 8003762:	f7fc fdb9 	bl	80002d8 <__aeabi_dsub>
 8003766:	4680      	mov	r8, r0
 8003768:	4689      	mov	r9, r1
        delta_p = (floating_t)peak / (floating_t)region->maximum;
 800376a:	4628      	mov	r0, r5
 800376c:	f7fc fef2 	bl	8000554 <__aeabi_ui2d>
 8003770:	4606      	mov	r6, r0
 8003772:	460f      	mov	r7, r1
 8003774:	8820      	ldrh	r0, [r4, #0]
 8003776:	f7fc feed 	bl	8000554 <__aeabi_ui2d>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	4630      	mov	r0, r6
 8003780:	4639      	mov	r1, r7
 8003782:	f7fd f88b 	bl	800089c <__aeabi_ddiv>
 8003786:	4606      	mov	r6, r0
 8003788:	460f      	mov	r7, r1
    region->score = sqrt( REGION_SCORE_FACTOR * ( ( delta_d * delta_d ) + ( delta_p * delta_p ) ) );
 800378a:	4642      	mov	r2, r8
 800378c:	464b      	mov	r3, r9
 800378e:	4640      	mov	r0, r8
 8003790:	4649      	mov	r1, r9
 8003792:	f7fc ff59 	bl	8000648 <__aeabi_dmul>
 8003796:	4680      	mov	r8, r0
 8003798:	4689      	mov	r9, r1
 800379a:	4632      	mov	r2, r6
 800379c:	463b      	mov	r3, r7
 800379e:	4630      	mov	r0, r6
 80037a0:	4639      	mov	r1, r7
 80037a2:	f7fc ff51 	bl	8000648 <__aeabi_dmul>
 80037a6:	4602      	mov	r2, r0
 80037a8:	460b      	mov	r3, r1
 80037aa:	4640      	mov	r0, r8
 80037ac:	4649      	mov	r1, r9
 80037ae:	f7fc fd95 	bl	80002dc <__adddf3>
 80037b2:	2200      	movs	r2, #0
 80037b4:	4b05      	ldr	r3, [pc, #20]	; (80037cc <RhoUtility_GenerateRegionScore+0x94>)
 80037b6:	f7fc ff47 	bl	8000648 <__aeabi_dmul>
 80037ba:	ec41 0b10 	vmov	d0, r0, r1
 80037be:	f006 f92b 	bl	8009a18 <sqrt>
 80037c2:	ed84 0b04 	vstr	d0, [r4, #16]
    if( region->score > 100. )
        printf("");
}
 80037c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037ca:	bf00      	nop
 80037cc:	3fe00000 	.word	0x3fe00000

080037d0 <RhoUtility_ScoreRegions>:
    _->recalculate = false;
 80037d0:	2300      	movs	r3, #0
 80037d2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    if(_->filtered_density > 0 )
 80037d6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f040 80c1 	bne.w	8003960 <RhoUtility_ScoreRegions+0x190>
 80037de:	4770      	bx	lr
                ? _->recalculation_chaos : _->chaos;
 80037e0:	e9d5 8916 	ldrd	r8, r9, [r5, #88]	; 0x58
            _->recalculation_chaos = ZDIV_LNUM;
 80037e4:	2200      	movs	r2, #0
 80037e6:	4b66      	ldr	r3, [pc, #408]	; (8003980 <RhoUtility_ScoreRegions+0x1b0>)
 80037e8:	e9c5 2318 	strd	r2, r3, [r5, #96]	; 0x60
            if( curr->score > chaos )
 80037ec:	f10b 0318 	add.w	r3, fp, #24
 80037f0:	eb06 1343 	add.w	r3, r6, r3, lsl #5
 80037f4:	ed93 8b00 	vldr	d8, [r3]
 80037f8:	4642      	mov	r2, r8
 80037fa:	464b      	mov	r3, r9
 80037fc:	ec51 0b18 	vmov	r0, r1, d8
 8003800:	f7fd f9b2 	bl	8000b68 <__aeabi_dcmpgt>
 8003804:	bb80      	cbnz	r0, 8003868 <RhoUtility_ScoreRegions+0x98>
        for(uint8_t i = 0; i < _->total_regions; i++)
 8003806:	3401      	adds	r4, #1
 8003808:	b2e4      	uxtb	r4, r4
 800380a:	4627      	mov	r7, r4
 800380c:	f9b5 3010 	ldrsh.w	r3, [r5, #16]
 8003810:	429c      	cmp	r4, r3
 8003812:	f280 8092 	bge.w	800393a <RhoUtility_ScoreRegions+0x16a>
            if(!prediction->regions_order[i].valid) continue;
 8003816:	f504 73dc 	add.w	r3, r4, #440	; 0x1b8
 800381a:	f816 3013 	ldrb.w	r3, [r6, r3, lsl #1]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0f1      	beq.n	8003806 <RhoUtility_ScoreRegions+0x36>
            uint8_t jo = prediction->regions_order[i].index;
 8003822:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8003826:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800382a:	f893 b001 	ldrb.w	fp, [r3, #1]
            region_t * curr = &prediction->regions[jo];
 800382e:	ea4f 104b 	mov.w	r0, fp, lsl #5
 8003832:	f500 703c 	add.w	r0, r0, #752	; 0x2f0
            RhoUtility.Generate.RegionScore( curr, _->filtered_density, _->maximum );
 8003836:	f895 2020 	ldrb.w	r2, [r5, #32]
 800383a:	8e29      	ldrh	r1, [r5, #48]	; 0x30
 800383c:	4430      	add	r0, r6
 800383e:	f7ff ff7b 	bl	8003738 <RhoUtility_GenerateRegionScore>
            floating_t chaos = ( _->recalculation_chaos > 0 && _->recalculation_chaos < ZDIV_LNUM )
 8003842:	e9d5 8918 	ldrd	r8, r9, [r5, #96]	; 0x60
                ? _->recalculation_chaos : _->chaos;
 8003846:	2200      	movs	r2, #0
 8003848:	2300      	movs	r3, #0
 800384a:	4640      	mov	r0, r8
 800384c:	4649      	mov	r1, r9
 800384e:	f7fd f98b 	bl	8000b68 <__aeabi_dcmpgt>
 8003852:	2800      	cmp	r0, #0
 8003854:	d0c4      	beq.n	80037e0 <RhoUtility_ScoreRegions+0x10>
            floating_t chaos = ( _->recalculation_chaos > 0 && _->recalculation_chaos < ZDIV_LNUM )
 8003856:	2200      	movs	r2, #0
 8003858:	4b49      	ldr	r3, [pc, #292]	; (8003980 <RhoUtility_ScoreRegions+0x1b0>)
 800385a:	4640      	mov	r0, r8
 800385c:	4649      	mov	r1, r9
 800385e:	f7fd f965 	bl	8000b2c <__aeabi_dcmplt>
 8003862:	2800      	cmp	r0, #0
 8003864:	d1be      	bne.n	80037e4 <RhoUtility_ScoreRegions+0x14>
 8003866:	e7bb      	b.n	80037e0 <RhoUtility_ScoreRegions+0x10>
                _->recalculation_chaos = MIN( curr->score, _->recalculation_chaos );
 8003868:	2200      	movs	r2, #0
 800386a:	4b45      	ldr	r3, [pc, #276]	; (8003980 <RhoUtility_ScoreRegions+0x1b0>)
 800386c:	ec51 0b18 	vmov	r0, r1, d8
 8003870:	f7fd f95c 	bl	8000b2c <__aeabi_dcmplt>
 8003874:	b908      	cbnz	r0, 800387a <RhoUtility_ScoreRegions+0xaa>
 8003876:	ed9f 8b40 	vldr	d8, [pc, #256]	; 8003978 <RhoUtility_ScoreRegions+0x1a8>
 800387a:	ed85 8b18 	vstr	d8, [r5, #96]	; 0x60
                LOG_RHO(RHO_DEBUG_DETECT_2, "%s:%d> R%d Score: %.4f | Chaos: %.4f\n", prediction->name, _->cycle, jo, curr->score, chaos);
 800387e:	2402      	movs	r4, #2
 8003880:	e004      	b.n	800388c <RhoUtility_ScoreRegions+0xbc>
 8003882:	2009      	movs	r0, #9
 8003884:	f003 ffa0 	bl	80077c8 <putchar>
 8003888:	3401      	adds	r4, #1
 800388a:	b2e4      	uxtb	r4, r4
 800388c:	2c03      	cmp	r4, #3
 800388e:	d9f8      	bls.n	8003882 <RhoUtility_ScoreRegions+0xb2>
 8003890:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003894:	f10b 0318 	add.w	r3, fp, #24
 8003898:	eb06 1343 	add.w	r3, r6, r3, lsl #5
 800389c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a0:	e9cd 2300 	strd	r2, r3, [sp]
 80038a4:	465b      	mov	r3, fp
 80038a6:	f9b5 2008 	ldrsh.w	r2, [r5, #8]
 80038aa:	6831      	ldr	r1, [r6, #0]
 80038ac:	4835      	ldr	r0, [pc, #212]	; (8003984 <RhoUtility_ScoreRegions+0x1b4>)
 80038ae:	f3af 8000 	nop.w
                _->recalculate = true;
 80038b2:	2301      	movs	r3, #1
 80038b4:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
                prediction->regions_order[i].valid = false;
 80038b8:	f507 77dc 	add.w	r7, r7, #440	; 0x1b8
 80038bc:	2300      	movs	r3, #0
 80038be:	f806 3017 	strb.w	r3, [r6, r7, lsl #1]
                sdensity_t current_peak = (sdensity_t)density_map->map[curr->location];
 80038c2:	f8da 3000 	ldr.w	r3, [sl]
 80038c6:	eb06 124b 	add.w	r2, r6, fp, lsl #5
 80038ca:	f9b2 22f4 	ldrsh.w	r2, [r2, #756]	; 0x2f4
 80038ce:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
                _->filter_peak_2 = current_peak << 1;
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	0051      	lsls	r1, r2, #1
 80038d6:	8369      	strh	r1, [r5, #26]
                if( current_peak < _->filter_peak)
 80038d8:	8b29      	ldrh	r1, [r5, #24]
 80038da:	428b      	cmp	r3, r1
 80038dc:	da32      	bge.n	8003944 <RhoUtility_ScoreRegions+0x174>
                    _->filter_band_lower += abs( (sdensity_t)_->filter_band_lower - current_peak) >> 1;
 80038de:	8ba9      	ldrh	r1, [r5, #28]
 80038e0:	f9b5 201c 	ldrsh.w	r2, [r5, #28]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	bfb8      	it	lt
 80038ea:	425b      	neglt	r3, r3
 80038ec:	eb01 0363 	add.w	r3, r1, r3, asr #1
 80038f0:	83ab      	strh	r3, [r5, #28]
                index_t half_region_width = curr->width >> 1;
 80038f2:	eb06 124b 	add.w	r2, r6, fp, lsl #5
 80038f6:	f9b2 32f6 	ldrsh.w	r3, [r2, #758]	; 0x2f6
 80038fa:	1058      	asrs	r0, r3, #1
                if(curr->location - half_region_width > _->range[_->cycle_])
 80038fc:	f9b2 22f4 	ldrsh.w	r2, [r2, #756]	; 0x2f4
 8003900:	eba2 0363 	sub.w	r3, r2, r3, asr #1
 8003904:	f9b5 100a 	ldrsh.w	r1, [r5, #10]
 8003908:	eb05 0441 	add.w	r4, r5, r1, lsl #1
 800390c:	f9b4 4002 	ldrsh.w	r4, [r4, #2]
 8003910:	42a3      	cmp	r3, r4
 8003912:	dd19      	ble.n	8003948 <RhoUtility_ScoreRegions+0x178>
                    _->end = curr->location - half_region_width;
 8003914:	b293      	uxth	r3, r2
 8003916:	1a1b      	subs	r3, r3, r0
 8003918:	82eb      	strh	r3, [r5, #22]
                if(curr->location + half_region_width < _->range[_->cycle])
 800391a:	eb06 164b 	add.w	r6, r6, fp, lsl #5
 800391e:	f9b6 22f4 	ldrsh.w	r2, [r6, #756]	; 0x2f4
 8003922:	1884      	adds	r4, r0, r2
 8003924:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 8003928:	eb05 0143 	add.w	r1, r5, r3, lsl #1
 800392c:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 8003930:	428c      	cmp	r4, r1
 8003932:	da0f      	bge.n	8003954 <RhoUtility_ScoreRegions+0x184>
                    _->start = curr->location + half_region_width;
 8003934:	fa10 f282 	uxtah	r2, r0, r2
 8003938:	82aa      	strh	r2, [r5, #20]
}
 800393a:	b005      	add	sp, #20
 800393c:	ecbd 8b02 	vpop	{d8}
 8003940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                else _->filter_band_lower = current_peak;
 8003944:	83aa      	strh	r2, [r5, #28]
 8003946:	e7d4      	b.n	80038f2 <RhoUtility_ScoreRegions+0x122>
                else _->end = _->range[_->cycle_];
 8003948:	eb05 0141 	add.w	r1, r5, r1, lsl #1
 800394c:	f9b1 3002 	ldrsh.w	r3, [r1, #2]
 8003950:	82eb      	strh	r3, [r5, #22]
 8003952:	e7e2      	b.n	800391a <RhoUtility_ScoreRegions+0x14a>
                else _->start = _->range[_->cycle];
 8003954:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8003958:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800395c:	82ab      	strh	r3, [r5, #20]
 800395e:	e7ec      	b.n	800393a <RhoUtility_ScoreRegions+0x16a>
{
 8003960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003964:	ed2d 8b02 	vpush	{d8}
 8003968:	b085      	sub	sp, #20
 800396a:	4605      	mov	r5, r0
 800396c:	468a      	mov	sl, r1
 800396e:	4616      	mov	r6, r2
        for(uint8_t i = 0; i < _->total_regions; i++)
 8003970:	2400      	movs	r4, #0
 8003972:	e74a      	b.n	800380a <RhoUtility_ScoreRegions+0x3a>
 8003974:	f3af 8000 	nop.w
 8003978:	00000000 	.word	0x00000000
 800397c:	40900000 	.word	0x40900000
 8003980:	40900000 	.word	0x40900000
 8003984:	0800adc8 	.word	0x0800adc8

08003988 <RhoUtility_PerformDetect>:
{
 8003988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800398c:	ed2d 8b02 	vpush	{d8}
 8003990:	b085      	sub	sp, #20
 8003992:	4604      	mov	r4, r0
 8003994:	460d      	mov	r5, r1
 8003996:	4616      	mov	r6, r2
    _->raw_density_moment = 0;
 8003998:	2300      	movs	r3, #0
 800399a:	6383      	str	r3, [r0, #56]	; 0x38
    _->total_density = 0;
 800399c:	62c3      	str	r3, [r0, #44]	; 0x2c
    _->filtered_density = 0;
 800399e:	6303      	str	r3, [r0, #48]	; 0x30
    DUAL_FILTER_CYCLE(_->cycle)
 80039a0:	8103      	strh	r3, [r0, #8]
 80039a2:	2301      	movs	r3, #1
 80039a4:	8143      	strh	r3, [r0, #10]
 80039a6:	e152      	b.n	8003c4e <RhoUtility_PerformDetect+0x2c6>
        if(_->filter_peak > _->filter_variance)
 80039a8:	8b22      	ldrh	r2, [r4, #24]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	dd04      	ble.n	80039b8 <RhoUtility_PerformDetect+0x30>
            _->filter_band_lower = _->filter_peak - _->filter_variance;
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	83a3      	strh	r3, [r4, #28]
        return true;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e16b      	b.n	8003c90 <RhoUtility_PerformDetect+0x308>
            _->filter_band_lower = 0;
 80039b8:	2300      	movs	r3, #0
 80039ba:	83a3      	strh	r3, [r4, #28]
 80039bc:	e7fa      	b.n	80039b4 <RhoUtility_PerformDetect+0x2c>
                LOG_RHO(RHO_DEBUG_DETECT_2, "%s:%d> Recalc: %d\n", prediction->name, _->cycle, _->recalculation_counter);
 80039be:	2009      	movs	r0, #9
 80039c0:	f003 ff02 	bl	80077c8 <putchar>
 80039c4:	3701      	adds	r7, #1
 80039c6:	b2ff      	uxtb	r7, r7
 80039c8:	2f03      	cmp	r7, #3
 80039ca:	d9f8      	bls.n	80039be <RhoUtility_PerformDetect+0x36>
 80039cc:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80039d0:	f9b4 2008 	ldrsh.w	r2, [r4, #8]
 80039d4:	6831      	ldr	r1, [r6, #0]
 80039d6:	48b8      	ldr	r0, [pc, #736]	; (8003cb8 <RhoUtility_PerformDetect+0x330>)
 80039d8:	f3af 8000 	nop.w
    BOUNDED_CYCLE_DUAL(_->x, _->start, _->end, _->curr, density_map->map, _->background_curr, density_map->background)
 80039dc:	f9b4 3014 	ldrsh.w	r3, [r4, #20]
 80039e0:	8263      	strh	r3, [r4, #18]
 80039e2:	2300      	movs	r3, #0
 80039e4:	8463      	strh	r3, [r4, #34]	; 0x22
 80039e6:	83e3      	strh	r3, [r4, #30]
 80039e8:	e027      	b.n	8003a3a <RhoUtility_PerformDetect+0xb2>
    if( _->curr >= _->background_curr )
 80039ea:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 80039ee:	8be2      	ldrh	r2, [r4, #30]
 80039f0:	4293      	cmp	r3, r2
 80039f2:	db0e      	blt.n	8003a12 <RhoUtility_PerformDetect+0x8a>
        _->total_density += _->curr;
 80039f4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80039f6:	441a      	add	r2, r3
 80039f8:	62e2      	str	r2, [r4, #44]	; 0x2c
        _->raw_density_moment += _->curr * (density_t)_->x;
 80039fa:	f9b4 2012 	ldrsh.w	r2, [r4, #18]
 80039fe:	b292      	uxth	r2, r2
 8003a00:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003a02:	fb02 1203 	mla	r2, r2, r3, r1
 8003a06:	63a2      	str	r2, [r4, #56]	; 0x38
        if(_->curr > _->maximum)
 8003a08:	8c22      	ldrh	r2, [r4, #32]
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	dd24      	ble.n	8003a58 <RhoUtility_PerformDetect+0xd0>
            _->maximum = _->curr;
 8003a0e:	8423      	strh	r3, [r4, #32]
 8003a10:	e022      	b.n	8003a58 <RhoUtility_PerformDetect+0xd0>
        _->curr = 0;
 8003a12:	2300      	movs	r3, #0
 8003a14:	8463      	strh	r3, [r4, #34]	; 0x22
}
 8003a16:	e01f      	b.n	8003a58 <RhoUtility_PerformDetect+0xd0>
        _->width++;
 8003a18:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	81e3      	strh	r3, [r4, #14]
    BOUNDED_CYCLE_DUAL(_->x, _->start, _->end, _->curr, density_map->map, _->background_curr, density_map->background)
 8003a20:	f9b4 3012 	ldrsh.w	r3, [r4, #18]
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b21b      	sxth	r3, r3
 8003a28:	8263      	strh	r3, [r4, #18]
 8003a2a:	682a      	ldr	r2, [r5, #0]
 8003a2c:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8003a30:	8462      	strh	r2, [r4, #34]	; 0x22
 8003a32:	686a      	ldr	r2, [r5, #4]
 8003a34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a38:	83e3      	strh	r3, [r4, #30]
 8003a3a:	f9b4 3012 	ldrsh.w	r3, [r4, #18]
 8003a3e:	f9b4 2016 	ldrsh.w	r2, [r4, #22]
 8003a42:	4293      	cmp	r3, r2
 8003a44:	f340 80bd 	ble.w	8003bc2 <RhoUtility_PerformDetect+0x23a>
        density_map->bound[_->x] = 0;
 8003a48:	68aa      	ldr	r2, [r5, #8]
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        if( !_->recalculate )
 8003a50:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d0c8      	beq.n	80039ea <RhoUtility_PerformDetect+0x62>
    if( _->curr > _->filter_band_lower)
 8003a58:	f9b4 7022 	ldrsh.w	r7, [r4, #34]	; 0x22
 8003a5c:	8ba3      	ldrh	r3, [r4, #28]
 8003a5e:	429f      	cmp	r7, r3
 8003a60:	dd24      	ble.n	8003aac <RhoUtility_PerformDetect+0x124>
        _->has_region = 1;
 8003a62:	2201      	movs	r2, #1
 8003a64:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        _->gap_counter = 0;
 8003a68:	2200      	movs	r2, #0
 8003a6a:	81a2      	strh	r2, [r4, #12]
        _->curr -= _->filter_band_lower;
 8003a6c:	1aff      	subs	r7, r7, r3
 8003a6e:	b23f      	sxth	r7, r7
 8003a70:	8467      	strh	r7, [r4, #34]	; 0x22
        if( _->curr >= 0 )
 8003a72:	4297      	cmp	r7, r2
 8003a74:	dbd0      	blt.n	8003a18 <RhoUtility_PerformDetect+0x90>
           RhoUtility.Generate.CumulativeMoments( (floating_t)_->curr, (floating_t)_->x, &_->average_curr, &_->average_moment, &_->average_counter );
 8003a76:	f104 0a40 	add.w	sl, r4, #64	; 0x40
 8003a7a:	f104 0950 	add.w	r9, r4, #80	; 0x50
 8003a7e:	f104 0848 	add.w	r8, r4, #72	; 0x48
 8003a82:	f9b4 0012 	ldrsh.w	r0, [r4, #18]
 8003a86:	f7fc fd75 	bl	8000574 <__aeabi_i2d>
 8003a8a:	ec41 0b18 	vmov	d8, r0, r1
 8003a8e:	4638      	mov	r0, r7
 8003a90:	f7fc fd70 	bl	8000574 <__aeabi_i2d>
 8003a94:	ec41 0b10 	vmov	d0, r0, r1
 8003a98:	4652      	mov	r2, sl
 8003a9a:	4649      	mov	r1, r9
 8003a9c:	4640      	mov	r0, r8
 8003a9e:	eeb0 1a48 	vmov.f32	s2, s16
 8003aa2:	eef0 1a68 	vmov.f32	s3, s17
 8003aa6:	f000 ff69 	bl	800497c <GenerateCumulativeMomentsStatistics>
 8003aaa:	e7b5      	b.n	8003a18 <RhoUtility_PerformDetect+0x90>
    else if( ++_->gap_counter > RHO_GAP_MAX && _->has_region && _->total_regions < MAX_REGIONS
 8003aac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	b21b      	sxth	r3, r3
 8003ab4:	81a3      	strh	r3, [r4, #12]
 8003ab6:	2b05      	cmp	r3, #5
 8003ab8:	dd7c      	ble.n	8003bb4 <RhoUtility_PerformDetect+0x22c>
 8003aba:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d078      	beq.n	8003bb4 <RhoUtility_PerformDetect+0x22c>
 8003ac2:	f9b4 7010 	ldrsh.w	r7, [r4, #16]
 8003ac6:	2f03      	cmp	r7, #3
 8003ac8:	dc74      	bgt.n	8003bb4 <RhoUtility_PerformDetect+0x22c>
        _->current_density = (density_2d_t)_->average_curr;
 8003aca:	e9d4 ab12 	ldrd	sl, fp, [r4, #72]	; 0x48
 8003ace:	4650      	mov	r0, sl
 8003ad0:	4659      	mov	r1, fp
 8003ad2:	f7fd f891 	bl	8000bf8 <__aeabi_d2uiz>
 8003ad6:	4680      	mov	r8, r0
 8003ad8:	62a0      	str	r0, [r4, #40]	; 0x28
        _->filtered_density += _->current_density;
 8003ada:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003adc:	4403      	add	r3, r0
 8003ade:	6323      	str	r3, [r4, #48]	; 0x30
        if( _->current_density > MIN_REGION_DENSITY)
 8003ae0:	2802      	cmp	r0, #2
 8003ae2:	d946      	bls.n	8003b72 <RhoUtility_PerformDetect+0x1ea>
            index_t loc = (index_t)ZDIV( _->average_moment, _->average_curr );
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	4650      	mov	r0, sl
 8003aea:	4659      	mov	r1, fp
 8003aec:	f7fd f814 	bl	8000b18 <__aeabi_dcmpeq>
 8003af0:	b150      	cbz	r0, 8003b08 <RhoUtility_PerformDetect+0x180>
 8003af2:	2200      	movs	r2, #0
 8003af4:	2300      	movs	r3, #0
 8003af6:	e9d4 0114 	ldrd	r0, r1, [r4, #80]	; 0x50
 8003afa:	f7fd f80d 	bl	8000b18 <__aeabi_dcmpeq>
 8003afe:	2800      	cmp	r0, #0
 8003b00:	d044      	beq.n	8003b8c <RhoUtility_PerformDetect+0x204>
 8003b02:	f04f 0a00 	mov.w	sl, #0
 8003b06:	e009      	b.n	8003b1c <RhoUtility_PerformDetect+0x194>
 8003b08:	4652      	mov	r2, sl
 8003b0a:	465b      	mov	r3, fp
 8003b0c:	e9d4 0114 	ldrd	r0, r1, [r4, #80]	; 0x50
 8003b10:	f7fc fec4 	bl	800089c <__aeabi_ddiv>
 8003b14:	f7fd f848 	bl	8000ba8 <__aeabi_d2iz>
 8003b18:	fa0f fa80 	sxth.w	sl, r0
            uint8_t next_index = _->total_regions;
 8003b1c:	b2ff      	uxtb	r7, r7
            if(_->recalculate)
 8003b1e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d141      	bne.n	8003baa <RhoUtility_PerformDetect+0x222>
            prediction->regions[prediction->regions_order[next_index].index] = (region_t){ density_map->map[loc], _->current_density, loc, _->width };
 8003b26:	f507 7bdc 	add.w	fp, r7, #440	; 0x1b8
 8003b2a:	eb06 034b 	add.w	r3, r6, fp, lsl #1
 8003b2e:	f893 9001 	ldrb.w	r9, [r3, #1]
 8003b32:	682b      	ldr	r3, [r5, #0]
 8003b34:	f833 301a 	ldrh.w	r3, [r3, sl, lsl #1]
 8003b38:	9302      	str	r3, [sp, #8]
 8003b3a:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
 8003b3e:	9203      	str	r2, [sp, #12]
 8003b40:	eb06 1949 	add.w	r9, r6, r9, lsl #5
 8003b44:	2220      	movs	r2, #32
 8003b46:	2100      	movs	r1, #0
 8003b48:	f509 703c 	add.w	r0, r9, #752	; 0x2f0
 8003b4c:	f003 f920 	bl	8006d90 <memset>
 8003b50:	9b02      	ldr	r3, [sp, #8]
 8003b52:	f8a9 32f0 	strh.w	r3, [r9, #752]	; 0x2f0
 8003b56:	f8a9 82f2 	strh.w	r8, [r9, #754]	; 0x2f2
 8003b5a:	f8a9 a2f4 	strh.w	sl, [r9, #756]	; 0x2f4
 8003b5e:	9a03      	ldr	r2, [sp, #12]
 8003b60:	f8a9 22f6 	strh.w	r2, [r9, #758]	; 0x2f6
            prediction->regions_order[next_index].valid = true;
 8003b64:	2301      	movs	r3, #1
 8003b66:	f806 301b 	strb.w	r3, [r6, fp, lsl #1]
            if(next_index == _->total_regions)
 8003b6a:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
 8003b6e:	429f      	cmp	r7, r3
 8003b70:	d01d      	beq.n	8003bae <RhoUtility_PerformDetect+0x226>
        _->average_moment = 0.; _->average_curr = 0.; _->average_counter = 0.;
 8003b72:	2200      	movs	r2, #0
 8003b74:	2300      	movs	r3, #0
 8003b76:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50
 8003b7a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003b7e:	e9c4 2310 	strd	r2, r3, [r4, #64]	; 0x40
        _->has_region = 0; _->gap_counter = 0;
 8003b82:	2300      	movs	r3, #0
 8003b84:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8003b88:	81a3      	strh	r3, [r4, #12]
 8003b8a:	e749      	b.n	8003a20 <RhoUtility_PerformDetect+0x98>
            index_t loc = (index_t)ZDIV( _->average_moment, _->average_curr );
 8003b8c:	f44f 6a80 	mov.w	sl, #1024	; 0x400
 8003b90:	e7c4      	b.n	8003b1c <RhoUtility_PerformDetect+0x194>
                for( uint8_t i = 0; i < next_index; i++ )
 8003b92:	3301      	adds	r3, #1
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	429f      	cmp	r7, r3
 8003b98:	d9c5      	bls.n	8003b26 <RhoUtility_PerformDetect+0x19e>
                    if( !prediction->regions_order[i].valid )
 8003b9a:	f503 72dc 	add.w	r2, r3, #440	; 0x1b8
 8003b9e:	f816 2012 	ldrb.w	r2, [r6, r2, lsl #1]
 8003ba2:	2a00      	cmp	r2, #0
 8003ba4:	d1f5      	bne.n	8003b92 <RhoUtility_PerformDetect+0x20a>
                        next_index = i;
 8003ba6:	461f      	mov	r7, r3
 8003ba8:	e7bd      	b.n	8003b26 <RhoUtility_PerformDetect+0x19e>
                for( uint8_t i = 0; i < next_index; i++ )
 8003baa:	2300      	movs	r3, #0
 8003bac:	e7f3      	b.n	8003b96 <RhoUtility_PerformDetect+0x20e>
                _->total_regions++;
 8003bae:	3301      	adds	r3, #1
 8003bb0:	8223      	strh	r3, [r4, #16]
 8003bb2:	e7de      	b.n	8003b72 <RhoUtility_PerformDetect+0x1ea>
    else if (!_->has_region )
 8003bb4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f47f af31 	bne.w	8003a20 <RhoUtility_PerformDetect+0x98>
        _->width = 0;
 8003bbe:	81e3      	strh	r3, [r4, #14]
 8003bc0:	e72e      	b.n	8003a20 <RhoUtility_PerformDetect+0x98>
                if( !_->recalculate ) RhoUtility.Detect.CalculateChaos( _, prediction );
 8003bc2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003bc6:	b1ab      	cbz	r3, 8003bf4 <RhoUtility_PerformDetect+0x26c>
                RhoUtility.Detect.ScoreRegions( _, density_map, prediction );
 8003bc8:	4632      	mov	r2, r6
 8003bca:	4629      	mov	r1, r5
 8003bcc:	4620      	mov	r0, r4
 8003bce:	f7ff fdff 	bl	80037d0 <RhoUtility_ScoreRegions>
                if(_->recalculation_counter == 0) _->first_filtered_density = _->filtered_density;
 8003bd2:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8003bd6:	b90b      	cbnz	r3, 8003bdc <RhoUtility_PerformDetect+0x254>
 8003bd8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003bda:	6362      	str	r2, [r4, #52]	; 0x34
            } while( _->recalculate && ++_->recalculation_counter < MAX_RHO_RECALCULATION_LEVEL );
 8003bdc:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003be0:	2a00      	cmp	r2, #0
 8003be2:	d057      	beq.n	8003c94 <RhoUtility_PerformDetect+0x30c>
 8003be4:	3301      	adds	r3, #1
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d851      	bhi.n	8003c94 <RhoUtility_PerformDetect+0x30c>
                LOG_RHO(RHO_DEBUG_DETECT_2, "%s:%d> Recalc: %d\n", prediction->name, _->cycle, _->recalculation_counter);
 8003bf0:	2702      	movs	r7, #2
 8003bf2:	e6e9      	b.n	80039c8 <RhoUtility_PerformDetect+0x40>
                if( !_->recalculate ) RhoUtility.Detect.CalculateChaos( _, prediction );
 8003bf4:	4631      	mov	r1, r6
 8003bf6:	4620      	mov	r0, r4
 8003bf8:	f7fe fbdc 	bl	80023b4 <RhoUtility_CalculateChaos>
 8003bfc:	e7e4      	b.n	8003bc8 <RhoUtility_PerformDetect+0x240>
        LOG_RHO(RHO_DEBUG_DETECT_2, "%s:%d> Peak: %d\n", prediction->name, _->cycle, prediction->previous_peak[_->cycle]);
 8003bfe:	2009      	movs	r0, #9
 8003c00:	f003 fde2 	bl	80077c8 <putchar>
 8003c04:	3701      	adds	r7, #1
 8003c06:	b2ff      	uxtb	r7, r7
 8003c08:	2f03      	cmp	r7, #3
 8003c0a:	d9f8      	bls.n	8003bfe <RhoUtility_PerformDetect+0x276>
 8003c0c:	f9b4 2008 	ldrsh.w	r2, [r4, #8]
 8003c10:	f502 73de 	add.w	r3, r2, #444	; 0x1bc
 8003c14:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8003c18:	885b      	ldrh	r3, [r3, #2]
 8003c1a:	6831      	ldr	r1, [r6, #0]
 8003c1c:	4827      	ldr	r0, [pc, #156]	; (8003cbc <RhoUtility_PerformDetect+0x334>)
 8003c1e:	f3af 8000 	nop.w
        prediction->previous_density[_->cycle] = _->first_filtered_density;
 8003c22:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
 8003c26:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003c28:	33e0      	adds	r3, #224	; 0xe0
 8003c2a:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
        density_map->max[_->cycle] = _->maximum;
 8003c2e:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
 8003c32:	f9b4 2020 	ldrsh.w	r2, [r4, #32]
 8003c36:	3304      	adds	r3, #4
 8003c38:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8003c3c:	809a      	strh	r2, [r3, #4]
    DUAL_FILTER_CYCLE(_->cycle)
 8003c3e:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
 8003c42:	3301      	adds	r3, #1
 8003c44:	8123      	strh	r3, [r4, #8]
 8003c46:	f9b4 300a 	ldrsh.w	r3, [r4, #10]
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	8163      	strh	r3, [r4, #10]
 8003c4e:	f9b4 300a 	ldrsh.w	r3, [r4, #10]
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	dc2d      	bgt.n	8003cb2 <RhoUtility_PerformDetect+0x32a>
        _->maximum  = 0;
 8003c56:	2200      	movs	r2, #0
 8003c58:	8422      	strh	r2, [r4, #32]
        _->start    = _->range[_->cycle];
 8003c5a:	f9b4 1008 	ldrsh.w	r1, [r4, #8]
 8003c5e:	eb04 0141 	add.w	r1, r4, r1, lsl #1
 8003c62:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 8003c66:	82a1      	strh	r1, [r4, #20]
        _->end      = _->range[_->cycle_];
 8003c68:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8003c6c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003c70:	82e3      	strh	r3, [r4, #22]
        _->recalculation_counter = 0;
 8003c72:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        _->recalculate = false;
 8003c76:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        RhoUtility.Predict.PeakFilter( _, density_map, prediction );
 8003c7a:	4632      	mov	r2, r6
 8003c7c:	4629      	mov	r1, r5
 8003c7e:	4620      	mov	r0, r4
 8003c80:	f7fe fb46 	bl	8002310 <RhoUtility_PredictPeakFilter>
    if( _->filter_variance > 0 )// && (_->filter_peak == 0 || _->filter_peak > _->filter_variance ))
 8003c84:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	; 0x24
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f73f ae8d 	bgt.w	80039a8 <RhoUtility_PerformDetect+0x20>
    return false;
 8003c8e:	2300      	movs	r3, #0
        if( RhoUtility.Detect.LowerBound( _ ) )
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1ad      	bne.n	8003bf0 <RhoUtility_PerformDetect+0x268>
        prediction->previous_peak[_->cycle] = BOUNDU( _->maximum, _->len );
 8003c94:	8c22      	ldrh	r2, [r4, #32]
 8003c96:	f9b4 3000 	ldrsh.w	r3, [r4]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	bfa8      	it	ge
 8003c9e:	461a      	movge	r2, r3
 8003ca0:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
 8003ca4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003ca8:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8003cac:	805a      	strh	r2, [r3, #2]
        LOG_RHO(RHO_DEBUG_DETECT_2, "%s:%d> Peak: %d\n", prediction->name, _->cycle, prediction->previous_peak[_->cycle]);
 8003cae:	2702      	movs	r7, #2
 8003cb0:	e7aa      	b.n	8003c08 <RhoUtility_PerformDetect+0x280>
    for( uint8_t i = 0; i < _->total_regions; i++ )
 8003cb2:	2300      	movs	r3, #0
    uint8_t valid_regions = 0;
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	e005      	b.n	8003cc4 <RhoUtility_PerformDetect+0x33c>
 8003cb8:	0800adf4 	.word	0x0800adf4
 8003cbc:	0800ae10 	.word	0x0800ae10
    for( uint8_t i = 0; i < _->total_regions; i++ )
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8003cc8:	428b      	cmp	r3, r1
 8003cca:	da08      	bge.n	8003cde <RhoUtility_PerformDetect+0x356>
        if( prediction->regions_order[i].valid ) valid_regions++;
 8003ccc:	f503 71dc 	add.w	r1, r3, #440	; 0x1b8
 8003cd0:	f816 1011 	ldrb.w	r1, [r6, r1, lsl #1]
 8003cd4:	2900      	cmp	r1, #0
 8003cd6:	d0f3      	beq.n	8003cc0 <RhoUtility_PerformDetect+0x338>
 8003cd8:	3201      	adds	r2, #1
 8003cda:	b2d2      	uxtb	r2, r2
 8003cdc:	e7f0      	b.n	8003cc0 <RhoUtility_PerformDetect+0x338>
    _->total_regions = valid_regions;
 8003cde:	8222      	strh	r2, [r4, #16]
    LOG_RHO(RHO_DEBUG_DETECT_2, "Regions: %d\n", _->total_regions);
 8003ce0:	2702      	movs	r7, #2
 8003ce2:	e004      	b.n	8003cee <RhoUtility_PerformDetect+0x366>
 8003ce4:	2009      	movs	r0, #9
 8003ce6:	f003 fd6f 	bl	80077c8 <putchar>
 8003cea:	3701      	adds	r7, #1
 8003cec:	b2ff      	uxtb	r7, r7
 8003cee:	2f03      	cmp	r7, #3
 8003cf0:	d9f8      	bls.n	8003ce4 <RhoUtility_PerformDetect+0x35c>
 8003cf2:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8003cf6:	4820      	ldr	r0, [pc, #128]	; (8003d78 <RhoUtility_PerformDetect+0x3f0>)
 8003cf8:	f3af 8000 	nop.w
    RhoUtility.Detect.SortRegions( _, prediction );
 8003cfc:	4631      	mov	r1, r6
 8003cfe:	4620      	mov	r0, r4
 8003d00:	f7fe fbc6 	bl	8002490 <RhoUtility_SortRegions>
    floating_t proposed_center = (floating_t)_->raw_density_moment/(floating_t)_->total_density;
 8003d04:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003d06:	f7fc fc25 	bl	8000554 <__aeabi_ui2d>
 8003d0a:	4680      	mov	r8, r0
 8003d0c:	4689      	mov	r9, r1
 8003d0e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003d10:	f7fc fc20 	bl	8000554 <__aeabi_ui2d>
 8003d14:	4602      	mov	r2, r0
 8003d16:	460b      	mov	r3, r1
 8003d18:	4640      	mov	r0, r8
 8003d1a:	4649      	mov	r1, r9
 8003d1c:	f7fc fdbe 	bl	800089c <__aeabi_ddiv>
 8003d20:	4680      	mov	r8, r0
 8003d22:	4689      	mov	r9, r1
    density_map->centroid = BOUNDU(proposed_center, density_map->length);
 8003d24:	f9b5 0010 	ldrsh.w	r0, [r5, #16]
 8003d28:	f7fc fc24 	bl	8000574 <__aeabi_i2d>
 8003d2c:	4682      	mov	sl, r0
 8003d2e:	468b      	mov	fp, r1
 8003d30:	4642      	mov	r2, r8
 8003d32:	464b      	mov	r3, r9
 8003d34:	f7fc fefa 	bl	8000b2c <__aeabi_dcmplt>
 8003d38:	b908      	cbnz	r0, 8003d3e <RhoUtility_PerformDetect+0x3b6>
 8003d3a:	46c2      	mov	sl, r8
 8003d3c:	46cb      	mov	fp, r9
 8003d3e:	e9c5 ab06 	strd	sl, fp, [r5, #24]
    LOG_RHO(RHO_DEBUG_DETECT, "%s> Centroid: %d | Moment: %d | Density: %d\n", prediction->name, (int)density_map->centroid, _->raw_density_moment, _->total_density);
 8003d42:	2702      	movs	r7, #2
 8003d44:	e004      	b.n	8003d50 <RhoUtility_PerformDetect+0x3c8>
 8003d46:	2009      	movs	r0, #9
 8003d48:	f003 fd3e 	bl	80077c8 <putchar>
 8003d4c:	3701      	adds	r7, #1
 8003d4e:	b2ff      	uxtb	r7, r7
 8003d50:	2f03      	cmp	r7, #3
 8003d52:	d9f8      	bls.n	8003d46 <RhoUtility_PerformDetect+0x3be>
 8003d54:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8003d56:	e9d5 0106 	ldrd	r0, r1, [r5, #24]
 8003d5a:	f7fc ff25 	bl	8000ba8 <__aeabi_d2iz>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	463b      	mov	r3, r7
 8003d66:	6831      	ldr	r1, [r6, #0]
 8003d68:	4804      	ldr	r0, [pc, #16]	; (8003d7c <RhoUtility_PerformDetect+0x3f4>)
 8003d6a:	f3af 8000 	nop.w
}
 8003d6e:	b005      	add	sp, #20
 8003d70:	ecbd 8b02 	vpop	{d8}
 8003d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d78:	0800ae28 	.word	0x0800ae28
 8003d7c:	0800ae3c 	.word	0x0800ae3c

08003d80 <RhoUtility_GenerateCentroid>:

/* Generic centroid and mass calculator */
density_2d_t RhoUtility_GenerateCentroid( density_map_unit_t * density_map, index_t length, index_t * centroid, register density_t thresh )
{
 8003d80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003d84:	ed2d 8b02 	vpush	{d8}
 8003d88:	b087      	sub	sp, #28
 8003d8a:	4680      	mov	r8, r0
 8003d8c:	460e      	mov	r6, r1
 8003d8e:	4691      	mov	r9, r2
 8003d90:	461f      	mov	r7, r3
    floating_t avg = 0, average_moment = 0, count = 0, total = 0;
 8003d92:	2200      	movs	r2, #0
 8003d94:	2300      	movs	r3, #0
 8003d96:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003d9a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d9e:	e9cd 2300 	strd	r2, r3, [sp]
    for( index_t i = 0; i < length; i++ )
 8003da2:	2400      	movs	r4, #0
 8003da4:	e014      	b.n	8003dd0 <RhoUtility_GenerateCentroid+0x50>
    {
        density_map_unit_t curr = density_map[i];
        if( curr > thresh )
        {
            /* Note only fraction m1/m0 is needed so either average method works*/
            RhoUtility.Generate.CumulativeMoments((floating_t)curr, (floating_t)i, &avg, &average_moment, &count);
 8003da6:	4620      	mov	r0, r4
 8003da8:	f7fc fbe4 	bl	8000574 <__aeabi_i2d>
 8003dac:	ec41 0b18 	vmov	d8, r0, r1
 8003db0:	4628      	mov	r0, r5
 8003db2:	f7fc fbdf 	bl	8000574 <__aeabi_i2d>
 8003db6:	ec41 0b10 	vmov	d0, r0, r1
 8003dba:	466a      	mov	r2, sp
 8003dbc:	a902      	add	r1, sp, #8
 8003dbe:	a804      	add	r0, sp, #16
 8003dc0:	eeb0 1a48 	vmov.f32	s2, s16
 8003dc4:	eef0 1a68 	vmov.f32	s3, s17
 8003dc8:	f000 fdd8 	bl	800497c <GenerateCumulativeMomentsStatistics>
    for( index_t i = 0; i < length; i++ )
 8003dcc:	3401      	adds	r4, #1
 8003dce:	b224      	sxth	r4, r4
 8003dd0:	42b4      	cmp	r4, r6
 8003dd2:	da04      	bge.n	8003dde <RhoUtility_GenerateCentroid+0x5e>
        density_map_unit_t curr = density_map[i];
 8003dd4:	f938 5014 	ldrsh.w	r5, [r8, r4, lsl #1]
        if( curr > thresh )
 8003dd8:	42bd      	cmp	r5, r7
 8003dda:	ddf7      	ble.n	8003dcc <RhoUtility_GenerateCentroid+0x4c>
 8003ddc:	e7e3      	b.n	8003da6 <RhoUtility_GenerateCentroid+0x26>
            total += curr;
        }
    }
    *centroid = (index_t)(average_moment/avg);
 8003dde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003de2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003de6:	f7fc fd59 	bl	800089c <__aeabi_ddiv>
 8003dea:	f7fc fedd 	bl	8000ba8 <__aeabi_d2iz>
 8003dee:	f8a9 0000 	strh.w	r0, [r9]
    return(density_2d_t)count;
 8003df2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003df6:	f7fc feff 	bl	8000bf8 <__aeabi_d2uiz>
}
 8003dfa:	b007      	add	sp, #28
 8003dfc:	ecbd 8b02 	vpop	{d8}
 8003e00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003e04 <RhoUtility_PrintPacket>:

void RhoUtility_PrintPacket( packet_t * packet, index_t length )
{
    LOG_PACKET(DEBUG_0,"Packet Size - %lubytes\n", sizeof(packet_t));
    for(int i = 0; i < sizeof(packet_t); )
 8003e04:	2200      	movs	r2, #0
 8003e06:	2a47      	cmp	r2, #71	; 0x47
 8003e08:	d807      	bhi.n	8003e1a <RhoUtility_PrintPacket+0x16>
    {
        LOG_PACKET(DEBUG_0,"(%02d)", i);
        for( int j = 0; j < length && i < sizeof(packet_t); j++, i++ )
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	4299      	cmp	r1, r3
 8003e0e:	ddfa      	ble.n	8003e06 <RhoUtility_PrintPacket+0x2>
 8003e10:	2a47      	cmp	r2, #71	; 0x47
 8003e12:	d8f8      	bhi.n	8003e06 <RhoUtility_PrintPacket+0x2>
 8003e14:	3301      	adds	r3, #1
 8003e16:	3201      	adds	r2, #1
 8003e18:	e7f8      	b.n	8003e0c <RhoUtility_PrintPacket+0x8>
            LOG_PACKET(DEBUG_0," 0x%02x", *(byte_t*)(&((byte_t*)&packet->header)[i]));
        LOG_PACKET(DEBUG_0,"\n");
    }
    LOG_PACKET(DEBUG_0,"{%02x}{%02x}{%02x}{%02x} %f\n",packet->data[0],packet->data[1],packet->data[2],packet->data[3],*(floating_t*)packet->data);
}
 8003e1a:	4770      	bx	lr

08003e1c <RhoUtility_GenerateBackground>:
    
void RhoUtility_GenerateBackground( rho_core_t * core )
{
 8003e1c:	b538      	push	{r3, r4, r5, lr}
 8003e1e:	4604      	mov	r4, r0
    density_2d_t xt = RhoUtility.Generate.Centroid( core->density_map_pair.x.background, core->density_map_pair.x.length, &core->secondary.x, BACKGROUND_CENTROID_CALC_THRESH );
 8003e20:	230a      	movs	r3, #10
 8003e22:	f500 7253 	add.w	r2, r0, #844	; 0x34c
 8003e26:	f9b0 1010 	ldrsh.w	r1, [r0, #16]
 8003e2a:	6840      	ldr	r0, [r0, #4]
 8003e2c:	f7ff ffa8 	bl	8003d80 <RhoUtility_GenerateCentroid>
 8003e30:	4605      	mov	r5, r0
    density_2d_t yt = RhoUtility.Generate.Centroid( core->density_map_pair.y.background, core->density_map_pair.y.length, &core->secondary.y, BACKGROUND_CENTROID_CALC_THRESH );
 8003e32:	230a      	movs	r3, #10
 8003e34:	f204 324e 	addw	r2, r4, #846	; 0x34e
 8003e38:	f9b4 11b0 	ldrsh.w	r1, [r4, #432]	; 0x1b0
 8003e3c:	f8d4 01a4 	ldr.w	r0, [r4, #420]	; 0x1a4
 8003e40:	f7ff ff9e 	bl	8003d80 <RhoUtility_GenerateCentroid>
    core->quadrant_background_total = MAX(xt, yt);
 8003e44:	4285      	cmp	r5, r0
 8003e46:	bf38      	it	cc
 8003e48:	4605      	movcc	r5, r0
 8003e4a:	f8c4 538c 	str.w	r5, [r4, #908]	; 0x38c
}
 8003e4e:	bd38      	pop	{r3, r4, r5, pc}

08003e50 <RhoUtility_GeneratePacket>:

void RhoUtility_GeneratePacket( rho_core_t * core )
{
 8003e50:	b510      	push	{r4, lr}
 8003e52:	b08e      	sub	sp, #56	; 0x38
    packet_value_lookup_t  packet_value_lookup  = PACKET_ADDRESS_INITIALIZER(core->prediction_pair);
 8003e54:	f500 6306 	add.w	r3, r0, #2144	; 0x860
 8003e58:	9307      	str	r3, [sp, #28]
 8003e5a:	f500 6388 	add.w	r3, r0, #1088	; 0x440
 8003e5e:	9308      	str	r3, [sp, #32]
 8003e60:	f600 1318 	addw	r3, r0, #2328	; 0x918
 8003e64:	9309      	str	r3, [sp, #36]	; 0x24
 8003e66:	f500 639f 	add.w	r3, r0, #1272	; 0x4f8
 8003e6a:	930a      	str	r3, [sp, #40]	; 0x28
 8003e6c:	f500 6344 	add.w	r3, r0, #3136	; 0xc40
 8003e70:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e72:	f600 4348 	addw	r3, r0, #3144	; 0xc48
 8003e76:	930c      	str	r3, [sp, #48]	; 0x30
 8003e78:	f500 6345 	add.w	r3, r0, #3152	; 0xc50
 8003e7c:	930d      	str	r3, [sp, #52]	; 0x34
    packet_offset_lookup_t packet_offset_lookup = PACKET_OFFSETS;
 8003e7e:	4b2c      	ldr	r3, [pc, #176]	; (8003f30 <RhoUtility_GeneratePacket+0xe0>)
 8003e80:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003e84:	9306      	str	r3, [sp, #24]
    packet_generation_variables _ =
 8003e86:	2300      	movs	r3, #0
 8003e88:	9304      	str	r3, [sp, #16]
 8003e8a:	9305      	str	r3, [sp, #20]
    {
        &core->packet,
 8003e8c:	f500 54df 	add.w	r4, r0, #7136	; 0x1be0
 8003e90:	3418      	adds	r4, #24
        (address_t)&core->packet.data,
 8003e92:	f500 50e0 	add.w	r0, r0, #7168	; 0x1c00
 8003e96:	3008      	adds	r0, #8
    packet_generation_variables _ =
 8003e98:	9001      	str	r0, [sp, #4]
        (address_t)&packet_offset_lookup,
 8003e9a:	ab06      	add	r3, sp, #24
    packet_generation_variables _ =
 8003e9c:	9302      	str	r3, [sp, #8]
 8003e9e:	ab07      	add	r3, sp, #28
 8003ea0:	9303      	str	r3, [sp, #12]
        (address_t*)&packet_value_lookup,
        0
    };
    _.packet->header.timestamp = TIMESTAMP();
 8003ea2:	f7fd f975 	bl	8001190 <STM_Timestamp>
 8003ea6:	6060      	str	r0, [r4, #4]
    while( _.i++ < NUM_PACKET_ELEMENTS )
 8003ea8:	e014      	b.n	8003ed4 <RhoUtility_GeneratePacket+0x84>
    {
        if( _.packet->header.includes & 0x01 )
        {
            if(!_.t) _.l = (*(packing_template_t*)_.llPtr).a;
            else     _.l = (*(packing_template_t*)_.llPtr).b;
 8003eaa:	9b02      	ldr	r3, [sp, #8]
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003eb2:	f88d 3013 	strb.w	r3, [sp, #19]
 8003eb6:	e022      	b.n	8003efe <RhoUtility_GeneratePacket+0xae>
            for( _.j = 0; _.j < _.l; _.j++)
                ((byte_t*)_.pdPtr)[_.j] = *(((byte_t*)* _.alPtr)+_.j);
            _.pdPtr += _.l;
 8003eb8:	9b01      	ldr	r3, [sp, #4]
 8003eba:	441a      	add	r2, r3
 8003ebc:	9201      	str	r2, [sp, #4]
        }
        _.alPtr++;
 8003ebe:	9b03      	ldr	r3, [sp, #12]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	9303      	str	r3, [sp, #12]
        _.includes >>= 1;
        if((_.t=!_.t )) ++_.llPtr;
 8003ec4:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8003ec8:	fab3 f383 	clz	r3, r3
 8003ecc:	095b      	lsrs	r3, r3, #5
 8003ece:	f88d 3014 	strb.w	r3, [sp, #20]
 8003ed2:	bb33      	cbnz	r3, 8003f22 <RhoUtility_GeneratePacket+0xd2>
    while( _.i++ < NUM_PACKET_ELEMENTS )
 8003ed4:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	f88d 2011 	strb.w	r2, [sp, #17]
 8003ede:	2b07      	cmp	r3, #7
 8003ee0:	d823      	bhi.n	8003f2a <RhoUtility_GeneratePacket+0xda>
        if( _.packet->header.includes & 0x01 )
 8003ee2:	7863      	ldrb	r3, [r4, #1]
 8003ee4:	f013 0f01 	tst.w	r3, #1
 8003ee8:	d0e9      	beq.n	8003ebe <RhoUtility_GeneratePacket+0x6e>
            if(!_.t) _.l = (*(packing_template_t*)_.llPtr).a;
 8003eea:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1db      	bne.n	8003eaa <RhoUtility_GeneratePacket+0x5a>
 8003ef2:	9b02      	ldr	r3, [sp, #8]
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003efa:	f88d 3013 	strb.w	r3, [sp, #19]
            for( _.j = 0; _.j < _.l; _.j++)
 8003efe:	2300      	movs	r3, #0
 8003f00:	f88d 3012 	strb.w	r3, [sp, #18]
 8003f04:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8003f08:	f89d 2013 	ldrb.w	r2, [sp, #19]
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d2d3      	bcs.n	8003eb8 <RhoUtility_GeneratePacket+0x68>
                ((byte_t*)_.pdPtr)[_.j] = *(((byte_t*)* _.alPtr)+_.j);
 8003f10:	9a03      	ldr	r2, [sp, #12]
 8003f12:	6812      	ldr	r2, [r2, #0]
 8003f14:	5c99      	ldrb	r1, [r3, r2]
 8003f16:	9a01      	ldr	r2, [sp, #4]
 8003f18:	5499      	strb	r1, [r3, r2]
            for( _.j = 0; _.j < _.l; _.j++)
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	f88d 3012 	strb.w	r3, [sp, #18]
 8003f20:	e7f0      	b.n	8003f04 <RhoUtility_GeneratePacket+0xb4>
        if((_.t=!_.t )) ++_.llPtr;
 8003f22:	9b02      	ldr	r3, [sp, #8]
 8003f24:	3301      	adds	r3, #1
 8003f26:	9302      	str	r3, [sp, #8]
 8003f28:	e7d4      	b.n	8003ed4 <RhoUtility_GeneratePacket+0x84>
    }
}
 8003f2a:	b00e      	add	sp, #56	; 0x38
 8003f2c:	bd10      	pop	{r4, pc}
 8003f2e:	bf00      	nop
 8003f30:	0800a8b0 	.word	0x0800a8b0

08003f34 <WeightedAverage>:
        lambda = a_minus_d + radius;
        return y_offset * ZDIV( -2 * b, a - lambda );
    }
#endif
    static floating_t WeightedAverage( floating_t a, floating_t b, floating_t w )
   {
 8003f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f38:	4616      	mov	r6, r2
 8003f3a:	461f      	mov	r7, r3
 8003f3c:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
       return ( ( a * w ) + ( b * ( 1 - w ) ) );
 8003f40:	4642      	mov	r2, r8
 8003f42:	464b      	mov	r3, r9
 8003f44:	f7fc fb80 	bl	8000648 <__aeabi_dmul>
 8003f48:	4604      	mov	r4, r0
 8003f4a:	460d      	mov	r5, r1
 8003f4c:	4642      	mov	r2, r8
 8003f4e:	464b      	mov	r3, r9
 8003f50:	2000      	movs	r0, #0
 8003f52:	4907      	ldr	r1, [pc, #28]	; (8003f70 <WeightedAverage+0x3c>)
 8003f54:	f7fc f9c0 	bl	80002d8 <__aeabi_dsub>
 8003f58:	4632      	mov	r2, r6
 8003f5a:	463b      	mov	r3, r7
 8003f5c:	f7fc fb74 	bl	8000648 <__aeabi_dmul>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4620      	mov	r0, r4
 8003f66:	4629      	mov	r1, r5
 8003f68:	f7fc f9b8 	bl	80002dc <__adddf3>
   }
 8003f6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f70:	3ff00000 	.word	0x3ff00000

08003f74 <FiniteStateMachine_ResetState>:
    for(uint8_t i = 0; i < NUM_STATES; i++ )
        FSMFunctions.Map.ResetState( P, i );
}

void FiniteStateMachine_ResetState( transition_matrix_t * P, uint8_t i )
{
 8003f74:	b430      	push	{r4, r5}
    for( uint8_t j = 0; j < NUM_STATES; j++ )
 8003f76:	2300      	movs	r3, #0
 8003f78:	e009      	b.n	8003f8e <FiniteStateMachine_ResetState+0x1a>
        (*P)[i][j] = 0.0;
 8003f7a:	eb03 0281 	add.w	r2, r3, r1, lsl #2
 8003f7e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8003f82:	2400      	movs	r4, #0
 8003f84:	2500      	movs	r5, #0
 8003f86:	e9c2 4500 	strd	r4, r5, [r2]
    for( uint8_t j = 0; j < NUM_STATES; j++ )
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b03      	cmp	r3, #3
 8003f90:	d9f3      	bls.n	8003f7a <FiniteStateMachine_ResetState+0x6>
    (*P)[i][i] = 1.0;
 8003f92:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8003f96:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	4b02      	ldr	r3, [pc, #8]	; (8003fa8 <FiniteStateMachine_ResetState+0x34>)
 8003f9e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003fa2:	bc30      	pop	{r4, r5}
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	3ff00000 	.word	0x3ff00000

08003fac <FiniteStateMachine_InitializeMap>:
{
 8003fac:	b538      	push	{r3, r4, r5, lr}
 8003fae:	4605      	mov	r5, r0
    for(uint8_t i = 0; i < NUM_STATES; i++ )
 8003fb0:	2400      	movs	r4, #0
 8003fb2:	e005      	b.n	8003fc0 <FiniteStateMachine_InitializeMap+0x14>
        FSMFunctions.Map.ResetState( P, i );
 8003fb4:	4621      	mov	r1, r4
 8003fb6:	4628      	mov	r0, r5
 8003fb8:	f7ff ffdc 	bl	8003f74 <FiniteStateMachine_ResetState>
    for(uint8_t i = 0; i < NUM_STATES; i++ )
 8003fbc:	3401      	adds	r4, #1
 8003fbe:	b2e4      	uxtb	r4, r4
 8003fc0:	2c03      	cmp	r4, #3
 8003fc2:	d9f7      	bls.n	8003fb4 <FiniteStateMachine_InitializeMap+0x8>
}
 8003fc4:	bd38      	pop	{r3, r4, r5, pc}
	...

08003fc8 <FiniteStateMachine_NormalizeState>:
    for( uint8_t i = 0; i < NUM_STATES; i++ )
        FSMFunctions.Map.NormalizeState( P, i );
}

uint8_t FiniteStateMachine_NormalizeState( transition_matrix_t * P, uint8_t i )
{
 8003fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fcc:	ed2d 8b02 	vpush	{d8}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	4680      	mov	r8, r0
 8003fd4:	460d      	mov	r5, r1
    uint8_t max_index = i, j;
    double total = 0, invtotal, curr, max = 0;
 8003fd6:	2600      	movs	r6, #0
 8003fd8:	2700      	movs	r7, #0
    for( j = 0; j < NUM_STATES; j++ )
 8003fda:	2400      	movs	r4, #0
 8003fdc:	e001      	b.n	8003fe2 <FiniteStateMachine_NormalizeState+0x1a>
 8003fde:	3401      	adds	r4, #1
 8003fe0:	b2e4      	uxtb	r4, r4
 8003fe2:	2c03      	cmp	r4, #3
 8003fe4:	d816      	bhi.n	8004014 <FiniteStateMachine_NormalizeState+0x4c>
    {
        curr = (*P)[i][j];
 8003fe6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003fea:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 8003fee:	e9d3 ab00 	ldrd	sl, fp, [r3]
        if( curr >= 0. )
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	4650      	mov	r0, sl
 8003ff8:	4659      	mov	r1, fp
 8003ffa:	f7fc fdab 	bl	8000b54 <__aeabi_dcmpge>
 8003ffe:	2800      	cmp	r0, #0
 8004000:	d0ed      	beq.n	8003fde <FiniteStateMachine_NormalizeState+0x16>
            total += curr;
 8004002:	4652      	mov	r2, sl
 8004004:	465b      	mov	r3, fp
 8004006:	4630      	mov	r0, r6
 8004008:	4639      	mov	r1, r7
 800400a:	f7fc f967 	bl	80002dc <__adddf3>
 800400e:	4606      	mov	r6, r0
 8004010:	460f      	mov	r7, r1
 8004012:	e7e4      	b.n	8003fde <FiniteStateMachine_NormalizeState+0x16>
    }
    if(total)
 8004014:	2200      	movs	r2, #0
 8004016:	2300      	movs	r3, #0
 8004018:	4630      	mov	r0, r6
 800401a:	4639      	mov	r1, r7
 800401c:	f7fc fd7c 	bl	8000b18 <__aeabi_dcmpeq>
 8004020:	bb50      	cbnz	r0, 8004078 <FiniteStateMachine_NormalizeState+0xb0>
    {
        invtotal = ZDIV( 1., total );
 8004022:	4632      	mov	r2, r6
 8004024:	463b      	mov	r3, r7
 8004026:	2000      	movs	r0, #0
 8004028:	491b      	ldr	r1, [pc, #108]	; (8004098 <FiniteStateMachine_NormalizeState+0xd0>)
 800402a:	f7fc fc37 	bl	800089c <__aeabi_ddiv>
 800402e:	4682      	mov	sl, r0
 8004030:	468b      	mov	fp, r1
    uint8_t max_index = i, j;
 8004032:	9501      	str	r5, [sp, #4]
    double total = 0, invtotal, curr, max = 0;
 8004034:	2600      	movs	r6, #0
 8004036:	2700      	movs	r7, #0
        for( j = 0; j < NUM_STATES; j++ )
 8004038:	2400      	movs	r4, #0
 800403a:	e001      	b.n	8004040 <FiniteStateMachine_NormalizeState+0x78>
 800403c:	3401      	adds	r4, #1
 800403e:	b2e4      	uxtb	r4, r4
 8004040:	2c03      	cmp	r4, #3
 8004042:	d822      	bhi.n	800408a <FiniteStateMachine_NormalizeState+0xc2>
        {
            (*P)[i][j] *= invtotal;
 8004044:	eb04 0985 	add.w	r9, r4, r5, lsl #2
 8004048:	eb08 09c9 	add.w	r9, r8, r9, lsl #3
 800404c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004050:	4650      	mov	r0, sl
 8004052:	4659      	mov	r1, fp
 8004054:	f7fc faf8 	bl	8000648 <__aeabi_dmul>
 8004058:	4602      	mov	r2, r0
 800405a:	460b      	mov	r3, r1
 800405c:	ec43 2b18 	vmov	d8, r2, r3
 8004060:	ed89 8b00 	vstr	d8, [r9]
            if( (*P)[i][j] > max )
 8004064:	4632      	mov	r2, r6
 8004066:	463b      	mov	r3, r7
 8004068:	f7fc fd7e 	bl	8000b68 <__aeabi_dcmpgt>
 800406c:	2800      	cmp	r0, #0
 800406e:	d0e5      	beq.n	800403c <FiniteStateMachine_NormalizeState+0x74>
            {
                max = (*P)[i][j];
 8004070:	ec57 6b18 	vmov	r6, r7, d8
                max_index = j;
 8004074:	9401      	str	r4, [sp, #4]
 8004076:	e7e1      	b.n	800403c <FiniteStateMachine_NormalizeState+0x74>
            }
        }
    }
    else (*P)[i][i] = 1.0;
 8004078:	eb05 0085 	add.w	r0, r5, r5, lsl #2
 800407c:	eb08 08c0 	add.w	r8, r8, r0, lsl #3
 8004080:	2200      	movs	r2, #0
 8004082:	4b05      	ldr	r3, [pc, #20]	; (8004098 <FiniteStateMachine_NormalizeState+0xd0>)
 8004084:	e9c8 2300 	strd	r2, r3, [r8]
    uint8_t max_index = i, j;
 8004088:	9501      	str	r5, [sp, #4]
    
    return max_index;
}
 800408a:	9801      	ldr	r0, [sp, #4]
 800408c:	b003      	add	sp, #12
 800408e:	ecbd 8b02 	vpop	{d8}
 8004092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004096:	bf00      	nop
 8004098:	3ff00000 	.word	0x3ff00000
 800409c:	00000000 	.word	0x00000000

080040a0 <FiniteStateMachine_InitializeSystem>:

void FiniteStateMachine_InitializeSystem( fsm_system_t * sys, const char * name, transition_matrix_t * P, state_t initial_state )
{
 80040a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040a2:	ed2d 8b04 	vpush	{d8-d9}
 80040a6:	b08d      	sub	sp, #52	; 0x34
 80040a8:	4604      	mov	r4, r0
    sys->name               = name;
 80040aa:	f8c0 117c 	str.w	r1, [r0, #380]	; 0x17c
    sys->state              = initial_state;
 80040ae:	7003      	strb	r3, [r0, #0]
    sys->prev               = UNKNOWN_STATE;
 80040b0:	23ff      	movs	r3, #255	; 0xff
 80040b2:	7043      	strb	r3, [r0, #1]
    sys->next               = UNKNOWN_STATE;
 80040b4:	7083      	strb	r3, [r0, #2]
    sys->selection_index    = 0;
 80040b6:	2300      	movs	r3, #0
 80040b8:	70c3      	strb	r3, [r0, #3]
    sys->P                  = P;
 80040ba:	f8c0 2178 	str.w	r2, [r0, #376]	; 0x178
    
    Kalman.Initialize( &sys->stability.system, 0., FSM_LIFESPAN, 0., 1., FSM_STABLIITY_UNCERTAINTY );
 80040be:	4e2e      	ldr	r6, [pc, #184]	; (8004178 <FiniteStateMachine_InitializeSystem+0xd8>)
 80040c0:	466f      	mov	r7, sp
 80040c2:	4635      	mov	r5, r6
 80040c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040c6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80040c8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80040cc:	e887 0003 	stmia.w	r7, {r0, r1}
 80040d0:	ed9f 9b21 	vldr	d9, [pc, #132]	; 8004158 <FiniteStateMachine_InitializeSystem+0xb8>
 80040d4:	ed9f 8b22 	vldr	d8, [pc, #136]	; 8004160 <FiniteStateMachine_InitializeSystem+0xc0>
 80040d8:	ed9d 4b00 	vldr	d4, [sp]
 80040dc:	ed9d 5b02 	vldr	d5, [sp, #8]
 80040e0:	ed9d 6b04 	vldr	d6, [sp, #16]
 80040e4:	eeb0 3a49 	vmov.f32	s6, s18
 80040e8:	eef0 3a69 	vmov.f32	s7, s19
 80040ec:	eeb0 2a48 	vmov.f32	s4, s16
 80040f0:	eef0 2a68 	vmov.f32	s5, s17
 80040f4:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8004168 <FiniteStateMachine_InitializeSystem+0xc8>
 80040f8:	eeb0 0a48 	vmov.f32	s0, s16
 80040fc:	eef0 0a68 	vmov.f32	s1, s17
 8004100:	f104 00c0 	add.w	r0, r4, #192	; 0xc0
 8004104:	f000 f90c 	bl	8004320 <InitializeKalman>
    Kalman.Initialize( &sys->stability.state, 0., FSM_STATE_LIFESPAN, 0., 1., FSM_STATE_UNCERTAINTY );
 8004108:	af06      	add	r7, sp, #24
 800410a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800410c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800410e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004112:	e887 0003 	stmia.w	r7, {r0, r1}
 8004116:	ed9d 4b06 	vldr	d4, [sp, #24]
 800411a:	ed9d 5b08 	vldr	d5, [sp, #32]
 800411e:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8004122:	eeb0 3a49 	vmov.f32	s6, s18
 8004126:	eef0 3a69 	vmov.f32	s7, s19
 800412a:	eeb0 2a48 	vmov.f32	s4, s16
 800412e:	eef0 2a68 	vmov.f32	s5, s17
 8004132:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8004170 <FiniteStateMachine_InitializeSystem+0xd0>
 8004136:	eeb0 0a48 	vmov.f32	s0, s16
 800413a:	eef0 0a68 	vmov.f32	s1, s17
 800413e:	f104 0008 	add.w	r0, r4, #8
 8004142:	f000 f8ed 	bl	8004320 <InitializeKalman>
    
    if( sys->P != NULL )
 8004146:	f8d4 0178 	ldr.w	r0, [r4, #376]	; 0x178
 800414a:	b108      	cbz	r0, 8004150 <FiniteStateMachine_InitializeSystem+0xb0>
        FSMFunctions.Map.Initialize( sys->P );
 800414c:	f7ff ff2e 	bl	8003fac <FiniteStateMachine_InitializeMap>
}
 8004150:	b00d      	add	sp, #52	; 0x34
 8004152:	ecbd 8b04 	vpop	{d8-d9}
 8004156:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004158:	00000000 	.word	0x00000000
 800415c:	3ff00000 	.word	0x3ff00000
	...
 800416c:	40240000 	.word	0x40240000
 8004170:	00000000 	.word	0x00000000
 8004174:	40080000 	.word	0x40080000
 8004178:	0800a978 	.word	0x0800a978

0800417c <FiniteStateMachine_UpdateProbabilities>:
    sys->stability.system.timestamp = TIMESTAMP();
    sys->stability.state.timestamp = TIMESTAMP();
}

void FiniteStateMachine_UpdateProbabilities( fsm_system_t * sys, double p[NUM_STATES] )
{
 800417c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004180:	ed2d 8b02 	vpush	{d8}
 8004184:	b083      	sub	sp, #12
 8004186:	4605      	mov	r5, r0
 8004188:	4688      	mov	r8, r1
    state_t c = sys->state;
 800418a:	f990 9000 	ldrsb.w	r9, [r0]

    LOG_FSM( FSM_DEBUG_UPDATE, "%s: Update probabilities are [%5.3f, %5.3f, %5.3f, %5.3f].\n", sys->name, p[0], p[1], p[2], p[3]);
    LOG_FSM( FSM_DEBUG_UPDATE, "State %s has stability %.4f\n", stateString(c), sys->stability.state.value );

    floating_t curr = 0;
    for( uint8_t i = 0; i < NUM_STATES; i++ )
 800418e:	2400      	movs	r4, #0
 8004190:	e007      	b.n	80041a2 <FiniteStateMachine_UpdateProbabilities+0x26>
    {
        LOG_FSM(FSM_DEBUG_UPDATE, "Updating %s by %.2f.\n", stateString(i), p[i]);
        curr = WeightedAverage( (*sys->P)[c][i], p[i], ( sys->stability.state.value + 1 ) / 2 );
        if( curr <= MAX_SINGLE_CONFIDENCE )
            (*sys->P)[c][i] = curr;
 8004192:	eb04 0389 	add.w	r3, r4, r9, lsl #2
 8004196:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
 800419a:	e9c7 ab00 	strd	sl, fp, [r7]
    for( uint8_t i = 0; i < NUM_STATES; i++ )
 800419e:	3401      	adds	r4, #1
 80041a0:	b2e4      	uxtb	r4, r4
 80041a2:	2c03      	cmp	r4, #3
 80041a4:	d826      	bhi.n	80041f4 <FiniteStateMachine_UpdateProbabilities+0x78>
        curr = WeightedAverage( (*sys->P)[c][i], p[i], ( sys->stability.state.value + 1 ) / 2 );
 80041a6:	f8d5 7178 	ldr.w	r7, [r5, #376]	; 0x178
 80041aa:	eb08 06c4 	add.w	r6, r8, r4, lsl #3
 80041ae:	2200      	movs	r2, #0
 80041b0:	4b1c      	ldr	r3, [pc, #112]	; (8004224 <FiniteStateMachine_UpdateProbabilities+0xa8>)
 80041b2:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 80041b6:	f7fc f891 	bl	80002dc <__adddf3>
 80041ba:	ed96 8b00 	vldr	d8, [r6]
 80041be:	eb04 0389 	add.w	r3, r4, r9, lsl #2
 80041c2:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
 80041c6:	e9d3 ab00 	ldrd	sl, fp, [r3]
 80041ca:	2200      	movs	r2, #0
 80041cc:	4b16      	ldr	r3, [pc, #88]	; (8004228 <FiniteStateMachine_UpdateProbabilities+0xac>)
 80041ce:	f7fc fa3b 	bl	8000648 <__aeabi_dmul>
 80041d2:	e9cd 0100 	strd	r0, r1, [sp]
 80041d6:	ec53 2b18 	vmov	r2, r3, d8
 80041da:	4650      	mov	r0, sl
 80041dc:	4659      	mov	r1, fp
 80041de:	f7ff fea9 	bl	8003f34 <WeightedAverage>
 80041e2:	4682      	mov	sl, r0
 80041e4:	468b      	mov	fp, r1
        if( curr <= MAX_SINGLE_CONFIDENCE )
 80041e6:	2200      	movs	r2, #0
 80041e8:	4b0e      	ldr	r3, [pc, #56]	; (8004224 <FiniteStateMachine_UpdateProbabilities+0xa8>)
 80041ea:	f7fc fca9 	bl	8000b40 <__aeabi_dcmple>
 80041ee:	2800      	cmp	r0, #0
 80041f0:	d0d5      	beq.n	800419e <FiniteStateMachine_UpdateProbabilities+0x22>
 80041f2:	e7ce      	b.n	8004192 <FiniteStateMachine_UpdateProbabilities+0x16>
    }
    floating_t state_change_rate = TIMESTAMP() - sys->stability.state.timestamp;
 80041f4:	f7fc ffcc 	bl	8001190 <STM_Timestamp>
 80041f8:	f7fc f9ac 	bl	8000554 <__aeabi_ui2d>
 80041fc:	e9d5 2320 	ldrd	r2, r3, [r5, #128]	; 0x80
 8004200:	f7fc f86a 	bl	80002d8 <__aeabi_dsub>
    Kalman.Step( &sys->stability.state, p[sys->state], state_change_rate );
 8004204:	f915 3b08 	ldrsb.w	r3, [r5], #8
 8004208:	eb08 08c3 	add.w	r8, r8, r3, lsl #3
 800420c:	ec41 0b11 	vmov	d1, r0, r1
 8004210:	ed98 0b00 	vldr	d0, [r8]
 8004214:	4628      	mov	r0, r5
 8004216:	f000 fa33 	bl	8004680 <StepKalman>
}
 800421a:	b003      	add	sp, #12
 800421c:	ecbd 8b02 	vpop	{d8}
 8004220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004224:	3ff00000 	.word	0x3ff00000
 8004228:	3fe00000 	.word	0x3fe00000
 800422c:	00000000 	.word	0x00000000

08004230 <FiniteStateMachine_UpdateState>:
void FiniteStateMachine_UpdateState( fsm_system_t * sys )
{
    /* State change */

    LOG_FSM(FSM_DEBUG, "~~~ State is %s ~~~\n", stateString(sys->next));
    if( sys->next != sys->state && sys->next != UNKNOWN_STATE )
 8004230:	f990 3002 	ldrsb.w	r3, [r0, #2]
 8004234:	f990 2000 	ldrsb.w	r2, [r0]
 8004238:	4293      	cmp	r3, r2
 800423a:	d026      	beq.n	800428a <FiniteStateMachine_UpdateState+0x5a>
{
 800423c:	b510      	push	{r4, lr}
 800423e:	4604      	mov	r4, r0
    if( sys->next != sys->state && sys->next != UNKNOWN_STATE )
 8004240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004244:	d100      	bne.n	8004248 <FiniteStateMachine_UpdateState+0x18>
        
#ifdef FSM_DECAY_INACTIVE
        FSMFunctions.Sys.DecayInactive( sys );
#endif
    }
}
 8004246:	bd10      	pop	{r4, pc}
        sys->prev   = sys->state;
 8004248:	7042      	strb	r2, [r0, #1]
        sys->state  = sys->next;
 800424a:	7003      	strb	r3, [r0, #0]
        sys->next   = UNKNOWN_STATE;
 800424c:	23ff      	movs	r3, #255	; 0xff
 800424e:	7083      	strb	r3, [r0, #2]
        Kalman.Reset( &sys->stability.state, 0. );
 8004250:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 8004290 <FiniteStateMachine_UpdateState+0x60>
 8004254:	3008      	adds	r0, #8
 8004256:	f000 f83b 	bl	80042d0 <ResetKalman>
        floating_t system_change_rate = TIMESTAMP() - sys->stability.system.timestamp;
 800425a:	f7fc ff99 	bl	8001190 <STM_Timestamp>
 800425e:	f7fc f979 	bl	8000554 <__aeabi_ui2d>
 8004262:	e9d4 234e 	ldrd	r2, r3, [r4, #312]	; 0x138
 8004266:	f7fc f837 	bl	80002d8 <__aeabi_dsub>
        Kalman.Step( &sys->stability.system, (*sys->P)[sys->state][sys->state], system_change_rate );
 800426a:	f8d4 2178 	ldr.w	r2, [r4, #376]	; 0x178
 800426e:	f914 3bc0 	ldrsb.w	r3, [r4], #192
 8004272:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004276:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800427a:	ec41 0b11 	vmov	d1, r0, r1
 800427e:	ed93 0b00 	vldr	d0, [r3]
 8004282:	4620      	mov	r0, r4
 8004284:	f000 f9fc 	bl	8004680 <StepKalman>
}
 8004288:	e7dd      	b.n	8004246 <FiniteStateMachine_UpdateState+0x16>
 800428a:	4770      	bx	lr
 800428c:	f3af 8000 	nop.w
	...

08004298 <FiniteStateMachine_UpdateSystem>:
{
 8004298:	b510      	push	{r4, lr}
 800429a:	4604      	mov	r4, r0
    FSMFunctions.Sys.UpdateProbabilities( sys, p );
 800429c:	f7ff ff6e 	bl	800417c <FiniteStateMachine_UpdateProbabilities>
    sys->next = (state_t)FSMFunctions.Map.NormalizeState( sys->P, sys->state );
 80042a0:	f994 1000 	ldrsb.w	r1, [r4]
 80042a4:	b2c9      	uxtb	r1, r1
 80042a6:	f8d4 0178 	ldr.w	r0, [r4, #376]	; 0x178
 80042aa:	f7ff fe8d 	bl	8003fc8 <FiniteStateMachine_NormalizeState>
 80042ae:	70a0      	strb	r0, [r4, #2]
    FSMFunctions.Sys.UpdateState( sys );
 80042b0:	4620      	mov	r0, r4
 80042b2:	f7ff ffbd 	bl	8004230 <FiniteStateMachine_UpdateState>
    sys->stability.system.timestamp = TIMESTAMP();
 80042b6:	f7fc ff6b 	bl	8001190 <STM_Timestamp>
 80042ba:	f7fc f94b 	bl	8000554 <__aeabi_ui2d>
 80042be:	e9c4 014e 	strd	r0, r1, [r4, #312]	; 0x138
    sys->stability.state.timestamp = TIMESTAMP();
 80042c2:	f7fc ff65 	bl	8001190 <STM_Timestamp>
 80042c6:	f7fc f945 	bl	8000554 <__aeabi_ui2d>
 80042ca:	e9c4 0120 	strd	r0, r1, [r4, #128]	; 0x80
}
 80042ce:	bd10      	pop	{r4, pc}

080042d0 <ResetKalman>:
    
    ResetKalman(k, v);
}

void ResetKalman( kalman_filter_t * k, floating_t v )
{
 80042d0:	b510      	push	{r4, lr}
 80042d2:	4604      	mov	r4, r0
    k->K[0]        = 0; /* Gain */
 80042d4:	2200      	movs	r2, #0
 80042d6:	2300      	movs	r3, #0
 80042d8:	e9c0 2300 	strd	r2, r3, [r0]
    k->K[1]        = 0;
 80042dc:	e9c0 2302 	strd	r2, r3, [r0, #8]
    k->P[0][0]     = 0; /* Error covariance */
 80042e0:	e9c0 2304 	strd	r2, r3, [r0, #16]
    k->P[0][1]     = 0;
 80042e4:	e9c0 2306 	strd	r2, r3, [r0, #24]
    k->P[1][0]     = 0;
 80042e8:	e9c0 2308 	strd	r2, r3, [r0, #32]
    k->P[1][1]     = 0;
 80042ec:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
    k->rate        = 0;
 80042f0:	e9c0 230c 	strd	r2, r3, [r0, #48]	; 0x30
    k->bias        = 0;
 80042f4:	e9c0 230e 	strd	r2, r3, [r0, #56]	; 0x38
    k->prev        = 0;
 80042f8:	e9c0 2312 	strd	r2, r3, [r0, #72]	; 0x48
    k->velocity    = 0;
 80042fc:	e9c0 2314 	strd	r2, r3, [r0, #80]	; 0x50
    k->variance    = 0;
 8004300:	e9c0 2316 	strd	r2, r3, [r0, #88]	; 0x58
    k->flag        = 0;
 8004304:	2100      	movs	r1, #0
 8004306:	f880 10b3 	strb.w	r1, [r0, #179]	; 0xb3
    k->score       = 0;
 800430a:	e9c0 2322 	strd	r2, r3, [r0, #136]	; 0x88
    k->value       = v;
 800430e:	ed80 0b10 	vstr	d0, [r0, #64]	; 0x40
    k->origin      = TIMESTAMP();
 8004312:	f7fc ff3d 	bl	8001190 <STM_Timestamp>
 8004316:	f7fc f91d 	bl	8000554 <__aeabi_ui2d>
 800431a:	e9c4 0120 	strd	r0, r1, [r4, #128]	; 0x80
}
 800431e:	bd10      	pop	{r4, pc}

08004320 <InitializeKalman>:
{
 8004320:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 8004324:	ed2d 8b02 	vpush	{d8}
 8004328:	b086      	sub	sp, #24
 800432a:	4604      	mov	r4, r0
 800432c:	eeb0 8a40 	vmov.f32	s16, s0
 8004330:	eef0 8a60 	vmov.f32	s17, s1
 8004334:	ec59 8b12 	vmov	r8, r9, d2
 8004338:	ec57 6b13 	vmov	r6, r7, d3
    k->lifespan    = ls;
 800433c:	ed80 1b18 	vstr	d1, [r0, #96]	; 0x60
    k->uncertainty.value   = uncertainty.value;
 8004340:	ed80 4b26 	vstr	d4, [r0, #152]	; 0x98
    k->uncertainty.bias    = uncertainty.bias;
 8004344:	ed80 5b28 	vstr	d5, [r0, #160]	; 0xa0
    k->uncertainty.sensor  = uncertainty.sensor;
 8004348:	ed80 6b2a 	vstr	d6, [r0, #168]	; 0xa8
    k->origin    = TIMESTAMP();
 800434c:	f7fc ff20 	bl	8001190 <STM_Timestamp>
 8004350:	f7fc f900 	bl	8000554 <__aeabi_ui2d>
 8004354:	e9c4 0120 	strd	r0, r1, [r4, #128]	; 0x80
    k->timestamp = k->origin;
 8004358:	e9c4 011e 	strd	r0, r1, [r4, #120]	; 0x78
    k->min_value = minv;
 800435c:	e9c4 891a 	strd	r8, r9, [r4, #104]	; 0x68
    k->max_value = maxv;
 8004360:	e9c4 671c 	strd	r6, r7, [r4, #112]	; 0x70
    k->acceleration_mode = false;
 8004364:	2300      	movs	r3, #0
 8004366:	f884 30b0 	strb.w	r3, [r4, #176]	; 0xb0
    ResetKalman(k, v);
 800436a:	eeb0 0a48 	vmov.f32	s0, s16
 800436e:	eef0 0a68 	vmov.f32	s1, s17
 8004372:	4620      	mov	r0, r4
 8004374:	f7ff ffac 	bl	80042d0 <ResetKalman>
}
 8004378:	b006      	add	sp, #24
 800437a:	ecbd 8b02 	vpop	{d8}
 800437e:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}

08004382 <PredictKalman>:

void PredictKalman( kalman_filter_t * k, floating_t rate_new )
{
 8004382:	e92d 4fd0 	stmdb	sp!, {r4, r6, r7, r8, r9, sl, fp, lr}
 8004386:	ed2d 9b02 	vpush	{d9}
 800438a:	b082      	sub	sp, #8
 800438c:	4604      	mov	r4, r0
 800438e:	ed8d 0b00 	vstr	d0, [sp]
    floating_t delta_time = TIMESTAMP() - k->timestamp;
 8004392:	f7fc fefd 	bl	8001190 <STM_Timestamp>
 8004396:	f7fc f8dd 	bl	8000554 <__aeabi_ui2d>
 800439a:	e9d4 231e 	ldrd	r2, r3, [r4, #120]	; 0x78
 800439e:	f7fb ff9b 	bl	80002d8 <__aeabi_dsub>
 80043a2:	4606      	mov	r6, r0
 80043a4:	460f      	mov	r7, r1
    
    /* Quick expiration check */
    if(delta_time > k->lifespan)
 80043a6:	4602      	mov	r2, r0
 80043a8:	460b      	mov	r3, r1
 80043aa:	e9d4 0118 	ldrd	r0, r1, [r4, #96]	; 0x60
 80043ae:	f7fc fbbd 	bl	8000b2c <__aeabi_dcmplt>
 80043b2:	2800      	cmp	r0, #0
 80043b4:	f040 8090 	bne.w	80044d8 <PredictKalman+0x156>
        k->timestamp = TIMESTAMP();
        return;
    }
    
    /* \hat{x}_{k\mid k-1} = F \hat{x_{k-1\mid k-1}} + B \dot{\theta}_k */
    k->velocity = k->value - k->prev;
 80043b8:	e9d4 8910 	ldrd	r8, r9, [r4, #64]	; 0x40
 80043bc:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	; 0x48
 80043c0:	4640      	mov	r0, r8
 80043c2:	4649      	mov	r1, r9
 80043c4:	f7fb ff88 	bl	80002d8 <__aeabi_dsub>
 80043c8:	4682      	mov	sl, r0
 80043ca:	468b      	mov	fp, r1
 80043cc:	e9c4 ab14 	strd	sl, fp, [r4, #80]	; 0x50
    k->prev     = k->value;
 80043d0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
    k->rate     = k->acceleration_mode ?
 80043d4:	f894 30b0 	ldrb.w	r3, [r4, #176]	; 0xb0
        delta_time * rate_new - k->bias + k->velocity
        : rate_new - k->bias;
 80043d8:	2b00      	cmp	r3, #0
 80043da:	f000 8084 	beq.w	80044e6 <PredictKalman+0x164>
        delta_time * rate_new - k->bias + k->velocity
 80043de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80043e2:	4630      	mov	r0, r6
 80043e4:	4639      	mov	r1, r7
 80043e6:	f7fc f92f 	bl	8000648 <__aeabi_dmul>
 80043ea:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 80043ee:	f7fb ff73 	bl	80002d8 <__aeabi_dsub>
 80043f2:	4602      	mov	r2, r0
 80043f4:	460b      	mov	r3, r1
        : rate_new - k->bias;
 80043f6:	4650      	mov	r0, sl
 80043f8:	4659      	mov	r1, fp
 80043fa:	f7fb ff6f 	bl	80002dc <__adddf3>
    k->rate     = k->acceleration_mode ?
 80043fe:	e9c4 010c 	strd	r0, r1, [r4, #48]	; 0x30
    k->value   += delta_time * k->rate;
 8004402:	4632      	mov	r2, r6
 8004404:	463b      	mov	r3, r7
 8004406:	f7fc f91f 	bl	8000648 <__aeabi_dmul>
 800440a:	4602      	mov	r2, r0
 800440c:	460b      	mov	r3, r1
 800440e:	4640      	mov	r0, r8
 8004410:	4649      	mov	r1, r9
 8004412:	f7fb ff63 	bl	80002dc <__adddf3>
 8004416:	4680      	mov	r8, r0
 8004418:	4689      	mov	r9, r1
    k->value    = BOUND(k->value, k->min_value, k->max_value);
 800441a:	e9d4 ab1a 	ldrd	sl, fp, [r4, #104]	; 0x68
 800441e:	4652      	mov	r2, sl
 8004420:	465b      	mov	r3, fp
 8004422:	f7fc fb83 	bl	8000b2c <__aeabi_dcmplt>
 8004426:	b950      	cbnz	r0, 800443e <PredictKalman+0xbc>
 8004428:	e9d4 ab1c 	ldrd	sl, fp, [r4, #112]	; 0x70
 800442c:	4652      	mov	r2, sl
 800442e:	465b      	mov	r3, fp
 8004430:	4640      	mov	r0, r8
 8004432:	4649      	mov	r1, r9
 8004434:	f7fc fb98 	bl	8000b68 <__aeabi_dcmpgt>
 8004438:	b908      	cbnz	r0, 800443e <PredictKalman+0xbc>
 800443a:	46c2      	mov	sl, r8
 800443c:	46cb      	mov	fp, r9
 800443e:	e9c4 ab10 	strd	sl, fp, [r4, #64]	; 0x40
    
    /* P_{k\mid k-1} = F P_{k-1\mid k-1} F^T + Q_k */
    floating_t dt_P_1_1 = delta_time * k->P[1][1];
 8004442:	e9d4 ab0a 	ldrd	sl, fp, [r4, #40]	; 0x28
 8004446:	4632      	mov	r2, r6
 8004448:	463b      	mov	r3, r7
 800444a:	4650      	mov	r0, sl
 800444c:	4659      	mov	r1, fp
 800444e:	f7fc f8fb 	bl	8000648 <__aeabi_dmul>
 8004452:	4680      	mov	r8, r0
 8004454:	4689      	mov	r9, r1
 8004456:	e9cd 8900 	strd	r8, r9, [sp]
    k->P[0][0]   += delta_time * ( dt_P_1_1 -
                                  k->P[0][1] -
 800445a:	ed94 9b06 	vldr	d9, [r4, #24]
    k->P[0][0]   += delta_time * ( dt_P_1_1 -
 800445e:	ec53 2b19 	vmov	r2, r3, d9
 8004462:	f7fb ff39 	bl	80002d8 <__aeabi_dsub>
                                  k->P[1][0] +
 8004466:	e9d4 8908 	ldrd	r8, r9, [r4, #32]
                                  k->P[0][1] -
 800446a:	4642      	mov	r2, r8
 800446c:	464b      	mov	r3, r9
 800446e:	f7fb ff33 	bl	80002d8 <__aeabi_dsub>
                                  k->P[1][0] +
 8004472:	e9d4 2326 	ldrd	r2, r3, [r4, #152]	; 0x98
 8004476:	f7fb ff31 	bl	80002dc <__adddf3>
    k->P[0][0]   += delta_time * ( dt_P_1_1 -
 800447a:	4632      	mov	r2, r6
 800447c:	463b      	mov	r3, r7
 800447e:	f7fc f8e3 	bl	8000648 <__aeabi_dmul>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 800448a:	f7fb ff27 	bl	80002dc <__adddf3>
 800448e:	e9c4 0104 	strd	r0, r1, [r4, #16]
                                  k->uncertainty.value );
    k->P[0][1]   -= dt_P_1_1;
 8004492:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004496:	ec51 0b19 	vmov	r0, r1, d9
 800449a:	f7fb ff1d 	bl	80002d8 <__aeabi_dsub>
 800449e:	e9c4 0106 	strd	r0, r1, [r4, #24]
    k->P[1][0]   -= dt_P_1_1;
 80044a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80044a6:	4640      	mov	r0, r8
 80044a8:	4649      	mov	r1, r9
 80044aa:	f7fb ff15 	bl	80002d8 <__aeabi_dsub>
 80044ae:	e9c4 0108 	strd	r0, r1, [r4, #32]
    k->P[1][1]   += k->uncertainty.bias * delta_time;
 80044b2:	4632      	mov	r2, r6
 80044b4:	463b      	mov	r3, r7
 80044b6:	e9d4 0128 	ldrd	r0, r1, [r4, #160]	; 0xa0
 80044ba:	f7fc f8c5 	bl	8000648 <__aeabi_dmul>
 80044be:	4602      	mov	r2, r0
 80044c0:	460b      	mov	r3, r1
 80044c2:	4650      	mov	r0, sl
 80044c4:	4659      	mov	r1, fp
 80044c6:	f7fb ff09 	bl	80002dc <__adddf3>
 80044ca:	e9c4 010a 	strd	r0, r1, [r4, #40]	; 0x28
    
//    LOG_KALMAN(KALMAN_DEBUG_2, "Prediction - Value:%.2f Rate:%.2f Velocity:%.2f\n", k->value, k->rate, k->velocity);
}
 80044ce:	b002      	add	sp, #8
 80044d0:	ecbd 9b02 	vpop	{d9}
 80044d4:	e8bd 8fd0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, sl, fp, pc}
        k->timestamp = TIMESTAMP();
 80044d8:	f7fc fe5a 	bl	8001190 <STM_Timestamp>
 80044dc:	f7fc f83a 	bl	8000554 <__aeabi_ui2d>
 80044e0:	e9c4 011e 	strd	r0, r1, [r4, #120]	; 0x78
        return;
 80044e4:	e7f3      	b.n	80044ce <PredictKalman+0x14c>
        : rate_new - k->bias;
 80044e6:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 80044ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80044ee:	f7fb fef3 	bl	80002d8 <__aeabi_dsub>
 80044f2:	e784      	b.n	80043fe <PredictKalman+0x7c>

080044f4 <UpdateKalman>:

void UpdateKalman( kalman_filter_t * k, floating_t value_new )
{
 80044f4:	e92d 4fd0 	stmdb	sp!, {r4, r6, r7, r8, r9, sl, fp, lr}
 80044f8:	ed2d 8b02 	vpush	{d8}
 80044fc:	b086      	sub	sp, #24
 80044fe:	4604      	mov	r4, r0
 8004500:	ed8d 0b00 	vstr	d0, [sp]
    /* S_k = H P_{k\mid k-1} H^T + R */
    floating_t S_ = 1. / ( k->P[0][0] + k->uncertainty.sensor );
 8004504:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
 8004508:	e9d0 232a 	ldrd	r2, r3, [r0, #168]	; 0xa8
 800450c:	4630      	mov	r0, r6
 800450e:	4639      	mov	r1, r7
 8004510:	f7fb fee4 	bl	80002dc <__adddf3>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	2000      	movs	r0, #0
 800451a:	4958      	ldr	r1, [pc, #352]	; (800467c <UpdateKalman+0x188>)
 800451c:	f7fc f9be 	bl	800089c <__aeabi_ddiv>
 8004520:	4680      	mov	r8, r0
 8004522:	4689      	mov	r9, r1
    
    /* K_k = P_{k\mid k-1} H^T S^{-1}_k */
    k->K[0]       = k->P[0][0] * S_;
 8004524:	4602      	mov	r2, r0
 8004526:	460b      	mov	r3, r1
 8004528:	4630      	mov	r0, r6
 800452a:	4639      	mov	r1, r7
 800452c:	f7fc f88c 	bl	8000648 <__aeabi_dmul>
 8004530:	4682      	mov	sl, r0
 8004532:	468b      	mov	fp, r1
 8004534:	e9c4 ab00 	strd	sl, fp, [r4]
    k->K[1]       = k->P[1][0] * S_;
 8004538:	ed94 8b08 	vldr	d8, [r4, #32]
 800453c:	4642      	mov	r2, r8
 800453e:	464b      	mov	r3, r9
 8004540:	ec51 0b18 	vmov	r0, r1, d8
 8004544:	f7fc f880 	bl	8000648 <__aeabi_dmul>
 8004548:	4602      	mov	r2, r0
 800454a:	460b      	mov	r3, r1
 800454c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004550:	ec43 2b17 	vmov	d7, r2, r3
 8004554:	ed84 7b02 	vstr	d7, [r4, #8]
    
    /* \tilde{y} = z_k - H \hat{x}_{k\mid k-1} */
    floating_t delta_value = value_new - k->value;
 8004558:	e9d4 8910 	ldrd	r8, r9, [r4, #64]	; 0x40
 800455c:	4642      	mov	r2, r8
 800455e:	464b      	mov	r3, r9
 8004560:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004564:	f7fb feb8 	bl	80002d8 <__aeabi_dsub>
    k->value     += k->K[0] * delta_value;
 8004568:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800456c:	4602      	mov	r2, r0
 800456e:	460b      	mov	r3, r1
 8004570:	4650      	mov	r0, sl
 8004572:	4659      	mov	r1, fp
 8004574:	f7fc f868 	bl	8000648 <__aeabi_dmul>
 8004578:	4602      	mov	r2, r0
 800457a:	460b      	mov	r3, r1
 800457c:	4640      	mov	r0, r8
 800457e:	4649      	mov	r1, r9
 8004580:	f7fb feac 	bl	80002dc <__adddf3>
 8004584:	e9c4 0110 	strd	r0, r1, [r4, #64]	; 0x40
    k->bias      += k->K[1] * delta_value;
 8004588:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800458c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004590:	f7fc f85a 	bl	8000648 <__aeabi_dmul>
 8004594:	4602      	mov	r2, r0
 8004596:	460b      	mov	r3, r1
 8004598:	e9d4 010e 	ldrd	r0, r1, [r4, #56]	; 0x38
 800459c:	f7fb fe9e 	bl	80002dc <__adddf3>
 80045a0:	e9c4 010e 	strd	r0, r1, [r4, #56]	; 0x38
    
    k->P[0][0]   -= k->K[0] * k->P[0][0];
 80045a4:	4652      	mov	r2, sl
 80045a6:	465b      	mov	r3, fp
 80045a8:	4630      	mov	r0, r6
 80045aa:	4639      	mov	r1, r7
 80045ac:	f7fc f84c 	bl	8000648 <__aeabi_dmul>
 80045b0:	4602      	mov	r2, r0
 80045b2:	460b      	mov	r3, r1
 80045b4:	4630      	mov	r0, r6
 80045b6:	4639      	mov	r1, r7
 80045b8:	f7fb fe8e 	bl	80002d8 <__aeabi_dsub>
 80045bc:	4680      	mov	r8, r0
 80045be:	4689      	mov	r9, r1
 80045c0:	e9c4 8904 	strd	r8, r9, [r4, #16]
    k->P[0][1]   -= k->K[0] * k->P[0][1];
 80045c4:	e9d4 6706 	ldrd	r6, r7, [r4, #24]
 80045c8:	4632      	mov	r2, r6
 80045ca:	463b      	mov	r3, r7
 80045cc:	4650      	mov	r0, sl
 80045ce:	4659      	mov	r1, fp
 80045d0:	f7fc f83a 	bl	8000648 <__aeabi_dmul>
 80045d4:	4602      	mov	r2, r0
 80045d6:	460b      	mov	r3, r1
 80045d8:	4630      	mov	r0, r6
 80045da:	4639      	mov	r1, r7
 80045dc:	f7fb fe7c 	bl	80002d8 <__aeabi_dsub>
 80045e0:	4606      	mov	r6, r0
 80045e2:	460f      	mov	r7, r1
 80045e4:	e9c4 6706 	strd	r6, r7, [r4, #24]
    k->P[1][0]   -= k->K[1] * k->P[0][0];
 80045e8:	4642      	mov	r2, r8
 80045ea:	464b      	mov	r3, r9
 80045ec:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80045f0:	4640      	mov	r0, r8
 80045f2:	4649      	mov	r1, r9
 80045f4:	f7fc f828 	bl	8000648 <__aeabi_dmul>
 80045f8:	4602      	mov	r2, r0
 80045fa:	460b      	mov	r3, r1
 80045fc:	ec51 0b18 	vmov	r0, r1, d8
 8004600:	f7fb fe6a 	bl	80002d8 <__aeabi_dsub>
 8004604:	e9c4 0108 	strd	r0, r1, [r4, #32]
    k->P[1][1]   -= k->K[1] * k->P[0][1];
 8004608:	4632      	mov	r2, r6
 800460a:	463b      	mov	r3, r7
 800460c:	4640      	mov	r0, r8
 800460e:	4649      	mov	r1, r9
 8004610:	f7fc f81a 	bl	8000648 <__aeabi_dmul>
 8004614:	4602      	mov	r2, r0
 8004616:	460b      	mov	r3, r1
 8004618:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	; 0x28
 800461c:	f7fb fe5c 	bl	80002d8 <__aeabi_dsub>
 8004620:	e9c4 010a 	strd	r0, r1, [r4, #40]	; 0x28
    
    k->timestamp  = TIMESTAMP();
 8004624:	f7fc fdb4 	bl	8001190 <STM_Timestamp>
 8004628:	f7fb ff94 	bl	8000554 <__aeabi_ui2d>
 800462c:	e9c4 011e 	strd	r0, r1, [r4, #120]	; 0x78
    
    k->value = BOUND(k->value, k->min_value, k->max_value);
 8004630:	e9d4 8910 	ldrd	r8, r9, [r4, #64]	; 0x40
 8004634:	e9d4 671a 	ldrd	r6, r7, [r4, #104]	; 0x68
 8004638:	4632      	mov	r2, r6
 800463a:	463b      	mov	r3, r7
 800463c:	4640      	mov	r0, r8
 800463e:	4649      	mov	r1, r9
 8004640:	f7fc fa74 	bl	8000b2c <__aeabi_dcmplt>
 8004644:	b950      	cbnz	r0, 800465c <UpdateKalman+0x168>
 8004646:	e9d4 671c 	ldrd	r6, r7, [r4, #112]	; 0x70
 800464a:	4632      	mov	r2, r6
 800464c:	463b      	mov	r3, r7
 800464e:	4640      	mov	r0, r8
 8004650:	4649      	mov	r1, r9
 8004652:	f7fc fa89 	bl	8000b68 <__aeabi_dcmpgt>
 8004656:	b908      	cbnz	r0, 800465c <UpdateKalman+0x168>
 8004658:	4646      	mov	r6, r8
 800465a:	464f      	mov	r7, r9
 800465c:	e9c4 6710 	strd	r6, r7, [r4, #64]	; 0x40
    
    k->estimation_error = k->value - value_new;
 8004660:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004664:	4630      	mov	r0, r6
 8004666:	4639      	mov	r1, r7
 8004668:	f7fb fe36 	bl	80002d8 <__aeabi_dsub>
 800466c:	e9c4 0124 	strd	r0, r1, [r4, #144]	; 0x90
//    LOG_KALMAN(KALMAN_DEBUG_2, "Update - Value:%.2f Bias:%.2f K:%.2f|%.2f\n", k->value, k->bias, k->K[0], k->K[1]);
};
 8004670:	b006      	add	sp, #24
 8004672:	ecbd 8b02 	vpop	{d8}
 8004676:	e8bd 8fd0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, sl, fp, pc}
 800467a:	bf00      	nop
 800467c:	3ff00000 	.word	0x3ff00000

08004680 <StepKalman>:
{
    return Kalman.Step( k, value_new, k->velocity );
}

floating_t StepKalman( kalman_filter_t * k, floating_t value_new, floating_t rate_new )
{
 8004680:	b510      	push	{r4, lr}
 8004682:	ed2d 8b02 	vpush	{d8}
 8004686:	4604      	mov	r4, r0
 8004688:	eeb0 8a40 	vmov.f32	s16, s0
 800468c:	eef0 8a60 	vmov.f32	s17, s1
//    LOG_KALMAN(KALMAN_DEBUG_2, "Step - Id:%p NewVal:%.2f NewRate:%.2f\n", k, value_new, rate_new);
    PredictKalman(k, rate_new);
 8004690:	eeb0 0a41 	vmov.f32	s0, s2
 8004694:	eef0 0a61 	vmov.f32	s1, s3
 8004698:	f7ff fe73 	bl	8004382 <PredictKalman>
    UpdateKalman(k, value_new);
 800469c:	eeb0 0a48 	vmov.f32	s0, s16
 80046a0:	eef0 0a68 	vmov.f32	s1, s17
 80046a4:	4620      	mov	r0, r4
 80046a6:	f7ff ff25 	bl	80044f4 <UpdateKalman>
    return k->value;
}
 80046aa:	ed94 0b10 	vldr	d0, [r4, #64]	; 0x40
 80046ae:	ecbd 8b02 	vpop	{d8}
 80046b2:	bd10      	pop	{r4, pc}

080046b4 <TickKalman>:
{
 80046b4:	b508      	push	{r3, lr}
    return Kalman.Step( k, value_new, k->velocity );
 80046b6:	ed90 1b14 	vldr	d1, [r0, #80]	; 0x50
 80046ba:	f7ff ffe1 	bl	8004680 <StepKalman>
}
 80046be:	bd08      	pop	{r3, pc}

080046c0 <IsKalmanExpired>:

bool IsKalmanExpired( kalman_filter_t * k )
{
 80046c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046c2:	4604      	mov	r4, r0
    return ((TIMESTAMP() - k->timestamp) > k->lifespan);
 80046c4:	f7fc fd64 	bl	8001190 <STM_Timestamp>
 80046c8:	e9d4 671e 	ldrd	r6, r7, [r4, #120]	; 0x78
 80046cc:	f7fb ff42 	bl	8000554 <__aeabi_ui2d>
 80046d0:	4632      	mov	r2, r6
 80046d2:	463b      	mov	r3, r7
 80046d4:	f7fb fe00 	bl	80002d8 <__aeabi_dsub>
 80046d8:	f04f 0501 	mov.w	r5, #1
 80046dc:	e9d4 2318 	ldrd	r2, r3, [r4, #96]	; 0x60
 80046e0:	f7fc fa42 	bl	8000b68 <__aeabi_dcmpgt>
 80046e4:	b908      	cbnz	r0, 80046ea <IsKalmanExpired+0x2a>
 80046e6:	f04f 0500 	mov.w	r5, #0
}
 80046ea:	f005 0001 	and.w	r0, r5, #1
 80046ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080046f0 <ScoreKalman>:

inline floating_t ScoreKalman( kalman_filter_t * k )
{
    floating_t score = k->K[0];
 80046f0:	ed90 0b00 	vldr	d0, [r0]
    if(k->flag) score = 0.;
 80046f4:	f890 30b3 	ldrb.w	r3, [r0, #179]	; 0xb3
 80046f8:	b10b      	cbz	r3, 80046fe <ScoreKalman+0xe>
 80046fa:	ed9f 0b03 	vldr	d0, [pc, #12]	; 8004708 <ScoreKalman+0x18>
    k->score = score;
 80046fe:	ed80 0b22 	vstr	d0, [r0, #136]	; 0x88
    return score;
}
 8004702:	4770      	bx	lr
 8004704:	f3af 8000 	nop.w
	...

08004710 <PunishKalman>:

void PunishKalman( kalman_filter_t * k )
{
 8004710:	b510      	push	{r4, lr}
 8004712:	4604      	mov	r4, r0
    k->K[0] *= KALMAN_PUNISH_FACTOR;
 8004714:	a310      	add	r3, pc, #64	; (adr r3, 8004758 <PunishKalman+0x48>)
 8004716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800471a:	e9d0 0100 	ldrd	r0, r1, [r0]
 800471e:	f7fb ff93 	bl	8000648 <__aeabi_dmul>
 8004722:	e9c4 0100 	strd	r0, r1, [r4]
    if(k->flag) score = 0.;
 8004726:	f894 30b3 	ldrb.w	r3, [r4, #179]	; 0xb3
 800472a:	b10b      	cbz	r3, 8004730 <PunishKalman+0x20>
 800472c:	2000      	movs	r0, #0
 800472e:	2100      	movs	r1, #0
    k->score = score;
 8004730:	e9c4 0122 	strd	r0, r1, [r4, #136]	; 0x88
    if( ScoreKalman(k) < MIN_KALMAN_GAIN )
 8004734:	a30a      	add	r3, pc, #40	; (adr r3, 8004760 <PunishKalman+0x50>)
 8004736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473a:	f7fc f9f7 	bl	8000b2c <__aeabi_dcmplt>
 800473e:	b900      	cbnz	r0, 8004742 <PunishKalman+0x32>
        ResetKalman(k, 0);
}
 8004740:	bd10      	pop	{r4, pc}
        ResetKalman(k, 0);
 8004742:	ed9f 0b03 	vldr	d0, [pc, #12]	; 8004750 <PunishKalman+0x40>
 8004746:	4620      	mov	r0, r4
 8004748:	f7ff fdc2 	bl	80042d0 <ResetKalman>
}
 800474c:	e7f8      	b.n	8004740 <PunishKalman+0x30>
 800474e:	bf00      	nop
	...
 8004758:	66666666 	.word	0x66666666
 800475c:	3fe66666 	.word	0x3fe66666
 8004760:	d2f1a9fc 	.word	0xd2f1a9fc
 8004764:	3f50624d 	.word	0x3f50624d

08004768 <PrintKalman>:
//    LOG_KALMAN(KALMAN_DEBUG, "Val: %.4f | Rate: %.4f | Vel:%.4f\n", k->value, k->rate, k->velocity);
//    LOG_KALMAN(KALMAN_DEBUG, "Bias: %.4f | Var: %.4f | Scr:%.4f\n", k->bias, k->variance, k->score);
//    LOG_KALMAN(KALMAN_DEBUG, "K:\t[%.4f][%.4f]\n", k->K[0], k->K[1]);
//    LOG_KALMAN(KALMAN_DEBUG, "P:\t[%.4f][%.4f]\n", k->P[0][0], k->P[0][1]);
//    LOG_KALMAN(KALMAN_DEBUG, "  \t[%.4f][%.4f]\n", k->P[1][0], k->P[1][1]);
}
 8004768:	4770      	bx	lr
 800476a:	0000      	movs	r0, r0
 800476c:	0000      	movs	r0, r0
	...

08004770 <RhoPIDInitialize>:
#ifndef TIMESTAMP
#include "timestamp.h"
#endif

void RhoPIDInitialize( pid_filter_t * pid, pid_gain_t k )
{
 8004770:	b082      	sub	sp, #8
 8004772:	b5d0      	push	{r4, r6, r7, lr}
 8004774:	4604      	mov	r4, r0
 8004776:	a904      	add	r1, sp, #16
 8004778:	e881 000c 	stmia.w	r1, {r2, r3}
    /* Zero Entire PID */
    memset( pid, 0, sizeof(pid_filter_t) );
 800477c:	2290      	movs	r2, #144	; 0x90
 800477e:	2100      	movs	r1, #0
 8004780:	f002 fb06 	bl	8006d90 <memset>
    
    if( !k.kp && !k.ki && !k.kd )
 8004784:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8004788:	2200      	movs	r2, #0
 800478a:	2300      	movs	r3, #0
 800478c:	4630      	mov	r0, r6
 800478e:	4639      	mov	r1, r7
 8004790:	f7fc f9c2 	bl	8000b18 <__aeabi_dcmpeq>
 8004794:	b1f8      	cbz	r0, 80047d6 <RhoPIDInitialize+0x66>
 8004796:	2200      	movs	r2, #0
 8004798:	2300      	movs	r3, #0
 800479a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800479e:	f7fc f9bb 	bl	8000b18 <__aeabi_dcmpeq>
 80047a2:	b1c0      	cbz	r0, 80047d6 <RhoPIDInitialize+0x66>
 80047a4:	2200      	movs	r2, #0
 80047a6:	2300      	movs	r3, #0
 80047a8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80047ac:	f7fc f9b4 	bl	8000b18 <__aeabi_dcmpeq>
 80047b0:	b188      	cbz	r0, 80047d6 <RhoPIDInitialize+0x66>
    {
        k.pu = 1.;
        pid->gain.kp = DEFAULT_PROPORTIONAL_FACTOR * k.ku;
 80047b2:	2200      	movs	r2, #0
 80047b4:	4b14      	ldr	r3, [pc, #80]	; (8004808 <RhoPIDInitialize+0x98>)
 80047b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80047ba:	f7fb ff45 	bl	8000648 <__aeabi_dmul>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	e9c4 2300 	strd	r2, r3, [r4]
        pid->gain.ki = DEFAULT_INTEGRAL_FACTOR * ( pid->gain.kp / k.pu );
 80047c6:	a30e      	add	r3, pc, #56	; (adr r3, 8004800 <RhoPIDInitialize+0x90>)
 80047c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047cc:	f7fb ff3c 	bl	8000648 <__aeabi_dmul>
 80047d0:	e9c4 0102 	strd	r0, r1, [r4, #8]
        pid->gain.kd = DEFAULT_DERIVATIVE_FACTOR * ( pid->gain.kd * k.pu );
 80047d4:	e009      	b.n	80047ea <RhoPIDInitialize+0x7a>
    }
    else
    {
        pid->gain.kp = k.kp;
 80047d6:	e9c4 6700 	strd	r6, r7, [r4]
        pid->gain.ki = k.ki;
 80047da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80047de:	e9c4 2302 	strd	r2, r3, [r4, #8]
        pid->gain.kd = k.kd;
 80047e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80047e6:	e9c4 2304 	strd	r2, r3, [r4, #16]
    }
    pid->timestamp = TIMESTAMP();
 80047ea:	f7fc fcd1 	bl	8001190 <STM_Timestamp>
 80047ee:	f7fb feb1 	bl	8000554 <__aeabi_ui2d>
 80047f2:	e9c4 0116 	strd	r0, r1, [r4, #88]	; 0x58
}
 80047f6:	e8bd 40d0 	ldmia.w	sp!, {r4, r6, r7, lr}
 80047fa:	b002      	add	sp, #8
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	d2f1a9fc 	.word	0xd2f1a9fc
 8004804:	3f60624d 	.word	0x3f60624d
 8004808:	3fe00000 	.word	0x3fe00000
 800480c:	00000000 	.word	0x00000000

08004810 <RhoPIDUpdate>:

void RhoPIDUpdate( pid_filter_t * pid, floating_t actual, floating_t target )
{
 8004810:	e92d 4fd0 	stmdb	sp!, {r4, r6, r7, r8, r9, sl, fp, lr}
 8004814:	ed2d 8b02 	vpush	{d8}
 8004818:	b082      	sub	sp, #8
 800481a:	4604      	mov	r4, r0
 800481c:	ec51 0b10 	vmov	r0, r1, d0
 8004820:	ec53 2b11 	vmov	r2, r3, d1
    pid->error = actual - target;
 8004824:	f7fb fd58 	bl	80002d8 <__aeabi_dsub>
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
    
    pid->pv = pid->error * pid->gain.kp;
 8004830:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004834:	f7fb ff08 	bl	8000648 <__aeabi_dmul>
 8004838:	e9c4 010a 	strd	r0, r1, [r4, #40]	; 0x28
    
    pid->dt = TIMESTAMP() - pid->timestamp;
 800483c:	f7fc fca8 	bl	8001190 <STM_Timestamp>
 8004840:	e9d4 6716 	ldrd	r6, r7, [r4, #88]	; 0x58
 8004844:	f7fb fe86 	bl	8000554 <__aeabi_ui2d>
 8004848:	4632      	mov	r2, r6
 800484a:	463b      	mov	r3, r7
 800484c:	f7fb fd44 	bl	80002d8 <__aeabi_dsub>
 8004850:	4606      	mov	r6, r0
 8004852:	460f      	mov	r7, r1
 8004854:	e9c4 6714 	strd	r6, r7, [r4, #80]	; 0x50
    pid->total_error += pid->error * pid->dt;
 8004858:	e9d4 891a 	ldrd	r8, r9, [r4, #104]	; 0x68
 800485c:	4642      	mov	r2, r8
 800485e:	464b      	mov	r3, r9
 8004860:	f7fb fef2 	bl	8000648 <__aeabi_dmul>
 8004864:	e9d4 231e 	ldrd	r2, r3, [r4, #120]	; 0x78
 8004868:	f7fb fd38 	bl	80002dc <__adddf3>
 800486c:	4602      	mov	r2, r0
 800486e:	460b      	mov	r3, r1
 8004870:	e9cd 2300 	strd	r2, r3, [sp]
    pid->iv = pid->gain.ki * pid->total_error;
 8004874:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 8004878:	f7fb fee6 	bl	8000648 <__aeabi_dmul>
 800487c:	4682      	mov	sl, r0
 800487e:	468b      	mov	fp, r1
 8004880:	e9c4 ab0c 	strd	sl, fp, [r4, #48]	; 0x30
    
    pid->delta_error = pid->prev_error - pid->error;
 8004884:	4642      	mov	r2, r8
 8004886:	464b      	mov	r3, r9
 8004888:	e9d4 0118 	ldrd	r0, r1, [r4, #96]	; 0x60
 800488c:	f7fb fd24 	bl	80002d8 <__aeabi_dsub>
 8004890:	ec41 0b18 	vmov	d8, r0, r1
 8004894:	e9c4 011c 	strd	r0, r1, [r4, #112]	; 0x70
    pid->dv = ZDIV( ( pid->gain.kd * pid->delta_error ), pid->dt);
 8004898:	2200      	movs	r2, #0
 800489a:	2300      	movs	r3, #0
 800489c:	4630      	mov	r0, r6
 800489e:	4639      	mov	r1, r7
 80048a0:	f7fc f93a 	bl	8000b18 <__aeabi_dcmpeq>
 80048a4:	b170      	cbz	r0, 80048c4 <RhoPIDUpdate+0xb4>
 80048a6:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80048aa:	ec51 0b18 	vmov	r0, r1, d8
 80048ae:	f7fb fecb 	bl	8000648 <__aeabi_dmul>
 80048b2:	2200      	movs	r2, #0
 80048b4:	2300      	movs	r3, #0
 80048b6:	f7fc f92f 	bl	8000b18 <__aeabi_dcmpeq>
 80048ba:	2800      	cmp	r0, #0
 80048bc:	d04f      	beq.n	800495e <RhoPIDUpdate+0x14e>
 80048be:	2600      	movs	r6, #0
 80048c0:	2700      	movs	r7, #0
 80048c2:	e00b      	b.n	80048dc <RhoPIDUpdate+0xcc>
 80048c4:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80048c8:	ec51 0b18 	vmov	r0, r1, d8
 80048cc:	f7fb febc 	bl	8000648 <__aeabi_dmul>
 80048d0:	4632      	mov	r2, r6
 80048d2:	463b      	mov	r3, r7
 80048d4:	f7fb ffe2 	bl	800089c <__aeabi_ddiv>
 80048d8:	4606      	mov	r6, r0
 80048da:	460f      	mov	r7, r1
 80048dc:	e9c4 670e 	strd	r6, r7, [r4, #56]	; 0x38
    
    pid->value = pid->pv + pid->iv + pid->dv + pid->bias;
 80048e0:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
 80048e4:	4650      	mov	r0, sl
 80048e6:	4659      	mov	r1, fp
 80048e8:	f7fb fcf8 	bl	80002dc <__adddf3>
 80048ec:	4632      	mov	r2, r6
 80048ee:	463b      	mov	r3, r7
 80048f0:	f7fb fcf4 	bl	80002dc <__adddf3>
 80048f4:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	; 0x48
 80048f8:	f7fb fcf0 	bl	80002dc <__adddf3>
 80048fc:	4606      	mov	r6, r0
 80048fe:	460f      	mov	r7, r1
 8004900:	e9c4 6710 	strd	r6, r7, [r4, #64]	; 0x40
    
    if( pid->max_value > 0 )
 8004904:	e9d4 ab22 	ldrd	sl, fp, [r4, #136]	; 0x88
 8004908:	2200      	movs	r2, #0
 800490a:	2300      	movs	r3, #0
 800490c:	4650      	mov	r0, sl
 800490e:	4659      	mov	r1, fp
 8004910:	f7fc f92a 	bl	8000b68 <__aeabi_dcmpgt>
 8004914:	b198      	cbz	r0, 800493e <RhoPIDUpdate+0x12e>
        pid->value = BOUND(pid->value, pid->min_value, pid->max_value);
 8004916:	ed94 8b20 	vldr	d8, [r4, #128]	; 0x80
 800491a:	ec53 2b18 	vmov	r2, r3, d8
 800491e:	4630      	mov	r0, r6
 8004920:	4639      	mov	r1, r7
 8004922:	f7fc f903 	bl	8000b2c <__aeabi_dcmplt>
 8004926:	b940      	cbnz	r0, 800493a <RhoPIDUpdate+0x12a>
 8004928:	4652      	mov	r2, sl
 800492a:	465b      	mov	r3, fp
 800492c:	4630      	mov	r0, r6
 800492e:	4639      	mov	r1, r7
 8004930:	f7fc f91a 	bl	8000b68 <__aeabi_dcmpgt>
 8004934:	b1b0      	cbz	r0, 8004964 <RhoPIDUpdate+0x154>
 8004936:	ec4b ab18 	vmov	d8, sl, fp
 800493a:	ed84 8b10 	vstr	d8, [r4, #64]	; 0x40
    
    pid->prev_error = pid->error;
 800493e:	e9c4 8918 	strd	r8, r9, [r4, #96]	; 0x60

    pid->total_error *= 0.9;
 8004942:	a30c      	add	r3, pc, #48	; (adr r3, 8004974 <RhoPIDUpdate+0x164>)
 8004944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004948:	e9dd 0100 	ldrd	r0, r1, [sp]
 800494c:	f7fb fe7c 	bl	8000648 <__aeabi_dmul>
 8004950:	e9c4 011e 	strd	r0, r1, [r4, #120]	; 0x78
}
 8004954:	b002      	add	sp, #8
 8004956:	ecbd 8b02 	vpop	{d8}
 800495a:	e8bd 8fd0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, sl, fp, pc}
    pid->dv = ZDIV( ( pid->gain.kd * pid->delta_error ), pid->dt);
 800495e:	2600      	movs	r6, #0
 8004960:	4f03      	ldr	r7, [pc, #12]	; (8004970 <RhoPIDUpdate+0x160>)
 8004962:	e7bb      	b.n	80048dc <RhoPIDUpdate+0xcc>
        pid->value = BOUND(pid->value, pid->min_value, pid->max_value);
 8004964:	ec47 6b18 	vmov	d8, r6, r7
 8004968:	e7e7      	b.n	800493a <RhoPIDUpdate+0x12a>
 800496a:	bf00      	nop
 800496c:	f3af 8000 	nop.w
 8004970:	40900000 	.word	0x40900000
 8004974:	cccccccd 	.word	0xcccccccd
 8004978:	3feccccc 	.word	0x3feccccc

0800497c <GenerateCumulativeMomentsStatistics>:
#ifndef MIN
#define MIN(A,B) (A<B?A:B)
#endif

void GenerateCumulativeMomentsStatistics( floating_t v, floating_t i, floating_t *m0, floating_t *m1, floating_t *n )
{
 800497c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004980:	ec57 6b10 	vmov	r6, r7, d0
 8004984:	ec59 8b11 	vmov	r8, r9, d1
 8004988:	4605      	mov	r5, r0
 800498a:	460c      	mov	r4, r1
 800498c:	4692      	mov	sl, r2
#ifdef __USE_RUNNING_AVERAGE__
    floating_t n_=1/(++(*n));
    *m0+=((v-*m0)*n_);
    *m1+=(((v*i)-*m1)*n_);
#else
    ++(*n);
 800498e:	2200      	movs	r2, #0
 8004990:	4b0f      	ldr	r3, [pc, #60]	; (80049d0 <GenerateCumulativeMomentsStatistics+0x54>)
 8004992:	e9da 0100 	ldrd	r0, r1, [sl]
 8004996:	f7fb fca1 	bl	80002dc <__adddf3>
 800499a:	e9ca 0100 	strd	r0, r1, [sl]
    *m0+=v;
 800499e:	4632      	mov	r2, r6
 80049a0:	463b      	mov	r3, r7
 80049a2:	e9d5 0100 	ldrd	r0, r1, [r5]
 80049a6:	f7fb fc99 	bl	80002dc <__adddf3>
 80049aa:	e9c5 0100 	strd	r0, r1, [r5]
    *m1+=v*i;
 80049ae:	4642      	mov	r2, r8
 80049b0:	464b      	mov	r3, r9
 80049b2:	4630      	mov	r0, r6
 80049b4:	4639      	mov	r1, r7
 80049b6:	f7fb fe47 	bl	8000648 <__aeabi_dmul>
 80049ba:	4602      	mov	r2, r0
 80049bc:	460b      	mov	r3, r1
 80049be:	e9d4 0100 	ldrd	r0, r1, [r4]
 80049c2:	f7fb fc8b 	bl	80002dc <__adddf3>
 80049c6:	e9c4 0100 	strd	r0, r1, [r4]
#endif
}
 80049ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049ce:	bf00      	nop
 80049d0:	3ff00000 	.word	0x3ff00000

080049d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80049d4:	480d      	ldr	r0, [pc, #52]	; (8004a0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80049d6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80049d8:	480d      	ldr	r0, [pc, #52]	; (8004a10 <LoopForever+0x6>)
  ldr r1, =_edata
 80049da:	490e      	ldr	r1, [pc, #56]	; (8004a14 <LoopForever+0xa>)
  ldr r2, =_sidata
 80049dc:	4a0e      	ldr	r2, [pc, #56]	; (8004a18 <LoopForever+0xe>)
  movs r3, #0
 80049de:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80049e0:	e002      	b.n	80049e8 <LoopCopyDataInit>

080049e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049e6:	3304      	adds	r3, #4

080049e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049ec:	d3f9      	bcc.n	80049e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049ee:	4a0b      	ldr	r2, [pc, #44]	; (8004a1c <LoopForever+0x12>)
  ldr r4, =_ebss
 80049f0:	4c0b      	ldr	r4, [pc, #44]	; (8004a20 <LoopForever+0x16>)
  movs r3, #0
 80049f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049f4:	e001      	b.n	80049fa <LoopFillZerobss>

080049f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049f8:	3204      	adds	r2, #4

080049fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049fc:	d3fb      	bcc.n	80049f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80049fe:	f000 f87f 	bl	8004b00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004a02:	f002 f98b 	bl	8006d1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004a06:	f7fc fd77 	bl	80014f8 <main>

08004a0a <LoopForever>:

LoopForever:
    b LoopForever
 8004a0a:	e7fe      	b.n	8004a0a <LoopForever>
  ldr   r0, =_estack
 8004a0c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004a10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004a14:	20001f70 	.word	0x20001f70
  ldr r2, =_sidata
 8004a18:	0800b488 	.word	0x0800b488
  ldr r2, =_sbss
 8004a1c:	20001f70 	.word	0x20001f70
  ldr r4, =_ebss
 8004a20:	2000466c 	.word	0x2000466c

08004a24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004a24:	e7fe      	b.n	8004a24 <ADC1_2_IRQHandler>

08004a26 <InitPlatform>:
/************************************************************************
 *                      Local Function Definitions                      *
 ***********************************************************************/
void InitPlatform( platform_t * platform, protocol_t host_communication_protocol, generic_handle_t host_communication_handle )
{
  *platform = (platform_t){ host_communication_protocol, host_communication_handle };
 8004a26:	7001      	strb	r1, [r0, #0]
 8004a28:	6042      	str	r2, [r0, #4]
}
 8004a2a:	4770      	bx	lr

08004a2c <WritePin>:

void WritePin( GPIO_t * gpio, uint16_t val )
{
 8004a2c:	b508      	push	{r3, lr}
  PLATFORM_SPECIFIC(WritePin)( gpio->port, gpio->pin, val );
 8004a2e:	b2ca      	uxtb	r2, r1
 8004a30:	8881      	ldrh	r1, [r0, #4]
 8004a32:	6800      	ldr	r0, [r0, #0]
 8004a34:	f7fc fba8 	bl	8001188 <STM_WritePin>
}
 8004a38:	bd08      	pop	{r3, pc}

08004a3a <SetPortMode>:

void SetPortMode(GPIO_t * gpio, uint16_t val )
{
 8004a3a:	b508      	push	{r3, lr}
  PLATFORM_SPECIFIC(SetPortMode)( gpio->port, gpio->pin, val );
 8004a3c:	b2ca      	uxtb	r2, r1
 8004a3e:	8881      	ldrh	r1, [r0, #4]
 8004a40:	6800      	ldr	r0, [r0, #0]
 8004a42:	f7fc fb93 	bl	800116c <STM_SetPortMode>
}
 8004a46:	bd08      	pop	{r3, pc}

08004a48 <InitSystem>:
#include "printers.h"

void InitSystem(
  system_t * system,
  system_states_list_t * state_list )
{
 8004a48:	b508      	push	{r3, lr}
  system->state_list = state_list;
 8004a4a:	6041      	str	r1, [r0, #4]
  SystemFunctions.State.Set( system, system->state );
 8004a4c:	7841      	ldrb	r1, [r0, #1]
 8004a4e:	f000 f835 	bl	8004abc <SetStateSystem>
}
 8004a52:	bd08      	pop	{r3, pc}

08004a54 <GetStateSystem>:
{
  SystemFunctions.State.Enter( system, SystemFunctions.State.Get(system)->next );
}

system_state_t * GetStateSystem( system_t * system )
{
 8004a54:	b508      	push	{r3, lr}
  return SystemFunctions.State.GetFromList( system, system->state );
 8004a56:	7841      	ldrb	r1, [r0, #1]
 8004a58:	f000 f81a 	bl	8004a90 <GetStateFromListSystem>
}
 8004a5c:	bd08      	pop	{r3, pc}

08004a5e <PerformStateSystem>:
    LOG(STATE_DEBUG, "Entering %s\r\n", system_state_enum_strings[new_state]);
  system->state = new_state;
}

void PerformStateSystem( system_t * system )
{
 8004a5e:	b508      	push	{r3, lr}
  void (*routine)(void) = SystemFunctions.State.Get(system)->routine;
 8004a60:	f7ff fff8 	bl	8004a54 <GetStateSystem>
 8004a64:	6843      	ldr	r3, [r0, #4]
  if( routine != NULL ) routine();
 8004a66:	b103      	cbz	r3, 8004a6a <PerformStateSystem+0xc>
 8004a68:	4798      	blx	r3
}
 8004a6a:	bd08      	pop	{r3, pc}

08004a6c <EnterStateSystem>:

void EnterStateSystem( system_t * system, system_state_enum new_state )
{
 8004a6c:	b510      	push	{r4, lr}
 8004a6e:	4604      	mov	r4, r0
  SystemFunctions.State.Set( system, new_state );
 8004a70:	f000 f824 	bl	8004abc <SetStateSystem>
  SystemFunctions.State.Perform( system );
 8004a74:	4620      	mov	r0, r4
 8004a76:	f7ff fff2 	bl	8004a5e <PerformStateSystem>
}
 8004a7a:	bd10      	pop	{r4, pc}

08004a7c <IsInStateSystem>:

bool IsInStateSystem( system_t * system, system_state_enum check_state )
{
 8004a7c:	b510      	push	{r4, lr}
 8004a7e:	460c      	mov	r4, r1
  return ( SystemFunctions.State.Get( system )->state == check_state );
 8004a80:	f7ff ffe8 	bl	8004a54 <GetStateSystem>
 8004a84:	7800      	ldrb	r0, [r0, #0]
}
 8004a86:	42a0      	cmp	r0, r4
 8004a88:	bf14      	ite	ne
 8004a8a:	2000      	movne	r0, #0
 8004a8c:	2001      	moveq	r0, #1
 8004a8e:	bd10      	pop	{r4, pc}

08004a90 <GetStateFromListSystem>:
system_state_t * GetStateFromListSystem( system_t * system, system_state_enum state )
{
    system_state_t * state_type;
    /* Cycle state list to find specified state.
        If not found, return is ERROR_STATE */
    for( uint8_t i = 0; i < SYS_ERROR; i++ )
 8004a90:	2300      	movs	r3, #0
 8004a92:	2b07      	cmp	r3, #7
 8004a94:	d80f      	bhi.n	8004ab6 <GetStateFromListSystem+0x26>
{
 8004a96:	b410      	push	{r4}
    {
        state_type = &(*system->state_list)[i];
 8004a98:	6842      	ldr	r2, [r0, #4]
 8004a9a:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
        if( state_type->state == state ) break;
 8004a9e:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 8004aa2:	428a      	cmp	r2, r1
 8004aa4:	d003      	beq.n	8004aae <GetStateFromListSystem+0x1e>
    for( uint8_t i = 0; i < SYS_ERROR; i++ )
 8004aa6:	3301      	adds	r3, #1
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	2b07      	cmp	r3, #7
 8004aac:	d9f4      	bls.n	8004a98 <GetStateFromListSystem+0x8>
    }
    return state_type;
}
 8004aae:	4620      	mov	r0, r4
 8004ab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	4620      	mov	r0, r4
 8004ab8:	4770      	bx	lr
	...

08004abc <SetStateSystem>:
{
 8004abc:	b570      	push	{r4, r5, r6, lr}
 8004abe:	4605      	mov	r5, r0
 8004ac0:	460c      	mov	r4, r1
	printf("T%d\r\n", 1);
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	480b      	ldr	r0, [pc, #44]	; (8004af4 <SetStateSystem+0x38>)
 8004ac6:	f3af 8000 	nop.w
  if( system->state != new_state )
 8004aca:	786b      	ldrb	r3, [r5, #1]
 8004acc:	42a3      	cmp	r3, r4
 8004ace:	d00e      	beq.n	8004aee <SetStateSystem+0x32>
    LOG(STATE_DEBUG, "Entering %s\r\n", system_state_enum_strings[new_state]);
 8004ad0:	2603      	movs	r6, #3
 8004ad2:	e004      	b.n	8004ade <SetStateSystem+0x22>
 8004ad4:	2009      	movs	r0, #9
 8004ad6:	f002 fe77 	bl	80077c8 <putchar>
 8004ada:	3601      	adds	r6, #1
 8004adc:	b2f6      	uxtb	r6, r6
 8004ade:	2e03      	cmp	r6, #3
 8004ae0:	d9f8      	bls.n	8004ad4 <SetStateSystem+0x18>
 8004ae2:	4b05      	ldr	r3, [pc, #20]	; (8004af8 <SetStateSystem+0x3c>)
 8004ae4:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8004ae8:	4804      	ldr	r0, [pc, #16]	; (8004afc <SetStateSystem+0x40>)
 8004aea:	f3af 8000 	nop.w
  system->state = new_state;
 8004aee:	706c      	strb	r4, [r5, #1]
}
 8004af0:	bd70      	pop	{r4, r5, r6, pc}
 8004af2:	bf00      	nop
 8004af4:	0800af68 	.word	0x0800af68
 8004af8:	0800afec 	.word	0x0800afec
 8004afc:	0800af70 	.word	0x0800af70

08004b00 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004b00:	4a03      	ldr	r2, [pc, #12]	; (8004b10 <SystemInit+0x10>)
 8004b02:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004b06:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b0a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b0e:	4770      	bx	lr
 8004b10:	e000ed00 	.word	0xe000ed00

08004b14 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8004b14:	4b10      	ldr	r3, [pc, #64]	; (8004b58 <HAL_InitTick+0x44>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	b90b      	cbnz	r3, 8004b1e <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8004b1a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8004b1c:	4770      	bx	lr
{
 8004b1e:	b510      	push	{r4, lr}
 8004b20:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004b22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004b26:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b2a:	4a0c      	ldr	r2, [pc, #48]	; (8004b5c <HAL_InitTick+0x48>)
 8004b2c:	6810      	ldr	r0, [r2, #0]
 8004b2e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004b32:	f000 f8a1 	bl	8004c78 <HAL_SYSTICK_Config>
 8004b36:	b968      	cbnz	r0, 8004b54 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b38:	2c0f      	cmp	r4, #15
 8004b3a:	d901      	bls.n	8004b40 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8004b3c:	2001      	movs	r0, #1
 8004b3e:	e00a      	b.n	8004b56 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b40:	2200      	movs	r2, #0
 8004b42:	4621      	mov	r1, r4
 8004b44:	f04f 30ff 	mov.w	r0, #4294967295
 8004b48:	f000 f854 	bl	8004bf4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004b4c:	4b04      	ldr	r3, [pc, #16]	; (8004b60 <HAL_InitTick+0x4c>)
 8004b4e:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8004b50:	2000      	movs	r0, #0
 8004b52:	e000      	b.n	8004b56 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8004b54:	2001      	movs	r0, #1
}
 8004b56:	bd10      	pop	{r4, pc}
 8004b58:	20001d94 	.word	0x20001d94
 8004b5c:	20001d90 	.word	0x20001d90
 8004b60:	20001d98 	.word	0x20001d98

08004b64 <HAL_Init>:
{
 8004b64:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b66:	2003      	movs	r0, #3
 8004b68:	f000 f832 	bl	8004bd0 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004b6c:	2000      	movs	r0, #0
 8004b6e:	f7ff ffd1 	bl	8004b14 <HAL_InitTick>
 8004b72:	b110      	cbz	r0, 8004b7a <HAL_Init+0x16>
    status = HAL_ERROR;
 8004b74:	2401      	movs	r4, #1
}
 8004b76:	4620      	mov	r0, r4
 8004b78:	bd10      	pop	{r4, pc}
 8004b7a:	4604      	mov	r4, r0
    HAL_MspInit();
 8004b7c:	f7fc fcdc 	bl	8001538 <HAL_MspInit>
 8004b80:	e7f9      	b.n	8004b76 <HAL_Init+0x12>
	...

08004b84 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004b84:	4a03      	ldr	r2, [pc, #12]	; (8004b94 <HAL_IncTick+0x10>)
 8004b86:	6813      	ldr	r3, [r2, #0]
 8004b88:	4903      	ldr	r1, [pc, #12]	; (8004b98 <HAL_IncTick+0x14>)
 8004b8a:	6809      	ldr	r1, [r1, #0]
 8004b8c:	440b      	add	r3, r1
 8004b8e:	6013      	str	r3, [r2, #0]
}
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop
 8004b94:	20004658 	.word	0x20004658
 8004b98:	20001d94 	.word	0x20001d94

08004b9c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004b9c:	4b01      	ldr	r3, [pc, #4]	; (8004ba4 <HAL_GetTick+0x8>)
 8004b9e:	6818      	ldr	r0, [r3, #0]
}
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	20004658 	.word	0x20004658

08004ba8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ba8:	b538      	push	{r3, r4, r5, lr}
 8004baa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004bac:	f7ff fff6 	bl	8004b9c <HAL_GetTick>
 8004bb0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004bb2:	f1b4 3fff 	cmp.w	r4, #4294967295
 8004bb6:	d002      	beq.n	8004bbe <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8004bb8:	4b04      	ldr	r3, [pc, #16]	; (8004bcc <HAL_Delay+0x24>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004bbe:	f7ff ffed 	bl	8004b9c <HAL_GetTick>
 8004bc2:	1b40      	subs	r0, r0, r5
 8004bc4:	42a0      	cmp	r0, r4
 8004bc6:	d3fa      	bcc.n	8004bbe <HAL_Delay+0x16>
  {
  }
}
 8004bc8:	bd38      	pop	{r3, r4, r5, pc}
 8004bca:	bf00      	nop
 8004bcc:	20001d94 	.word	0x20001d94

08004bd0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004bd0:	4a07      	ldr	r2, [pc, #28]	; (8004bf0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004bd2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004bd4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004bd8:	041b      	lsls	r3, r3, #16
 8004bda:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004bdc:	0200      	lsls	r0, r0, #8
 8004bde:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004be2:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8004be4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004be8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8004bec:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004bee:	4770      	bx	lr
 8004bf0:	e000ed00 	.word	0xe000ed00

08004bf4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bf4:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004bf6:	4b17      	ldr	r3, [pc, #92]	; (8004c54 <HAL_NVIC_SetPriority+0x60>)
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bfe:	f1c3 0407 	rsb	r4, r3, #7
 8004c02:	2c04      	cmp	r4, #4
 8004c04:	bf28      	it	cs
 8004c06:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c08:	1d1d      	adds	r5, r3, #4
 8004c0a:	2d06      	cmp	r5, #6
 8004c0c:	d918      	bls.n	8004c40 <HAL_NVIC_SetPriority+0x4c>
 8004c0e:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c10:	f04f 35ff 	mov.w	r5, #4294967295
 8004c14:	fa05 f404 	lsl.w	r4, r5, r4
 8004c18:	ea21 0104 	bic.w	r1, r1, r4
 8004c1c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c1e:	fa05 f303 	lsl.w	r3, r5, r3
 8004c22:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c26:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8004c28:	2800      	cmp	r0, #0
 8004c2a:	db0b      	blt.n	8004c44 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c2c:	0109      	lsls	r1, r1, #4
 8004c2e:	b2c9      	uxtb	r1, r1
 8004c30:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004c34:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004c38:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004c3c:	bc30      	pop	{r4, r5}
 8004c3e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c40:	2300      	movs	r3, #0
 8004c42:	e7e5      	b.n	8004c10 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c44:	f000 000f 	and.w	r0, r0, #15
 8004c48:	0109      	lsls	r1, r1, #4
 8004c4a:	b2c9      	uxtb	r1, r1
 8004c4c:	4b02      	ldr	r3, [pc, #8]	; (8004c58 <HAL_NVIC_SetPriority+0x64>)
 8004c4e:	5419      	strb	r1, [r3, r0]
 8004c50:	e7f4      	b.n	8004c3c <HAL_NVIC_SetPriority+0x48>
 8004c52:	bf00      	nop
 8004c54:	e000ed00 	.word	0xe000ed00
 8004c58:	e000ed14 	.word	0xe000ed14

08004c5c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004c5c:	2800      	cmp	r0, #0
 8004c5e:	db07      	blt.n	8004c70 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c60:	f000 021f 	and.w	r2, r0, #31
 8004c64:	0940      	lsrs	r0, r0, #5
 8004c66:	2301      	movs	r3, #1
 8004c68:	4093      	lsls	r3, r2
 8004c6a:	4a02      	ldr	r2, [pc, #8]	; (8004c74 <HAL_NVIC_EnableIRQ+0x18>)
 8004c6c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004c70:	4770      	bx	lr
 8004c72:	bf00      	nop
 8004c74:	e000e100 	.word	0xe000e100

08004c78 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c78:	3801      	subs	r0, #1
 8004c7a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004c7e:	d20a      	bcs.n	8004c96 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c80:	4b06      	ldr	r3, [pc, #24]	; (8004c9c <HAL_SYSTICK_Config+0x24>)
 8004c82:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c84:	4a06      	ldr	r2, [pc, #24]	; (8004ca0 <HAL_SYSTICK_Config+0x28>)
 8004c86:	21f0      	movs	r1, #240	; 0xf0
 8004c88:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c8c:	2000      	movs	r0, #0
 8004c8e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c90:	2207      	movs	r2, #7
 8004c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c94:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004c96:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	e000e010 	.word	0xe000e010
 8004ca0:	e000ed00 	.word	0xe000ed00

08004ca4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004ca4:	6803      	ldr	r3, [r0, #0]
 8004ca6:	4a0c      	ldr	r2, [pc, #48]	; (8004cd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d813      	bhi.n	8004cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004cac:	490b      	ldr	r1, [pc, #44]	; (8004cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	3b08      	subs	r3, #8
 8004cb2:	4a0b      	ldr	r2, [pc, #44]	; (8004ce0 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8004cb4:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004cb8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004cba:	f022 0203 	bic.w	r2, r2, #3
 8004cbe:	440a      	add	r2, r1
 8004cc0:	6482      	str	r2, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004cc2:	4a08      	ldr	r2, [pc, #32]	; (8004ce4 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8004cc4:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004cc6:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8004cca:	2201      	movs	r2, #1
 8004ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd0:	6503      	str	r3, [r0, #80]	; 0x50
}
 8004cd2:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004cd4:	4904      	ldr	r1, [pc, #16]	; (8004ce8 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8004cd6:	e7ea      	b.n	8004cae <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 8004cd8:	40020407 	.word	0x40020407
 8004cdc:	40020800 	.word	0x40020800
 8004ce0:	cccccccd 	.word	0xcccccccd
 8004ce4:	40020880 	.word	0x40020880
 8004ce8:	40020820 	.word	0x40020820

08004cec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004cec:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004cee:	4a07      	ldr	r2, [pc, #28]	; (8004d0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8004cf0:	441a      	add	r2, r3
 8004cf2:	0092      	lsls	r2, r2, #2
 8004cf4:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004cf6:	4a06      	ldr	r2, [pc, #24]	; (8004d10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8004cf8:	6582      	str	r2, [r0, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	f003 031f 	and.w	r3, r3, #31
 8004d00:	2201      	movs	r2, #1
 8004d02:	fa02 f303 	lsl.w	r3, r2, r3
 8004d06:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	1000823f 	.word	0x1000823f
 8004d10:	40020940 	.word	0x40020940

08004d14 <HAL_DMA_Init>:
  if (hdma == NULL)
 8004d14:	2800      	cmp	r0, #0
 8004d16:	d05b      	beq.n	8004dd0 <HAL_DMA_Init+0xbc>
{
 8004d18:	b510      	push	{r4, lr}
 8004d1a:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004d1c:	6801      	ldr	r1, [r0, #0]
 8004d1e:	4b2d      	ldr	r3, [pc, #180]	; (8004dd4 <HAL_DMA_Init+0xc0>)
 8004d20:	4299      	cmp	r1, r3
 8004d22:	d83d      	bhi.n	8004da0 <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004d24:	4b2c      	ldr	r3, [pc, #176]	; (8004dd8 <HAL_DMA_Init+0xc4>)
 8004d26:	440b      	add	r3, r1
 8004d28:	4a2c      	ldr	r2, [pc, #176]	; (8004ddc <HAL_DMA_Init+0xc8>)
 8004d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2e:	091b      	lsrs	r3, r3, #4
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004d34:	4b2a      	ldr	r3, [pc, #168]	; (8004de0 <HAL_DMA_Init+0xcc>)
 8004d36:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d38:	2302      	movs	r3, #2
 8004d3a:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 8004d3e:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004d40:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8004d44:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 8004d48:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d4a:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8004d4c:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d4e:	6920      	ldr	r0, [r4, #16]
 8004d50:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d52:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d54:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d56:	69a0      	ldr	r0, [r4, #24]
 8004d58:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d5a:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d5c:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d5e:	6a20      	ldr	r0, [r4, #32]
 8004d60:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8004d62:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8004d64:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004d66:	4620      	mov	r0, r4
 8004d68:	f7ff ff9c 	bl	8004ca4 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004d6c:	68a3      	ldr	r3, [r4, #8]
 8004d6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d72:	d020      	beq.n	8004db6 <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004d74:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004d76:	7922      	ldrb	r2, [r4, #4]
 8004d78:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d7a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004d7c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004d7e:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004d80:	6863      	ldr	r3, [r4, #4]
 8004d82:	3b01      	subs	r3, #1
 8004d84:	2b03      	cmp	r3, #3
 8004d86:	d919      	bls.n	8004dbc <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004d8c:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004d8e:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d90:	2000      	movs	r0, #0
 8004d92:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8004d94:	2301      	movs	r3, #1
 8004d96:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 8004d9a:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8004d9e:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004da0:	4b10      	ldr	r3, [pc, #64]	; (8004de4 <HAL_DMA_Init+0xd0>)
 8004da2:	440b      	add	r3, r1
 8004da4:	4a0d      	ldr	r2, [pc, #52]	; (8004ddc <HAL_DMA_Init+0xc8>)
 8004da6:	fba2 2303 	umull	r2, r3, r2, r3
 8004daa:	091b      	lsrs	r3, r3, #4
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004db0:	4b0d      	ldr	r3, [pc, #52]	; (8004de8 <HAL_DMA_Init+0xd4>)
 8004db2:	6403      	str	r3, [r0, #64]	; 0x40
 8004db4:	e7c0      	b.n	8004d38 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004db6:	2300      	movs	r3, #0
 8004db8:	6063      	str	r3, [r4, #4]
 8004dba:	e7db      	b.n	8004d74 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004dbc:	4620      	mov	r0, r4
 8004dbe:	f7ff ff95 	bl	8004cec <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004dc2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004dc8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004dca:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004dcc:	605a      	str	r2, [r3, #4]
 8004dce:	e7df      	b.n	8004d90 <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8004dd0:	2001      	movs	r0, #1
}
 8004dd2:	4770      	bx	lr
 8004dd4:	40020407 	.word	0x40020407
 8004dd8:	bffdfff8 	.word	0xbffdfff8
 8004ddc:	cccccccd 	.word	0xcccccccd
 8004de0:	40020000 	.word	0x40020000
 8004de4:	bffdfbf8 	.word	0xbffdfbf8
 8004de8:	40020400 	.word	0x40020400

08004dec <HAL_DMA_IRQHandler>:
{
 8004dec:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004dee:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004df0:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8004df2:	6804      	ldr	r4, [r0, #0]
 8004df4:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004df6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004df8:	f003 031f 	and.w	r3, r3, #31
 8004dfc:	2204      	movs	r2, #4
 8004dfe:	409a      	lsls	r2, r3
 8004e00:	420a      	tst	r2, r1
 8004e02:	d015      	beq.n	8004e30 <HAL_DMA_IRQHandler+0x44>
 8004e04:	f015 0f04 	tst.w	r5, #4
 8004e08:	d012      	beq.n	8004e30 <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	f013 0f20 	tst.w	r3, #32
 8004e10:	d103      	bne.n	8004e1a <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	f023 0304 	bic.w	r3, r3, #4
 8004e18:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e1a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004e1c:	f003 021f 	and.w	r2, r3, #31
 8004e20:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004e22:	2304      	movs	r3, #4
 8004e24:	4093      	lsls	r3, r2
 8004e26:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8004e28:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004e2a:	b103      	cbz	r3, 8004e2e <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 8004e2c:	4798      	blx	r3
}
 8004e2e:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004e30:	2202      	movs	r2, #2
 8004e32:	409a      	lsls	r2, r3
 8004e34:	420a      	tst	r2, r1
 8004e36:	d01c      	beq.n	8004e72 <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 8004e38:	f015 0f02 	tst.w	r5, #2
 8004e3c:	d019      	beq.n	8004e72 <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e3e:	6823      	ldr	r3, [r4, #0]
 8004e40:	f013 0f20 	tst.w	r3, #32
 8004e44:	d106      	bne.n	8004e54 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004e46:	6823      	ldr	r3, [r4, #0]
 8004e48:	f023 030a 	bic.w	r3, r3, #10
 8004e4c:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e54:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004e56:	f003 021f 	and.w	r2, r3, #31
 8004e5a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004e5c:	2302      	movs	r3, #2
 8004e5e:	4093      	lsls	r3, r2
 8004e60:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8004e62:	2300      	movs	r3, #0
 8004e64:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8004e68:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d0df      	beq.n	8004e2e <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8004e6e:	4798      	blx	r3
 8004e70:	e7dd      	b.n	8004e2e <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004e72:	2208      	movs	r2, #8
 8004e74:	fa02 f303 	lsl.w	r3, r2, r3
 8004e78:	420b      	tst	r3, r1
 8004e7a:	d0d8      	beq.n	8004e2e <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 8004e7c:	f015 0f08 	tst.w	r5, #8
 8004e80:	d0d5      	beq.n	8004e2e <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e82:	6823      	ldr	r3, [r4, #0]
 8004e84:	f023 030e 	bic.w	r3, r3, #14
 8004e88:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e8a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004e8c:	f003 031f 	and.w	r3, r3, #31
 8004e90:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004e92:	2201      	movs	r2, #1
 8004e94:	fa02 f303 	lsl.w	r3, r2, r3
 8004e98:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e9a:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8004e9c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8004ea6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d0c0      	beq.n	8004e2e <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8004eac:	4798      	blx	r3
  return;
 8004eae:	e7be      	b.n	8004e2e <HAL_DMA_IRQHandler+0x42>

08004eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004eb2:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8004eb4:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004eb6:	e036      	b.n	8004f26 <HAL_GPIO_Init+0x76>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004eb8:	2405      	movs	r4, #5
 8004eba:	e000      	b.n	8004ebe <HAL_GPIO_Init+0xe>
 8004ebc:	2400      	movs	r4, #0
 8004ebe:	40b4      	lsls	r4, r6
 8004ec0:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ec2:	3502      	adds	r5, #2
 8004ec4:	4e5f      	ldr	r6, [pc, #380]	; (8005044 <HAL_GPIO_Init+0x194>)
 8004ec6:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004eca:	4c5f      	ldr	r4, [pc, #380]	; (8005048 <HAL_GPIO_Init+0x198>)
 8004ecc:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8004ece:	43d4      	mvns	r4, r2
 8004ed0:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004ed4:	684f      	ldr	r7, [r1, #4]
 8004ed6:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8004eda:	d001      	beq.n	8004ee0 <HAL_GPIO_Init+0x30>
        {
          temp |= iocurrent;
 8004edc:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 8004ee0:	4d59      	ldr	r5, [pc, #356]	; (8005048 <HAL_GPIO_Init+0x198>)
 8004ee2:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR1;
 8004ee4:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8004ee6:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004eea:	684f      	ldr	r7, [r1, #4]
 8004eec:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8004ef0:	d001      	beq.n	8004ef6 <HAL_GPIO_Init+0x46>
        {
          temp |= iocurrent;
 8004ef2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8004ef6:	4d54      	ldr	r5, [pc, #336]	; (8005048 <HAL_GPIO_Init+0x198>)
 8004ef8:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004efa:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 8004efc:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004f00:	684f      	ldr	r7, [r1, #4]
 8004f02:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8004f06:	d001      	beq.n	8004f0c <HAL_GPIO_Init+0x5c>
        {
          temp |= iocurrent;
 8004f08:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8004f0c:	4d4e      	ldr	r5, [pc, #312]	; (8005048 <HAL_GPIO_Init+0x198>)
 8004f0e:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8004f10:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8004f12:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004f14:	684e      	ldr	r6, [r1, #4]
 8004f16:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8004f1a:	d001      	beq.n	8004f20 <HAL_GPIO_Init+0x70>
        {
          temp |= iocurrent;
 8004f1c:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR1 = temp;
 8004f20:	4a49      	ldr	r2, [pc, #292]	; (8005048 <HAL_GPIO_Init+0x198>)
 8004f22:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 8004f24:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004f26:	680a      	ldr	r2, [r1, #0]
 8004f28:	fa32 f403 	lsrs.w	r4, r2, r3
 8004f2c:	f000 8087 	beq.w	800503e <HAL_GPIO_Init+0x18e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004f30:	2401      	movs	r4, #1
 8004f32:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 8004f34:	4022      	ands	r2, r4
 8004f36:	d0f5      	beq.n	8004f24 <HAL_GPIO_Init+0x74>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f38:	684d      	ldr	r5, [r1, #4]
 8004f3a:	1e6e      	subs	r6, r5, #1
 8004f3c:	2e01      	cmp	r6, #1
 8004f3e:	d903      	bls.n	8004f48 <HAL_GPIO_Init+0x98>
 8004f40:	2d11      	cmp	r5, #17
 8004f42:	d001      	beq.n	8004f48 <HAL_GPIO_Init+0x98>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f44:	2d12      	cmp	r5, #18
 8004f46:	d112      	bne.n	8004f6e <HAL_GPIO_Init+0xbe>
        temp = GPIOx->OSPEEDR;
 8004f48:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004f4a:	005f      	lsls	r7, r3, #1
 8004f4c:	2503      	movs	r5, #3
 8004f4e:	40bd      	lsls	r5, r7
 8004f50:	ea26 0605 	bic.w	r6, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f54:	68cd      	ldr	r5, [r1, #12]
 8004f56:	40bd      	lsls	r5, r7
 8004f58:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8004f5a:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8004f5c:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f5e:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004f62:	684d      	ldr	r5, [r1, #4]
 8004f64:	f3c5 1400 	ubfx	r4, r5, #4, #1
 8004f68:	409c      	lsls	r4, r3
 8004f6a:	4334      	orrs	r4, r6
        GPIOx->OTYPER = temp;
 8004f6c:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 8004f6e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004f70:	005e      	lsls	r6, r3, #1
 8004f72:	2503      	movs	r5, #3
 8004f74:	40b5      	lsls	r5, r6
 8004f76:	43ec      	mvns	r4, r5
 8004f78:	ea27 0705 	bic.w	r7, r7, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f7c:	688d      	ldr	r5, [r1, #8]
 8004f7e:	40b5      	lsls	r5, r6
 8004f80:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8004f82:	60c5      	str	r5, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f84:	684d      	ldr	r5, [r1, #4]
 8004f86:	2d02      	cmp	r5, #2
 8004f88:	d001      	beq.n	8004f8e <HAL_GPIO_Init+0xde>
 8004f8a:	2d12      	cmp	r5, #18
 8004f8c:	d113      	bne.n	8004fb6 <HAL_GPIO_Init+0x106>
        temp = GPIOx->AFR[position >> 3U];
 8004f8e:	08df      	lsrs	r7, r3, #3
 8004f90:	3708      	adds	r7, #8
 8004f92:	f850 e027 	ldr.w	lr, [r0, r7, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004f96:	f003 0507 	and.w	r5, r3, #7
 8004f9a:	ea4f 0c85 	mov.w	ip, r5, lsl #2
 8004f9e:	250f      	movs	r5, #15
 8004fa0:	fa05 f50c 	lsl.w	r5, r5, ip
 8004fa4:	ea2e 0e05 	bic.w	lr, lr, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004fa8:	690d      	ldr	r5, [r1, #16]
 8004faa:	fa05 f50c 	lsl.w	r5, r5, ip
 8004fae:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8004fb2:	f840 5027 	str.w	r5, [r0, r7, lsl #2]
      temp = GPIOx->MODER;
 8004fb6:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004fb8:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004fba:	684c      	ldr	r4, [r1, #4]
 8004fbc:	f004 0403 	and.w	r4, r4, #3
 8004fc0:	40b4      	lsls	r4, r6
 8004fc2:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 8004fc4:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004fc6:	684c      	ldr	r4, [r1, #4]
 8004fc8:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8004fcc:	d0aa      	beq.n	8004f24 <HAL_GPIO_Init+0x74>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fce:	4c1f      	ldr	r4, [pc, #124]	; (800504c <HAL_GPIO_Init+0x19c>)
 8004fd0:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8004fd2:	f045 0501 	orr.w	r5, r5, #1
 8004fd6:	6625      	str	r5, [r4, #96]	; 0x60
 8004fd8:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8004fda:	f004 0401 	and.w	r4, r4, #1
 8004fde:	9401      	str	r4, [sp, #4]
 8004fe0:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004fe2:	089d      	lsrs	r5, r3, #2
 8004fe4:	1cae      	adds	r6, r5, #2
 8004fe6:	4c17      	ldr	r4, [pc, #92]	; (8005044 <HAL_GPIO_Init+0x194>)
 8004fe8:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004fec:	f003 0403 	and.w	r4, r3, #3
 8004ff0:	00a6      	lsls	r6, r4, #2
 8004ff2:	240f      	movs	r4, #15
 8004ff4:	40b4      	lsls	r4, r6
 8004ff6:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ffa:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8004ffe:	f43f af5d 	beq.w	8004ebc <HAL_GPIO_Init+0xc>
 8005002:	4c13      	ldr	r4, [pc, #76]	; (8005050 <HAL_GPIO_Init+0x1a0>)
 8005004:	42a0      	cmp	r0, r4
 8005006:	d012      	beq.n	800502e <HAL_GPIO_Init+0x17e>
 8005008:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800500c:	42a0      	cmp	r0, r4
 800500e:	d010      	beq.n	8005032 <HAL_GPIO_Init+0x182>
 8005010:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005014:	42a0      	cmp	r0, r4
 8005016:	d00e      	beq.n	8005036 <HAL_GPIO_Init+0x186>
 8005018:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800501c:	42a0      	cmp	r0, r4
 800501e:	d00c      	beq.n	800503a <HAL_GPIO_Init+0x18a>
 8005020:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005024:	42a0      	cmp	r0, r4
 8005026:	f43f af47 	beq.w	8004eb8 <HAL_GPIO_Init+0x8>
 800502a:	2406      	movs	r4, #6
 800502c:	e747      	b.n	8004ebe <HAL_GPIO_Init+0xe>
 800502e:	2401      	movs	r4, #1
 8005030:	e745      	b.n	8004ebe <HAL_GPIO_Init+0xe>
 8005032:	2402      	movs	r4, #2
 8005034:	e743      	b.n	8004ebe <HAL_GPIO_Init+0xe>
 8005036:	2403      	movs	r4, #3
 8005038:	e741      	b.n	8004ebe <HAL_GPIO_Init+0xe>
 800503a:	2404      	movs	r4, #4
 800503c:	e73f      	b.n	8004ebe <HAL_GPIO_Init+0xe>
  }
}
 800503e:	b003      	add	sp, #12
 8005040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005042:	bf00      	nop
 8005044:	40010000 	.word	0x40010000
 8005048:	40010400 	.word	0x40010400
 800504c:	40021000 	.word	0x40021000
 8005050:	48000400 	.word	0x48000400

08005054 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005054:	b10a      	cbz	r2, 800505a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005056:	6181      	str	r1, [r0, #24]
 8005058:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800505a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800505c:	4770      	bx	lr
	...

08005060 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005060:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005062:	4b05      	ldr	r3, [pc, #20]	; (8005078 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	4203      	tst	r3, r0
 8005068:	d100      	bne.n	800506c <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 800506a:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800506c:	4b02      	ldr	r3, [pc, #8]	; (8005078 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800506e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005070:	f7fc f846 	bl	8001100 <HAL_GPIO_EXTI_Callback>
}
 8005074:	e7f9      	b.n	800506a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8005076:	bf00      	nop
 8005078:	40010400 	.word	0x40010400

0800507c <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800507c:	6803      	ldr	r3, [r0, #0]
 800507e:	699a      	ldr	r2, [r3, #24]
 8005080:	f012 0f02 	tst.w	r2, #2
 8005084:	d001      	beq.n	800508a <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005086:	2200      	movs	r2, #0
 8005088:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800508a:	6803      	ldr	r3, [r0, #0]
 800508c:	699a      	ldr	r2, [r3, #24]
 800508e:	f012 0f01 	tst.w	r2, #1
 8005092:	d103      	bne.n	800509c <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005094:	699a      	ldr	r2, [r3, #24]
 8005096:	f042 0201 	orr.w	r2, r2, #1
 800509a:	619a      	str	r2, [r3, #24]
  }
}
 800509c:	4770      	bx	lr

0800509e <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800509e:	b470      	push	{r4, r5, r6}
 80050a0:	9e03      	ldr	r6, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80050a2:	6805      	ldr	r5, [r0, #0]
 80050a4:	6868      	ldr	r0, [r5, #4]
 80050a6:	0d74      	lsrs	r4, r6, #21
 80050a8:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 80050ac:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 80050b0:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 80050b4:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 80050b8:	f044 0403 	orr.w	r4, r4, #3
 80050bc:	ea20 0004 	bic.w	r0, r0, r4
 80050c0:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80050c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80050c8:	4319      	orrs	r1, r3
 80050ca:	4331      	orrs	r1, r6
 80050cc:	4301      	orrs	r1, r0
 80050ce:	6069      	str	r1, [r5, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80050d0:	bc70      	pop	{r4, r5, r6}
 80050d2:	4770      	bx	lr

080050d4 <I2C_IsAcknowledgeFailed>:
{
 80050d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050d6:	4605      	mov	r5, r0
 80050d8:	460e      	mov	r6, r1
 80050da:	4617      	mov	r7, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050dc:	6803      	ldr	r3, [r0, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	f013 0f10 	tst.w	r3, #16
 80050e4:	d101      	bne.n	80050ea <I2C_IsAcknowledgeFailed+0x16>
  return HAL_OK;
 80050e6:	2000      	movs	r0, #0
}
 80050e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050ea:	682b      	ldr	r3, [r5, #0]
 80050ec:	699c      	ldr	r4, [r3, #24]
 80050ee:	f014 0f20 	tst.w	r4, #32
 80050f2:	d117      	bne.n	8005124 <I2C_IsAcknowledgeFailed+0x50>
      if (Timeout != HAL_MAX_DELAY)
 80050f4:	f1b6 3fff 	cmp.w	r6, #4294967295
 80050f8:	d0f7      	beq.n	80050ea <I2C_IsAcknowledgeFailed+0x16>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050fa:	f7ff fd4f 	bl	8004b9c <HAL_GetTick>
 80050fe:	1bc0      	subs	r0, r0, r7
 8005100:	42b0      	cmp	r0, r6
 8005102:	d801      	bhi.n	8005108 <I2C_IsAcknowledgeFailed+0x34>
 8005104:	2e00      	cmp	r6, #0
 8005106:	d1f0      	bne.n	80050ea <I2C_IsAcknowledgeFailed+0x16>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005108:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800510a:	f043 0320 	orr.w	r3, r3, #32
 800510e:	646b      	str	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005110:	2320      	movs	r3, #32
 8005112:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005116:	2300      	movs	r3, #0
 8005118:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 800511c:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          return HAL_ERROR;
 8005120:	2001      	movs	r0, #1
 8005122:	e7e1      	b.n	80050e8 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005124:	2210      	movs	r2, #16
 8005126:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005128:	682b      	ldr	r3, [r5, #0]
 800512a:	2420      	movs	r4, #32
 800512c:	61dc      	str	r4, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800512e:	4628      	mov	r0, r5
 8005130:	f7ff ffa4 	bl	800507c <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8005134:	682a      	ldr	r2, [r5, #0]
 8005136:	6853      	ldr	r3, [r2, #4]
 8005138:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800513c:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8005140:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005144:	f023 0301 	bic.w	r3, r3, #1
 8005148:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800514a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800514c:	f043 0304 	orr.w	r3, r3, #4
 8005150:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005152:	f885 4041 	strb.w	r4, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005156:	2300      	movs	r3, #0
 8005158:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800515c:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
    return HAL_ERROR;
 8005160:	2001      	movs	r0, #1
 8005162:	e7c1      	b.n	80050e8 <I2C_IsAcknowledgeFailed+0x14>

08005164 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8005164:	b570      	push	{r4, r5, r6, lr}
 8005166:	4604      	mov	r4, r0
 8005168:	460d      	mov	r5, r1
 800516a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	f013 0f02 	tst.w	r3, #2
 8005174:	d11d      	bne.n	80051b2 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005176:	4632      	mov	r2, r6
 8005178:	4629      	mov	r1, r5
 800517a:	4620      	mov	r0, r4
 800517c:	f7ff ffaa 	bl	80050d4 <I2C_IsAcknowledgeFailed>
 8005180:	b9c8      	cbnz	r0, 80051b6 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8005182:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005186:	d0f1      	beq.n	800516c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005188:	f7ff fd08 	bl	8004b9c <HAL_GetTick>
 800518c:	1b80      	subs	r0, r0, r6
 800518e:	42a8      	cmp	r0, r5
 8005190:	d801      	bhi.n	8005196 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8005192:	2d00      	cmp	r5, #0
 8005194:	d1ea      	bne.n	800516c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005196:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005198:	f043 0320 	orr.w	r3, r3, #32
 800519c:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800519e:	2320      	movs	r3, #32
 80051a0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051a4:	2300      	movs	r3, #0
 80051a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80051aa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80051ae:	2001      	movs	r0, #1
 80051b0:	e000      	b.n	80051b4 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 80051b2:	2000      	movs	r0, #0
}
 80051b4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80051b6:	2001      	movs	r0, #1
 80051b8:	e7fc      	b.n	80051b4 <I2C_WaitOnTXISFlagUntilTimeout+0x50>

080051ba <I2C_WaitOnFlagUntilTimeout>:
{
 80051ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051be:	4606      	mov	r6, r0
 80051c0:	4688      	mov	r8, r1
 80051c2:	4617      	mov	r7, r2
 80051c4:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051c6:	6834      	ldr	r4, [r6, #0]
 80051c8:	69a4      	ldr	r4, [r4, #24]
 80051ca:	ea38 0304 	bics.w	r3, r8, r4
 80051ce:	bf0c      	ite	eq
 80051d0:	2401      	moveq	r4, #1
 80051d2:	2400      	movne	r4, #0
 80051d4:	42bc      	cmp	r4, r7
 80051d6:	d118      	bne.n	800520a <I2C_WaitOnFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 80051d8:	f1b5 3fff 	cmp.w	r5, #4294967295
 80051dc:	d0f3      	beq.n	80051c6 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051de:	f7ff fcdd 	bl	8004b9c <HAL_GetTick>
 80051e2:	9b06      	ldr	r3, [sp, #24]
 80051e4:	1ac0      	subs	r0, r0, r3
 80051e6:	42a8      	cmp	r0, r5
 80051e8:	d801      	bhi.n	80051ee <I2C_WaitOnFlagUntilTimeout+0x34>
 80051ea:	2d00      	cmp	r5, #0
 80051ec:	d1eb      	bne.n	80051c6 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051ee:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80051f0:	f043 0320 	orr.w	r3, r3, #32
 80051f4:	6473      	str	r3, [r6, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80051f6:	2320      	movs	r3, #32
 80051f8:	f886 3041 	strb.w	r3, [r6, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051fc:	2300      	movs	r3, #0
 80051fe:	f886 3042 	strb.w	r3, [r6, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8005202:	f886 3040 	strb.w	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 8005206:	2001      	movs	r0, #1
 8005208:	e000      	b.n	800520c <I2C_WaitOnFlagUntilTimeout+0x52>
  return HAL_OK;
 800520a:	2000      	movs	r0, #0
}
 800520c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005210 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8005210:	b570      	push	{r4, r5, r6, lr}
 8005212:	4605      	mov	r5, r0
 8005214:	460c      	mov	r4, r1
 8005216:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005218:	682b      	ldr	r3, [r5, #0]
 800521a:	699b      	ldr	r3, [r3, #24]
 800521c:	f013 0f20 	tst.w	r3, #32
 8005220:	d11a      	bne.n	8005258 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005222:	4632      	mov	r2, r6
 8005224:	4621      	mov	r1, r4
 8005226:	4628      	mov	r0, r5
 8005228:	f7ff ff54 	bl	80050d4 <I2C_IsAcknowledgeFailed>
 800522c:	b9b0      	cbnz	r0, 800525c <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800522e:	f7ff fcb5 	bl	8004b9c <HAL_GetTick>
 8005232:	1b80      	subs	r0, r0, r6
 8005234:	42a0      	cmp	r0, r4
 8005236:	d801      	bhi.n	800523c <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 8005238:	2c00      	cmp	r4, #0
 800523a:	d1ed      	bne.n	8005218 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800523c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800523e:	f043 0320 	orr.w	r3, r3, #32
 8005242:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005244:	2320      	movs	r3, #32
 8005246:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800524a:	2300      	movs	r3, #0
 800524c:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8005250:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8005254:	2001      	movs	r0, #1
}
 8005256:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8005258:	2000      	movs	r0, #0
 800525a:	e7fc      	b.n	8005256 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 800525c:	2001      	movs	r0, #1
 800525e:	e7fa      	b.n	8005256 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

08005260 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8005260:	2800      	cmp	r0, #0
 8005262:	d059      	beq.n	8005318 <HAL_I2C_Init+0xb8>
{
 8005264:	b510      	push	{r4, lr}
 8005266:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005268:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800526c:	2b00      	cmp	r3, #0
 800526e:	d043      	beq.n	80052f8 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005270:	2324      	movs	r3, #36	; 0x24
 8005272:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8005276:	6822      	ldr	r2, [r4, #0]
 8005278:	6813      	ldr	r3, [r2, #0]
 800527a:	f023 0301 	bic.w	r3, r3, #1
 800527e:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005280:	6863      	ldr	r3, [r4, #4]
 8005282:	6822      	ldr	r2, [r4, #0]
 8005284:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8005288:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800528a:	6822      	ldr	r2, [r4, #0]
 800528c:	6893      	ldr	r3, [r2, #8]
 800528e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005292:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005294:	68e3      	ldr	r3, [r4, #12]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d033      	beq.n	8005302 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800529a:	68a3      	ldr	r3, [r4, #8]
 800529c:	6822      	ldr	r2, [r4, #0]
 800529e:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 80052a2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80052a4:	68e3      	ldr	r3, [r4, #12]
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d031      	beq.n	800530e <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80052aa:	6822      	ldr	r2, [r4, #0]
 80052ac:	6853      	ldr	r3, [r2, #4]
 80052ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052b6:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80052b8:	6822      	ldr	r2, [r4, #0]
 80052ba:	68d3      	ldr	r3, [r2, #12]
 80052bc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80052c0:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80052c2:	6923      	ldr	r3, [r4, #16]
 80052c4:	6962      	ldr	r2, [r4, #20]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	69a1      	ldr	r1, [r4, #24]
 80052ca:	6822      	ldr	r2, [r4, #0]
 80052cc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052d0:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80052d2:	69e3      	ldr	r3, [r4, #28]
 80052d4:	6a21      	ldr	r1, [r4, #32]
 80052d6:	6822      	ldr	r2, [r4, #0]
 80052d8:	430b      	orrs	r3, r1
 80052da:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80052dc:	6822      	ldr	r2, [r4, #0]
 80052de:	6813      	ldr	r3, [r2, #0]
 80052e0:	f043 0301 	orr.w	r3, r3, #1
 80052e4:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052e6:	2000      	movs	r0, #0
 80052e8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80052ea:	2320      	movs	r3, #32
 80052ec:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80052f0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052f2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 80052f6:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80052f8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80052fc:	f7fc f944 	bl	8001588 <HAL_I2C_MspInit>
 8005300:	e7b6      	b.n	8005270 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005302:	68a3      	ldr	r3, [r4, #8]
 8005304:	6822      	ldr	r2, [r4, #0]
 8005306:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800530a:	6093      	str	r3, [r2, #8]
 800530c:	e7ca      	b.n	80052a4 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800530e:	6823      	ldr	r3, [r4, #0]
 8005310:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005314:	605a      	str	r2, [r3, #4]
 8005316:	e7c8      	b.n	80052aa <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8005318:	2001      	movs	r0, #1
}
 800531a:	4770      	bx	lr

0800531c <HAL_I2C_Master_Transmit>:
{
 800531c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005320:	b082      	sub	sp, #8
 8005322:	460f      	mov	r7, r1
 8005324:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005326:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 800532a:	b2c9      	uxtb	r1, r1
 800532c:	2920      	cmp	r1, #32
 800532e:	f040 80a3 	bne.w	8005478 <HAL_I2C_Master_Transmit+0x15c>
 8005332:	4604      	mov	r4, r0
 8005334:	4690      	mov	r8, r2
 8005336:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8005338:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800533c:	2b01      	cmp	r3, #1
 800533e:	f000 809f 	beq.w	8005480 <HAL_I2C_Master_Transmit+0x164>
 8005342:	f04f 0a01 	mov.w	sl, #1
 8005346:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800534a:	f7ff fc27 	bl	8004b9c <HAL_GetTick>
 800534e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005350:	9000      	str	r0, [sp, #0]
 8005352:	2319      	movs	r3, #25
 8005354:	4652      	mov	r2, sl
 8005356:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800535a:	4620      	mov	r0, r4
 800535c:	f7ff ff2d 	bl	80051ba <I2C_WaitOnFlagUntilTimeout>
 8005360:	2800      	cmp	r0, #0
 8005362:	f040 808f 	bne.w	8005484 <HAL_I2C_Master_Transmit+0x168>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005366:	2321      	movs	r3, #33	; 0x21
 8005368:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800536c:	2310      	movs	r3, #16
 800536e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005372:	2300      	movs	r3, #0
 8005374:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8005376:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800537a:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800537e:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005380:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005382:	b29b      	uxth	r3, r3
 8005384:	2bff      	cmp	r3, #255	; 0xff
 8005386:	d90a      	bls.n	800539e <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005388:	22ff      	movs	r2, #255	; 0xff
 800538a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800538c:	4b41      	ldr	r3, [pc, #260]	; (8005494 <HAL_I2C_Master_Transmit+0x178>)
 800538e:	9300      	str	r3, [sp, #0]
 8005390:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005394:	4639      	mov	r1, r7
 8005396:	4620      	mov	r0, r4
 8005398:	f7ff fe81 	bl	800509e <I2C_TransferConfig>
 800539c:	e018      	b.n	80053d0 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 800539e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80053a0:	b292      	uxth	r2, r2
 80053a2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80053a4:	4b3b      	ldr	r3, [pc, #236]	; (8005494 <HAL_I2C_Master_Transmit+0x178>)
 80053a6:	9300      	str	r3, [sp, #0]
 80053a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053ac:	b2d2      	uxtb	r2, r2
 80053ae:	4639      	mov	r1, r7
 80053b0:	4620      	mov	r0, r4
 80053b2:	f7ff fe74 	bl	800509e <I2C_TransferConfig>
 80053b6:	e00b      	b.n	80053d0 <HAL_I2C_Master_Transmit+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 80053b8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80053ba:	b292      	uxth	r2, r2
 80053bc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80053be:	2300      	movs	r3, #0
 80053c0:	9300      	str	r3, [sp, #0]
 80053c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053c6:	b2d2      	uxtb	r2, r2
 80053c8:	4639      	mov	r1, r7
 80053ca:	4620      	mov	r0, r4
 80053cc:	f7ff fe67 	bl	800509e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80053d0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d033      	beq.n	8005440 <HAL_I2C_Master_Transmit+0x124>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053d8:	462a      	mov	r2, r5
 80053da:	4631      	mov	r1, r6
 80053dc:	4620      	mov	r0, r4
 80053de:	f7ff fec1 	bl	8005164 <I2C_WaitOnTXISFlagUntilTimeout>
 80053e2:	2800      	cmp	r0, #0
 80053e4:	d150      	bne.n	8005488 <HAL_I2C_Master_Transmit+0x16c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80053e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80053e8:	6823      	ldr	r3, [r4, #0]
 80053ea:	7812      	ldrb	r2, [r2, #0]
 80053ec:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80053ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053f0:	3301      	adds	r3, #1
 80053f2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80053f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	3b01      	subs	r3, #1
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80053fe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005400:	3b01      	subs	r3, #1
 8005402:	b29b      	uxth	r3, r3
 8005404:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005406:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005408:	b292      	uxth	r2, r2
 800540a:	2a00      	cmp	r2, #0
 800540c:	d0e0      	beq.n	80053d0 <HAL_I2C_Master_Transmit+0xb4>
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1de      	bne.n	80053d0 <HAL_I2C_Master_Transmit+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005412:	9500      	str	r5, [sp, #0]
 8005414:	4633      	mov	r3, r6
 8005416:	2200      	movs	r2, #0
 8005418:	2180      	movs	r1, #128	; 0x80
 800541a:	4620      	mov	r0, r4
 800541c:	f7ff fecd 	bl	80051ba <I2C_WaitOnFlagUntilTimeout>
 8005420:	bba0      	cbnz	r0, 800548c <HAL_I2C_Master_Transmit+0x170>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005422:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005424:	b29b      	uxth	r3, r3
 8005426:	2bff      	cmp	r3, #255	; 0xff
 8005428:	d9c6      	bls.n	80053b8 <HAL_I2C_Master_Transmit+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800542a:	22ff      	movs	r2, #255	; 0xff
 800542c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800542e:	2300      	movs	r3, #0
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005436:	4639      	mov	r1, r7
 8005438:	4620      	mov	r0, r4
 800543a:	f7ff fe30 	bl	800509e <I2C_TransferConfig>
 800543e:	e7c7      	b.n	80053d0 <HAL_I2C_Master_Transmit+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005440:	462a      	mov	r2, r5
 8005442:	4631      	mov	r1, r6
 8005444:	4620      	mov	r0, r4
 8005446:	f7ff fee3 	bl	8005210 <I2C_WaitOnSTOPFlagUntilTimeout>
 800544a:	bb08      	cbnz	r0, 8005490 <HAL_I2C_Master_Transmit+0x174>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800544c:	6823      	ldr	r3, [r4, #0]
 800544e:	2220      	movs	r2, #32
 8005450:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8005452:	6821      	ldr	r1, [r4, #0]
 8005454:	684b      	ldr	r3, [r1, #4]
 8005456:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800545a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800545e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005462:	f023 0301 	bic.w	r3, r3, #1
 8005466:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005468:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800546c:	2300      	movs	r3, #0
 800546e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8005472:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8005476:	e000      	b.n	800547a <HAL_I2C_Master_Transmit+0x15e>
    return HAL_BUSY;
 8005478:	2002      	movs	r0, #2
}
 800547a:	b002      	add	sp, #8
 800547c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8005480:	2002      	movs	r0, #2
 8005482:	e7fa      	b.n	800547a <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8005484:	2001      	movs	r0, #1
 8005486:	e7f8      	b.n	800547a <HAL_I2C_Master_Transmit+0x15e>
        return HAL_ERROR;
 8005488:	2001      	movs	r0, #1
 800548a:	e7f6      	b.n	800547a <HAL_I2C_Master_Transmit+0x15e>
          return HAL_ERROR;
 800548c:	2001      	movs	r0, #1
 800548e:	e7f4      	b.n	800547a <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8005490:	2001      	movs	r0, #1
 8005492:	e7f2      	b.n	800547a <HAL_I2C_Master_Transmit+0x15e>
 8005494:	80002000 	.word	0x80002000

08005498 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005498:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800549c:	b2db      	uxtb	r3, r3
 800549e:	2b20      	cmp	r3, #32
 80054a0:	d124      	bne.n	80054ec <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054a2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d022      	beq.n	80054f0 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 80054aa:	2301      	movs	r3, #1
 80054ac:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80054b0:	2324      	movs	r3, #36	; 0x24
 80054b2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054b6:	6802      	ldr	r2, [r0, #0]
 80054b8:	6813      	ldr	r3, [r2, #0]
 80054ba:	f023 0301 	bic.w	r3, r3, #1
 80054be:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80054c0:	6802      	ldr	r2, [r0, #0]
 80054c2:	6813      	ldr	r3, [r2, #0]
 80054c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054c8:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80054ca:	6802      	ldr	r2, [r0, #0]
 80054cc:	6813      	ldr	r3, [r2, #0]
 80054ce:	4319      	orrs	r1, r3
 80054d0:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80054d2:	6802      	ldr	r2, [r0, #0]
 80054d4:	6813      	ldr	r3, [r2, #0]
 80054d6:	f043 0301 	orr.w	r3, r3, #1
 80054da:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054dc:	2320      	movs	r3, #32
 80054de:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054e2:	2300      	movs	r3, #0
 80054e4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80054e8:	4618      	mov	r0, r3
 80054ea:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80054ec:	2002      	movs	r0, #2
 80054ee:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80054f0:	2002      	movs	r0, #2
  }
}
 80054f2:	4770      	bx	lr

080054f4 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054f4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	2b20      	cmp	r3, #32
 80054fc:	d122      	bne.n	8005544 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054fe:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005502:	2b01      	cmp	r3, #1
 8005504:	d020      	beq.n	8005548 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8005506:	2301      	movs	r3, #1
 8005508:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800550c:	2324      	movs	r3, #36	; 0x24
 800550e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005512:	6802      	ldr	r2, [r0, #0]
 8005514:	6813      	ldr	r3, [r2, #0]
 8005516:	f023 0301 	bic.w	r3, r3, #1
 800551a:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800551c:	6802      	ldr	r2, [r0, #0]
 800551e:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005520:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005524:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005528:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 800552a:	6802      	ldr	r2, [r0, #0]
 800552c:	6813      	ldr	r3, [r2, #0]
 800552e:	f043 0301 	orr.w	r3, r3, #1
 8005532:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005534:	2320      	movs	r3, #32
 8005536:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800553a:	2300      	movs	r3, #0
 800553c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8005540:	4618      	mov	r0, r3
 8005542:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8005544:	2002      	movs	r0, #2
 8005546:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8005548:	2002      	movs	r0, #2
  }
}
 800554a:	4770      	bx	lr

0800554c <HAL_PWR_ConfigPVD>:
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 800554c:	4a1e      	ldr	r2, [pc, #120]	; (80055c8 <HAL_PWR_ConfigPVD+0x7c>)
 800554e:	6853      	ldr	r3, [r2, #4]
 8005550:	f023 030e 	bic.w	r3, r3, #14
 8005554:	6801      	ldr	r1, [r0, #0]
 8005556:	430b      	orrs	r3, r1
 8005558:	6053      	str	r3, [r2, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 800555a:	4b1c      	ldr	r3, [pc, #112]	; (80055cc <HAL_PWR_ConfigPVD+0x80>)
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005562:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800556a:	601a      	str	r2, [r3, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 800556c:	68da      	ldr	r2, [r3, #12]
 800556e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005572:	60da      	str	r2, [r3, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8005574:	689a      	ldr	r2, [r3, #8]
 8005576:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800557a:	609a      	str	r2, [r3, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 800557c:	6843      	ldr	r3, [r0, #4]
 800557e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8005582:	d004      	beq.n	800558e <HAL_PWR_ConfigPVD+0x42>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 8005584:	4a11      	ldr	r2, [pc, #68]	; (80055cc <HAL_PWR_ConfigPVD+0x80>)
 8005586:	6813      	ldr	r3, [r2, #0]
 8005588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800558c:	6013      	str	r3, [r2, #0]
  }

  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 800558e:	6843      	ldr	r3, [r0, #4]
 8005590:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005594:	d004      	beq.n	80055a0 <HAL_PWR_ConfigPVD+0x54>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 8005596:	4a0d      	ldr	r2, [pc, #52]	; (80055cc <HAL_PWR_ConfigPVD+0x80>)
 8005598:	6853      	ldr	r3, [r2, #4]
 800559a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800559e:	6053      	str	r3, [r2, #4]
  }

  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80055a0:	6843      	ldr	r3, [r0, #4]
 80055a2:	f013 0f01 	tst.w	r3, #1
 80055a6:	d004      	beq.n	80055b2 <HAL_PWR_ConfigPVD+0x66>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 80055a8:	4a08      	ldr	r2, [pc, #32]	; (80055cc <HAL_PWR_ConfigPVD+0x80>)
 80055aa:	6893      	ldr	r3, [r2, #8]
 80055ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055b0:	6093      	str	r3, [r2, #8]
  }

  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 80055b2:	6843      	ldr	r3, [r0, #4]
 80055b4:	f013 0f02 	tst.w	r3, #2
 80055b8:	d004      	beq.n	80055c4 <HAL_PWR_ConfigPVD+0x78>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 80055ba:	4a04      	ldr	r2, [pc, #16]	; (80055cc <HAL_PWR_ConfigPVD+0x80>)
 80055bc:	68d3      	ldr	r3, [r2, #12]
 80055be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055c2:	60d3      	str	r3, [r2, #12]
  }

  return HAL_OK;
}
 80055c4:	2000      	movs	r0, #0
 80055c6:	4770      	bx	lr
 80055c8:	40007000 	.word	0x40007000
 80055cc:	40010400 	.word	0x40010400

080055d0 <HAL_PWR_EnablePVD>:
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 80055d0:	4a02      	ldr	r2, [pc, #8]	; (80055dc <HAL_PWR_EnablePVD+0xc>)
 80055d2:	6853      	ldr	r3, [r2, #4]
 80055d4:	f043 0301 	orr.w	r3, r3, #1
 80055d8:	6053      	str	r3, [r2, #4]
}
 80055da:	4770      	bx	lr
 80055dc:	40007000 	.word	0x40007000

080055e0 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80055e0:	2800      	cmp	r0, #0
 80055e2:	d136      	bne.n	8005652 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80055e4:	4b3e      	ldr	r3, [pc, #248]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80055ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055f0:	d008      	beq.n	8005604 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055f2:	4a3b      	ldr	r2, [pc, #236]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80055f4:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80055f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005600:	2000      	movs	r0, #0
 8005602:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005604:	4a36      	ldr	r2, [pc, #216]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005606:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800560a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800560e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005612:	6813      	ldr	r3, [r2, #0]
 8005614:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005618:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800561c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800561e:	4b31      	ldr	r3, [pc, #196]	; (80056e4 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	2332      	movs	r3, #50	; 0x32
 8005624:	fb03 f302 	mul.w	r3, r3, r2
 8005628:	4a2f      	ldr	r2, [pc, #188]	; (80056e8 <HAL_PWREx_ControlVoltageScaling+0x108>)
 800562a:	fba2 2303 	umull	r2, r3, r2, r3
 800562e:	0c9b      	lsrs	r3, r3, #18
 8005630:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005632:	e000      	b.n	8005636 <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8005634:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005636:	4a2a      	ldr	r2, [pc, #168]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005638:	6952      	ldr	r2, [r2, #20]
 800563a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800563e:	d001      	beq.n	8005644 <HAL_PWREx_ControlVoltageScaling+0x64>
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1f7      	bne.n	8005634 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005644:	4b26      	ldr	r3, [pc, #152]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005646:	695b      	ldr	r3, [r3, #20]
 8005648:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800564c:	d144      	bne.n	80056d8 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 800564e:	2000      	movs	r0, #0
 8005650:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005652:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005656:	d008      	beq.n	800566a <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005658:	4a21      	ldr	r2, [pc, #132]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800565a:	6813      	ldr	r3, [r2, #0]
 800565c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005660:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005664:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005666:	2000      	movs	r0, #0
 8005668:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800566a:	4b1d      	ldr	r3, [pc, #116]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005672:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005676:	d008      	beq.n	800568a <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005678:	4a19      	ldr	r2, [pc, #100]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800567a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800567e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005682:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8005686:	2000      	movs	r0, #0
 8005688:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800568a:	4a15      	ldr	r2, [pc, #84]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800568c:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8005690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005694:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005698:	6813      	ldr	r3, [r2, #0]
 800569a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800569e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80056a2:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80056a4:	4b0f      	ldr	r3, [pc, #60]	; (80056e4 <HAL_PWREx_ControlVoltageScaling+0x104>)
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	2332      	movs	r3, #50	; 0x32
 80056aa:	fb03 f302 	mul.w	r3, r3, r2
 80056ae:	4a0e      	ldr	r2, [pc, #56]	; (80056e8 <HAL_PWREx_ControlVoltageScaling+0x108>)
 80056b0:	fba2 2303 	umull	r2, r3, r2, r3
 80056b4:	0c9b      	lsrs	r3, r3, #18
 80056b6:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056b8:	e000      	b.n	80056bc <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 80056ba:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056bc:	4a08      	ldr	r2, [pc, #32]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80056be:	6952      	ldr	r2, [r2, #20]
 80056c0:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80056c4:	d001      	beq.n	80056ca <HAL_PWREx_ControlVoltageScaling+0xea>
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1f7      	bne.n	80056ba <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80056ca:	4b05      	ldr	r3, [pc, #20]	; (80056e0 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80056cc:	695b      	ldr	r3, [r3, #20]
 80056ce:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80056d2:	d103      	bne.n	80056dc <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 80056d4:	2000      	movs	r0, #0
 80056d6:	4770      	bx	lr
        return HAL_TIMEOUT;
 80056d8:	2003      	movs	r0, #3
 80056da:	4770      	bx	lr
        return HAL_TIMEOUT;
 80056dc:	2003      	movs	r0, #3
}
 80056de:	4770      	bx	lr
 80056e0:	40007000 	.word	0x40007000
 80056e4:	20001d90 	.word	0x20001d90
 80056e8:	431bde83 	.word	0x431bde83

080056ec <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80056ec:	4a02      	ldr	r2, [pc, #8]	; (80056f8 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 80056ee:	6893      	ldr	r3, [r2, #8]
 80056f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80056f4:	6093      	str	r3, [r2, #8]
}
 80056f6:	4770      	bx	lr
 80056f8:	40007000 	.word	0x40007000

080056fc <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80056fc:	4a12      	ldr	r2, [pc, #72]	; (8005748 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 80056fe:	68d3      	ldr	r3, [r2, #12]
 8005700:	f003 0303 	and.w	r3, r3, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005704:	68d0      	ldr	r0, [r2, #12]
 8005706:	f3c0 1003 	ubfx	r0, r0, #4, #4
 800570a:	3001      	adds	r0, #1

  switch (pllsource)
 800570c:	2b03      	cmp	r3, #3
 800570e:	d011      	beq.n	8005734 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005710:	4b0e      	ldr	r3, [pc, #56]	; (800574c <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8005712:	fbb3 f3f0 	udiv	r3, r3, r0
 8005716:	4a0c      	ldr	r2, [pc, #48]	; (8005748 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005718:	68d0      	ldr	r0, [r2, #12]
 800571a:	f3c0 2006 	ubfx	r0, r0, #8, #7
 800571e:	fb00 f003 	mul.w	r0, r0, r3
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005722:	4b09      	ldr	r3, [pc, #36]	; (8005748 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800572a:	3301      	adds	r3, #1
 800572c:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 800572e:	fbb0 f0f3 	udiv	r0, r0, r3
 8005732:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005734:	4b06      	ldr	r3, [pc, #24]	; (8005750 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8005736:	fbb3 f3f0 	udiv	r3, r3, r0
 800573a:	68d0      	ldr	r0, [r2, #12]
 800573c:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005740:	fb00 f003 	mul.w	r0, r0, r3
    break;
 8005744:	e7ed      	b.n	8005722 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8005746:	bf00      	nop
 8005748:	40021000 	.word	0x40021000
 800574c:	00f42400 	.word	0x00f42400
 8005750:	003d0900 	.word	0x003d0900

08005754 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8005754:	2800      	cmp	r0, #0
 8005756:	f000 8254 	beq.w	8005c02 <HAL_RCC_OscConfig+0x4ae>
{
 800575a:	b570      	push	{r4, r5, r6, lr}
 800575c:	b082      	sub	sp, #8
 800575e:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005760:	6803      	ldr	r3, [r0, #0]
 8005762:	f013 0f01 	tst.w	r3, #1
 8005766:	d037      	beq.n	80057d8 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005768:	4ab4      	ldr	r2, [pc, #720]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 800576a:	6893      	ldr	r3, [r2, #8]
 800576c:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005770:	68d2      	ldr	r2, [r2, #12]
 8005772:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005776:	2b0c      	cmp	r3, #12
 8005778:	d023      	beq.n	80057c2 <HAL_RCC_OscConfig+0x6e>
 800577a:	2b08      	cmp	r3, #8
 800577c:	d023      	beq.n	80057c6 <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800577e:	6863      	ldr	r3, [r4, #4]
 8005780:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005784:	d04e      	beq.n	8005824 <HAL_RCC_OscConfig+0xd0>
 8005786:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800578a:	d051      	beq.n	8005830 <HAL_RCC_OscConfig+0xdc>
 800578c:	4bab      	ldr	r3, [pc, #684]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005794:	601a      	str	r2, [r3, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800579c:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800579e:	6863      	ldr	r3, [r4, #4]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d052      	beq.n	800584a <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 80057a4:	f7ff f9fa 	bl	8004b9c <HAL_GetTick>
 80057a8:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057aa:	4ba4      	ldr	r3, [pc, #656]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80057b2:	d111      	bne.n	80057d8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057b4:	f7ff f9f2 	bl	8004b9c <HAL_GetTick>
 80057b8:	1b40      	subs	r0, r0, r5
 80057ba:	2864      	cmp	r0, #100	; 0x64
 80057bc:	d9f5      	bls.n	80057aa <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 80057be:	2003      	movs	r0, #3
 80057c0:	e228      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80057c2:	2a03      	cmp	r2, #3
 80057c4:	d1d9      	bne.n	800577a <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057c6:	4b9d      	ldr	r3, [pc, #628]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80057ce:	d003      	beq.n	80057d8 <HAL_RCC_OscConfig+0x84>
 80057d0:	6863      	ldr	r3, [r4, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f000 8217 	beq.w	8005c06 <HAL_RCC_OscConfig+0x4b2>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057d8:	6823      	ldr	r3, [r4, #0]
 80057da:	f013 0f02 	tst.w	r3, #2
 80057de:	d05d      	beq.n	800589c <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057e0:	4a96      	ldr	r2, [pc, #600]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80057e2:	6893      	ldr	r3, [r2, #8]
 80057e4:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057e8:	68d2      	ldr	r2, [r2, #12]
 80057ea:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80057ee:	2b0c      	cmp	r3, #12
 80057f0:	d03a      	beq.n	8005868 <HAL_RCC_OscConfig+0x114>
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	d03a      	beq.n	800586c <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057f6:	68e3      	ldr	r3, [r4, #12]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d075      	beq.n	80058e8 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 80057fc:	4a8f      	ldr	r2, [pc, #572]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80057fe:	6813      	ldr	r3, [r2, #0]
 8005800:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005804:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005806:	f7ff f9c9 	bl	8004b9c <HAL_GetTick>
 800580a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800580c:	4b8b      	ldr	r3, [pc, #556]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005814:	d15f      	bne.n	80058d6 <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005816:	f7ff f9c1 	bl	8004b9c <HAL_GetTick>
 800581a:	1b40      	subs	r0, r0, r5
 800581c:	2802      	cmp	r0, #2
 800581e:	d9f5      	bls.n	800580c <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8005820:	2003      	movs	r0, #3
 8005822:	e1f7      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005824:	4a85      	ldr	r2, [pc, #532]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 8005826:	6813      	ldr	r3, [r2, #0]
 8005828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800582c:	6013      	str	r3, [r2, #0]
 800582e:	e7b6      	b.n	800579e <HAL_RCC_OscConfig+0x4a>
 8005830:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005834:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800583e:	601a      	str	r2, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005846:	601a      	str	r2, [r3, #0]
 8005848:	e7a9      	b.n	800579e <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 800584a:	f7ff f9a7 	bl	8004b9c <HAL_GetTick>
 800584e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005850:	4b7a      	ldr	r3, [pc, #488]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005858:	d0be      	beq.n	80057d8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800585a:	f7ff f99f 	bl	8004b9c <HAL_GetTick>
 800585e:	1b40      	subs	r0, r0, r5
 8005860:	2864      	cmp	r0, #100	; 0x64
 8005862:	d9f5      	bls.n	8005850 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8005864:	2003      	movs	r0, #3
 8005866:	e1d5      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005868:	2a02      	cmp	r2, #2
 800586a:	d1c2      	bne.n	80057f2 <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800586c:	4b73      	ldr	r3, [pc, #460]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005874:	d003      	beq.n	800587e <HAL_RCC_OscConfig+0x12a>
 8005876:	68e3      	ldr	r3, [r4, #12]
 8005878:	2b00      	cmp	r3, #0
 800587a:	f000 81c6 	beq.w	8005c0a <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800587e:	4a6f      	ldr	r2, [pc, #444]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 8005880:	6853      	ldr	r3, [r2, #4]
 8005882:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005886:	6921      	ldr	r1, [r4, #16]
 8005888:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800588c:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800588e:	4b6c      	ldr	r3, [pc, #432]	; (8005a40 <HAL_RCC_OscConfig+0x2ec>)
 8005890:	6818      	ldr	r0, [r3, #0]
 8005892:	f7ff f93f 	bl	8004b14 <HAL_InitTick>
 8005896:	2800      	cmp	r0, #0
 8005898:	f040 81b9 	bne.w	8005c0e <HAL_RCC_OscConfig+0x4ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800589c:	6823      	ldr	r3, [r4, #0]
 800589e:	f013 0f08 	tst.w	r3, #8
 80058a2:	d04c      	beq.n	800593e <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058a4:	6963      	ldr	r3, [r4, #20]
 80058a6:	b39b      	cbz	r3, 8005910 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 80058a8:	4a64      	ldr	r2, [pc, #400]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80058aa:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80058ae:	f043 0301 	orr.w	r3, r3, #1
 80058b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80058b6:	f7ff f971 	bl	8004b9c <HAL_GetTick>
 80058ba:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058bc:	4b5f      	ldr	r3, [pc, #380]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80058be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058c2:	f013 0f02 	tst.w	r3, #2
 80058c6:	d13a      	bne.n	800593e <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058c8:	f7ff f968 	bl	8004b9c <HAL_GetTick>
 80058cc:	1b40      	subs	r0, r0, r5
 80058ce:	2802      	cmp	r0, #2
 80058d0:	d9f4      	bls.n	80058bc <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 80058d2:	2003      	movs	r0, #3
 80058d4:	e19e      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058d6:	4a59      	ldr	r2, [pc, #356]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80058d8:	6853      	ldr	r3, [r2, #4]
 80058da:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80058de:	6921      	ldr	r1, [r4, #16]
 80058e0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80058e4:	6053      	str	r3, [r2, #4]
 80058e6:	e7d9      	b.n	800589c <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 80058e8:	4a54      	ldr	r2, [pc, #336]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80058ea:	6813      	ldr	r3, [r2, #0]
 80058ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80058f0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80058f2:	f7ff f953 	bl	8004b9c <HAL_GetTick>
 80058f6:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058f8:	4b50      	ldr	r3, [pc, #320]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005900:	d0cc      	beq.n	800589c <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005902:	f7ff f94b 	bl	8004b9c <HAL_GetTick>
 8005906:	1b40      	subs	r0, r0, r5
 8005908:	2802      	cmp	r0, #2
 800590a:	d9f5      	bls.n	80058f8 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 800590c:	2003      	movs	r0, #3
 800590e:	e181      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_LSI_DISABLE();
 8005910:	4a4a      	ldr	r2, [pc, #296]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 8005912:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8005916:	f023 0301 	bic.w	r3, r3, #1
 800591a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800591e:	f7ff f93d 	bl	8004b9c <HAL_GetTick>
 8005922:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005924:	4b45      	ldr	r3, [pc, #276]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 8005926:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800592a:	f013 0f02 	tst.w	r3, #2
 800592e:	d006      	beq.n	800593e <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005930:	f7ff f934 	bl	8004b9c <HAL_GetTick>
 8005934:	1b40      	subs	r0, r0, r5
 8005936:	2802      	cmp	r0, #2
 8005938:	d9f4      	bls.n	8005924 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 800593a:	2003      	movs	r0, #3
 800593c:	e16a      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800593e:	6823      	ldr	r3, [r4, #0]
 8005940:	f013 0f04 	tst.w	r3, #4
 8005944:	f000 8081 	beq.w	8005a4a <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005948:	4b3c      	ldr	r3, [pc, #240]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 800594a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800594c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8005950:	d136      	bne.n	80059c0 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005952:	4b3a      	ldr	r3, [pc, #232]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 8005954:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005956:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800595a:	659a      	str	r2, [r3, #88]	; 0x58
 800595c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800595e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005962:	9301      	str	r3, [sp, #4]
 8005964:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005966:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005968:	4b36      	ldr	r3, [pc, #216]	; (8005a44 <HAL_RCC_OscConfig+0x2f0>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005970:	d028      	beq.n	80059c4 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005972:	68a3      	ldr	r3, [r4, #8]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d039      	beq.n	80059ec <HAL_RCC_OscConfig+0x298>
 8005978:	2b05      	cmp	r3, #5
 800597a:	d03f      	beq.n	80059fc <HAL_RCC_OscConfig+0x2a8>
 800597c:	4b2f      	ldr	r3, [pc, #188]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 800597e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005982:	f022 0201 	bic.w	r2, r2, #1
 8005986:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800598a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800598e:	f022 0204 	bic.w	r2, r2, #4
 8005992:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005996:	68a3      	ldr	r3, [r4, #8]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d03d      	beq.n	8005a18 <HAL_RCC_OscConfig+0x2c4>
      tickstart = HAL_GetTick();
 800599c:	f7ff f8fe 	bl	8004b9c <HAL_GetTick>
 80059a0:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059a2:	4b26      	ldr	r3, [pc, #152]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80059a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059a8:	f013 0f02 	tst.w	r3, #2
 80059ac:	d14c      	bne.n	8005a48 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ae:	f7ff f8f5 	bl	8004b9c <HAL_GetTick>
 80059b2:	1b80      	subs	r0, r0, r6
 80059b4:	f241 3388 	movw	r3, #5000	; 0x1388
 80059b8:	4298      	cmp	r0, r3
 80059ba:	d9f2      	bls.n	80059a2 <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 80059bc:	2003      	movs	r0, #3
 80059be:	e129      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
    FlagStatus       pwrclkchanged = RESET;
 80059c0:	2500      	movs	r5, #0
 80059c2:	e7d1      	b.n	8005968 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80059c4:	4a1f      	ldr	r2, [pc, #124]	; (8005a44 <HAL_RCC_OscConfig+0x2f0>)
 80059c6:	6813      	ldr	r3, [r2, #0]
 80059c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059cc:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80059ce:	f7ff f8e5 	bl	8004b9c <HAL_GetTick>
 80059d2:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059d4:	4b1b      	ldr	r3, [pc, #108]	; (8005a44 <HAL_RCC_OscConfig+0x2f0>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80059dc:	d1c9      	bne.n	8005972 <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059de:	f7ff f8dd 	bl	8004b9c <HAL_GetTick>
 80059e2:	1b80      	subs	r0, r0, r6
 80059e4:	2802      	cmp	r0, #2
 80059e6:	d9f5      	bls.n	80059d4 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 80059e8:	2003      	movs	r0, #3
 80059ea:	e113      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059ec:	4a13      	ldr	r2, [pc, #76]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80059ee:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80059f2:	f043 0301 	orr.w	r3, r3, #1
 80059f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059fa:	e7cc      	b.n	8005996 <HAL_RCC_OscConfig+0x242>
 80059fc:	4b0f      	ldr	r3, [pc, #60]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 80059fe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005a02:	f042 0204 	orr.w	r2, r2, #4
 8005a06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8005a0a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005a0e:	f042 0201 	orr.w	r2, r2, #1
 8005a12:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8005a16:	e7be      	b.n	8005996 <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8005a18:	f7ff f8c0 	bl	8004b9c <HAL_GetTick>
 8005a1c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a1e:	4b07      	ldr	r3, [pc, #28]	; (8005a3c <HAL_RCC_OscConfig+0x2e8>)
 8005a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a24:	f013 0f02 	tst.w	r3, #2
 8005a28:	d00e      	beq.n	8005a48 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a2a:	f7ff f8b7 	bl	8004b9c <HAL_GetTick>
 8005a2e:	1b80      	subs	r0, r0, r6
 8005a30:	f241 3388 	movw	r3, #5000	; 0x1388
 8005a34:	4298      	cmp	r0, r3
 8005a36:	d9f2      	bls.n	8005a1e <HAL_RCC_OscConfig+0x2ca>
          return HAL_TIMEOUT;
 8005a38:	2003      	movs	r0, #3
 8005a3a:	e0eb      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	20001d98 	.word	0x20001d98
 8005a44:	40007000 	.word	0x40007000
    if (pwrclkchanged == SET)
 8005a48:	b9e5      	cbnz	r5, 8005a84 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005a4a:	6823      	ldr	r3, [r4, #0]
 8005a4c:	f013 0f20 	tst.w	r3, #32
 8005a50:	d035      	beq.n	8005abe <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005a52:	69a3      	ldr	r3, [r4, #24]
 8005a54:	b1e3      	cbz	r3, 8005a90 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 8005a56:	4a77      	ldr	r2, [pc, #476]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005a58:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8005a5c:	f043 0301 	orr.w	r3, r3, #1
 8005a60:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8005a64:	f7ff f89a 	bl	8004b9c <HAL_GetTick>
 8005a68:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a6a:	4b72      	ldr	r3, [pc, #456]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005a6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a70:	f013 0f02 	tst.w	r3, #2
 8005a74:	d123      	bne.n	8005abe <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a76:	f7ff f891 	bl	8004b9c <HAL_GetTick>
 8005a7a:	1b40      	subs	r0, r0, r5
 8005a7c:	2802      	cmp	r0, #2
 8005a7e:	d9f4      	bls.n	8005a6a <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8005a80:	2003      	movs	r0, #3
 8005a82:	e0c7      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a84:	4a6b      	ldr	r2, [pc, #428]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005a86:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005a88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a8c:	6593      	str	r3, [r2, #88]	; 0x58
 8005a8e:	e7dc      	b.n	8005a4a <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8005a90:	4a68      	ldr	r2, [pc, #416]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005a92:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8005a96:	f023 0301 	bic.w	r3, r3, #1
 8005a9a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8005a9e:	f7ff f87d 	bl	8004b9c <HAL_GetTick>
 8005aa2:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005aa4:	4b63      	ldr	r3, [pc, #396]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005aa6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005aaa:	f013 0f02 	tst.w	r3, #2
 8005aae:	d006      	beq.n	8005abe <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ab0:	f7ff f874 	bl	8004b9c <HAL_GetTick>
 8005ab4:	1b40      	subs	r0, r0, r5
 8005ab6:	2802      	cmp	r0, #2
 8005ab8:	d9f4      	bls.n	8005aa4 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 8005aba:	2003      	movs	r0, #3
 8005abc:	e0aa      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005abe:	69e3      	ldr	r3, [r4, #28]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f000 80a6 	beq.w	8005c12 <HAL_RCC_OscConfig+0x4be>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ac6:	4a5b      	ldr	r2, [pc, #364]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005ac8:	6892      	ldr	r2, [r2, #8]
 8005aca:	f002 020c 	and.w	r2, r2, #12
 8005ace:	2a0c      	cmp	r2, #12
 8005ad0:	d069      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x452>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d01d      	beq.n	8005b12 <HAL_RCC_OscConfig+0x3be>
        __HAL_RCC_PLL_DISABLE();
 8005ad6:	4b57      	ldr	r3, [pc, #348]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005ade:	601a      	str	r2, [r3, #0]
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005ae0:	68da      	ldr	r2, [r3, #12]
 8005ae2:	f022 0203 	bic.w	r2, r2, #3
 8005ae6:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005ae8:	68da      	ldr	r2, [r3, #12]
 8005aea:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 8005aee:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005af2:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 8005af4:	f7ff f852 	bl	8004b9c <HAL_GetTick>
 8005af8:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005afa:	4b4e      	ldr	r3, [pc, #312]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005b02:	d04e      	beq.n	8005ba2 <HAL_RCC_OscConfig+0x44e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b04:	f7ff f84a 	bl	8004b9c <HAL_GetTick>
 8005b08:	1b00      	subs	r0, r0, r4
 8005b0a:	2802      	cmp	r0, #2
 8005b0c:	d9f5      	bls.n	8005afa <HAL_RCC_OscConfig+0x3a6>
            return HAL_TIMEOUT;
 8005b0e:	2003      	movs	r0, #3
 8005b10:	e080      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_DISABLE();
 8005b12:	4a48      	ldr	r2, [pc, #288]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005b14:	6813      	ldr	r3, [r2, #0]
 8005b16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b1a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005b1c:	f7ff f83e 	bl	8004b9c <HAL_GetTick>
 8005b20:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b22:	4b44      	ldr	r3, [pc, #272]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005b2a:	d006      	beq.n	8005b3a <HAL_RCC_OscConfig+0x3e6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b2c:	f7ff f836 	bl	8004b9c <HAL_GetTick>
 8005b30:	1b40      	subs	r0, r0, r5
 8005b32:	2802      	cmp	r0, #2
 8005b34:	d9f5      	bls.n	8005b22 <HAL_RCC_OscConfig+0x3ce>
            return HAL_TIMEOUT;
 8005b36:	2003      	movs	r0, #3
 8005b38:	e06c      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b3a:	4a3e      	ldr	r2, [pc, #248]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005b3c:	68d3      	ldr	r3, [r2, #12]
 8005b3e:	493e      	ldr	r1, [pc, #248]	; (8005c38 <HAL_RCC_OscConfig+0x4e4>)
 8005b40:	4019      	ands	r1, r3
 8005b42:	6a23      	ldr	r3, [r4, #32]
 8005b44:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b46:	3801      	subs	r0, #1
 8005b48:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005b4c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005b4e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005b52:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005b54:	0840      	lsrs	r0, r0, #1
 8005b56:	3801      	subs	r0, #1
 8005b58:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8005b5c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8005b5e:	0840      	lsrs	r0, r0, #1
 8005b60:	3801      	subs	r0, #1
 8005b62:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8005b66:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005b68:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8005b6c:	430b      	orrs	r3, r1
 8005b6e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8005b70:	6813      	ldr	r3, [r2, #0]
 8005b72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b76:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b78:	68d3      	ldr	r3, [r2, #12]
 8005b7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b7e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8005b80:	f7ff f80c 	bl	8004b9c <HAL_GetTick>
 8005b84:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b86:	4b2b      	ldr	r3, [pc, #172]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005b8e:	d106      	bne.n	8005b9e <HAL_RCC_OscConfig+0x44a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b90:	f7ff f804 	bl	8004b9c <HAL_GetTick>
 8005b94:	1b00      	subs	r0, r0, r4
 8005b96:	2802      	cmp	r0, #2
 8005b98:	d9f5      	bls.n	8005b86 <HAL_RCC_OscConfig+0x432>
            return HAL_TIMEOUT;
 8005b9a:	2003      	movs	r0, #3
 8005b9c:	e03a      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 8005b9e:	2000      	movs	r0, #0
 8005ba0:	e038      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
 8005ba2:	2000      	movs	r0, #0
 8005ba4:	e036      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d036      	beq.n	8005c18 <HAL_RCC_OscConfig+0x4c4>
      temp_pllckcfg = RCC->PLLCFGR;
 8005baa:	4b22      	ldr	r3, [pc, #136]	; (8005c34 <HAL_RCC_OscConfig+0x4e0>)
 8005bac:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bae:	f003 0103 	and.w	r1, r3, #3
 8005bb2:	6a22      	ldr	r2, [r4, #32]
 8005bb4:	4291      	cmp	r1, r2
 8005bb6:	d131      	bne.n	8005c1c <HAL_RCC_OscConfig+0x4c8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005bb8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005bbc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005bbe:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bc0:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8005bc4:	d12c      	bne.n	8005c20 <HAL_RCC_OscConfig+0x4cc>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bc6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005bca:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005bcc:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8005bd0:	d128      	bne.n	8005c24 <HAL_RCC_OscConfig+0x4d0>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005bd2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005bd6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bd8:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8005bdc:	d124      	bne.n	8005c28 <HAL_RCC_OscConfig+0x4d4>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005bde:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8005be2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005be4:	0852      	lsrs	r2, r2, #1
 8005be6:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005be8:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8005bec:	d11e      	bne.n	8005c2c <HAL_RCC_OscConfig+0x4d8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005bee:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8005bf2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005bf4:	0852      	lsrs	r2, r2, #1
 8005bf6:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005bf8:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8005bfc:	d118      	bne.n	8005c30 <HAL_RCC_OscConfig+0x4dc>
  return HAL_OK;
 8005bfe:	2000      	movs	r0, #0
 8005c00:	e008      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
    return HAL_ERROR;
 8005c02:	2001      	movs	r0, #1
}
 8005c04:	4770      	bx	lr
        return HAL_ERROR;
 8005c06:	2001      	movs	r0, #1
 8005c08:	e004      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 8005c0a:	2001      	movs	r0, #1
 8005c0c:	e002      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
          return HAL_ERROR;
 8005c0e:	2001      	movs	r0, #1
 8005c10:	e000      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 8005c12:	2000      	movs	r0, #0
}
 8005c14:	b002      	add	sp, #8
 8005c16:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8005c18:	2001      	movs	r0, #1
 8005c1a:	e7fb      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 8005c1c:	2001      	movs	r0, #1
 8005c1e:	e7f9      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
 8005c20:	2001      	movs	r0, #1
 8005c22:	e7f7      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
 8005c24:	2001      	movs	r0, #1
 8005c26:	e7f5      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
 8005c28:	2001      	movs	r0, #1
 8005c2a:	e7f3      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
 8005c2c:	2001      	movs	r0, #1
 8005c2e:	e7f1      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
 8005c30:	2001      	movs	r0, #1
 8005c32:	e7ef      	b.n	8005c14 <HAL_RCC_OscConfig+0x4c0>
 8005c34:	40021000 	.word	0x40021000
 8005c38:	019f800c 	.word	0x019f800c

08005c3c <HAL_RCC_MCOConfig>:
{
 8005c3c:	b570      	push	{r4, r5, r6, lr}
 8005c3e:	b086      	sub	sp, #24
 8005c40:	460d      	mov	r5, r1
 8005c42:	4616      	mov	r6, r2
  MCO1_CLK_ENABLE();
 8005c44:	4c10      	ldr	r4, [pc, #64]	; (8005c88 <HAL_RCC_MCOConfig+0x4c>)
 8005c46:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005c48:	f043 0301 	orr.w	r3, r3, #1
 8005c4c:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005c4e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005c50:	f003 0301 	and.w	r3, r3, #1
 8005c54:	9300      	str	r3, [sp, #0]
 8005c56:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = MCO1_PIN;
 8005c58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c5c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c5e:	2302      	movs	r3, #2
 8005c60:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c62:	2303      	movs	r3, #3
 8005c64:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c66:	2300      	movs	r3, #0
 8005c68:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005c6a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005c6c:	a901      	add	r1, sp, #4
 8005c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c72:	f7ff f91d 	bl	8004eb0 <HAL_GPIO_Init>
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8005c76:	68a3      	ldr	r3, [r4, #8]
 8005c78:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005c7c:	ea45 0206 	orr.w	r2, r5, r6
 8005c80:	431a      	orrs	r2, r3
 8005c82:	60a2      	str	r2, [r4, #8]
}
 8005c84:	b006      	add	sp, #24
 8005c86:	bd70      	pop	{r4, r5, r6, pc}
 8005c88:	40021000 	.word	0x40021000

08005c8c <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005c8c:	4b1e      	ldr	r3, [pc, #120]	; (8005d08 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	f003 030c 	and.w	r3, r3, #12
 8005c94:	2b04      	cmp	r3, #4
 8005c96:	d032      	beq.n	8005cfe <HAL_RCC_GetSysClockFreq+0x72>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005c98:	4b1b      	ldr	r3, [pc, #108]	; (8005d08 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f003 030c 	and.w	r3, r3, #12
 8005ca0:	2b08      	cmp	r3, #8
 8005ca2:	d02e      	beq.n	8005d02 <HAL_RCC_GetSysClockFreq+0x76>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005ca4:	4b18      	ldr	r3, [pc, #96]	; (8005d08 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	f003 030c 	and.w	r3, r3, #12
 8005cac:	2b0c      	cmp	r3, #12
 8005cae:	d001      	beq.n	8005cb4 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8005cb0:	2000      	movs	r0, #0
}
 8005cb2:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005cb4:	4a14      	ldr	r2, [pc, #80]	; (8005d08 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005cb6:	68d3      	ldr	r3, [r2, #12]
 8005cb8:	f003 0303 	and.w	r3, r3, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cbc:	68d0      	ldr	r0, [r2, #12]
 8005cbe:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8005cc2:	3001      	adds	r0, #1
    switch (pllsource)
 8005cc4:	2b03      	cmp	r3, #3
 8005cc6:	d011      	beq.n	8005cec <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005cc8:	4b10      	ldr	r3, [pc, #64]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x80>)
 8005cca:	fbb3 f3f0 	udiv	r3, r3, r0
 8005cce:	4a0e      	ldr	r2, [pc, #56]	; (8005d08 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005cd0:	68d0      	ldr	r0, [r2, #12]
 8005cd2:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005cd6:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005cda:	4b0b      	ldr	r3, [pc, #44]	; (8005d08 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8005ce6:	fbb0 f0f3 	udiv	r0, r0, r3
 8005cea:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005cec:	4b08      	ldr	r3, [pc, #32]	; (8005d10 <HAL_RCC_GetSysClockFreq+0x84>)
 8005cee:	fbb3 f3f0 	udiv	r3, r3, r0
 8005cf2:	68d0      	ldr	r0, [r2, #12]
 8005cf4:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005cf8:	fb00 f003 	mul.w	r0, r0, r3
      break;
 8005cfc:	e7ed      	b.n	8005cda <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8005cfe:	4803      	ldr	r0, [pc, #12]	; (8005d0c <HAL_RCC_GetSysClockFreq+0x80>)
 8005d00:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8005d02:	4803      	ldr	r0, [pc, #12]	; (8005d10 <HAL_RCC_GetSysClockFreq+0x84>)
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	40021000 	.word	0x40021000
 8005d0c:	00f42400 	.word	0x00f42400
 8005d10:	003d0900 	.word	0x003d0900

08005d14 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005d14:	2800      	cmp	r0, #0
 8005d16:	f000 80e6 	beq.w	8005ee6 <HAL_RCC_ClockConfig+0x1d2>
{
 8005d1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d1c:	460c      	mov	r4, r1
 8005d1e:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d20:	4b74      	ldr	r3, [pc, #464]	; (8005ef4 <HAL_RCC_ClockConfig+0x1e0>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 030f 	and.w	r3, r3, #15
 8005d28:	428b      	cmp	r3, r1
 8005d2a:	d20b      	bcs.n	8005d44 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d2c:	4a71      	ldr	r2, [pc, #452]	; (8005ef4 <HAL_RCC_ClockConfig+0x1e0>)
 8005d2e:	6813      	ldr	r3, [r2, #0]
 8005d30:	f023 030f 	bic.w	r3, r3, #15
 8005d34:	430b      	orrs	r3, r1
 8005d36:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d38:	6813      	ldr	r3, [r2, #0]
 8005d3a:	f003 030f 	and.w	r3, r3, #15
 8005d3e:	428b      	cmp	r3, r1
 8005d40:	f040 80d3 	bne.w	8005eea <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d44:	682e      	ldr	r6, [r5, #0]
 8005d46:	f016 0601 	ands.w	r6, r6, #1
 8005d4a:	d05f      	beq.n	8005e0c <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d4c:	686b      	ldr	r3, [r5, #4]
 8005d4e:	2b03      	cmp	r3, #3
 8005d50:	d015      	beq.n	8005d7e <HAL_RCC_ClockConfig+0x6a>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d52:	2b02      	cmp	r3, #2
 8005d54:	d033      	beq.n	8005dbe <HAL_RCC_ClockConfig+0xaa>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d56:	4b68      	ldr	r3, [pc, #416]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005d5e:	f000 80c6 	beq.w	8005eee <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005d62:	f7ff ff93 	bl	8005c8c <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8005d66:	4b65      	ldr	r3, [pc, #404]	; (8005efc <HAL_RCC_ClockConfig+0x1e8>)
 8005d68:	4298      	cmp	r0, r3
 8005d6a:	d933      	bls.n	8005dd4 <HAL_RCC_ClockConfig+0xc0>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005d6c:	4a62      	ldr	r2, [pc, #392]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005d6e:	6893      	ldr	r3, [r2, #8]
 8005d70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d78:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005d7a:	2680      	movs	r6, #128	; 0x80
 8005d7c:	e02b      	b.n	8005dd6 <HAL_RCC_ClockConfig+0xc2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d7e:	4b5e      	ldr	r3, [pc, #376]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005d86:	d101      	bne.n	8005d8c <HAL_RCC_ClockConfig+0x78>
        return HAL_ERROR;
 8005d88:	2001      	movs	r0, #1
 8005d8a:	e08b      	b.n	8005ea4 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005d8c:	f7ff fcb6 	bl	80056fc <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 8005d90:	4b5a      	ldr	r3, [pc, #360]	; (8005efc <HAL_RCC_ClockConfig+0x1e8>)
 8005d92:	4298      	cmp	r0, r3
 8005d94:	d91a      	bls.n	8005dcc <HAL_RCC_ClockConfig+0xb8>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005d96:	4b58      	ldr	r3, [pc, #352]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8005d9e:	d005      	beq.n	8005dac <HAL_RCC_ClockConfig+0x98>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005da0:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005da2:	f016 0602 	ands.w	r6, r6, #2
 8005da6:	d016      	beq.n	8005dd6 <HAL_RCC_ClockConfig+0xc2>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005da8:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005daa:	b98b      	cbnz	r3, 8005dd0 <HAL_RCC_ClockConfig+0xbc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005dac:	4a52      	ldr	r2, [pc, #328]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005dae:	6893      	ldr	r3, [r2, #8]
 8005db0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005db4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005db8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005dba:	2680      	movs	r6, #128	; 0x80
 8005dbc:	e00b      	b.n	8005dd6 <HAL_RCC_ClockConfig+0xc2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dbe:	4b4e      	ldr	r3, [pc, #312]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005dc6:	d1cc      	bne.n	8005d62 <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 8005dc8:	2001      	movs	r0, #1
 8005dca:	e06b      	b.n	8005ea4 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005dcc:	2600      	movs	r6, #0
 8005dce:	e002      	b.n	8005dd6 <HAL_RCC_ClockConfig+0xc2>
 8005dd0:	2600      	movs	r6, #0
 8005dd2:	e000      	b.n	8005dd6 <HAL_RCC_ClockConfig+0xc2>
 8005dd4:	2600      	movs	r6, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005dd6:	4a48      	ldr	r2, [pc, #288]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005dd8:	6893      	ldr	r3, [r2, #8]
 8005dda:	f023 0303 	bic.w	r3, r3, #3
 8005dde:	6869      	ldr	r1, [r5, #4]
 8005de0:	430b      	orrs	r3, r1
 8005de2:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8005de4:	f7fe feda 	bl	8004b9c <HAL_GetTick>
 8005de8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dea:	4b43      	ldr	r3, [pc, #268]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f003 030c 	and.w	r3, r3, #12
 8005df2:	686a      	ldr	r2, [r5, #4]
 8005df4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005df8:	d008      	beq.n	8005e0c <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dfa:	f7fe fecf 	bl	8004b9c <HAL_GetTick>
 8005dfe:	1bc0      	subs	r0, r0, r7
 8005e00:	f241 3388 	movw	r3, #5000	; 0x1388
 8005e04:	4298      	cmp	r0, r3
 8005e06:	d9f0      	bls.n	8005dea <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
 8005e08:	2003      	movs	r0, #3
 8005e0a:	e04b      	b.n	8005ea4 <HAL_RCC_ClockConfig+0x190>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e0c:	682b      	ldr	r3, [r5, #0]
 8005e0e:	f013 0f02 	tst.w	r3, #2
 8005e12:	d048      	beq.n	8005ea6 <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e14:	f013 0f04 	tst.w	r3, #4
 8005e18:	d004      	beq.n	8005e24 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e1a:	4a37      	ldr	r2, [pc, #220]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005e1c:	6893      	ldr	r3, [r2, #8]
 8005e1e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005e22:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e24:	682b      	ldr	r3, [r5, #0]
 8005e26:	f013 0f08 	tst.w	r3, #8
 8005e2a:	d006      	beq.n	8005e3a <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005e2c:	4a32      	ldr	r2, [pc, #200]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005e2e:	6893      	ldr	r3, [r2, #8]
 8005e30:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005e34:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005e38:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e3a:	4a2f      	ldr	r2, [pc, #188]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005e3c:	6893      	ldr	r3, [r2, #8]
 8005e3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e42:	68a9      	ldr	r1, [r5, #8]
 8005e44:	430b      	orrs	r3, r1
 8005e46:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e48:	4b2a      	ldr	r3, [pc, #168]	; (8005ef4 <HAL_RCC_ClockConfig+0x1e0>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 030f 	and.w	r3, r3, #15
 8005e50:	42a3      	cmp	r3, r4
 8005e52:	d830      	bhi.n	8005eb6 <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e54:	682b      	ldr	r3, [r5, #0]
 8005e56:	f013 0f04 	tst.w	r3, #4
 8005e5a:	d006      	beq.n	8005e6a <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e5c:	4a26      	ldr	r2, [pc, #152]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005e5e:	6893      	ldr	r3, [r2, #8]
 8005e60:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005e64:	68e9      	ldr	r1, [r5, #12]
 8005e66:	430b      	orrs	r3, r1
 8005e68:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e6a:	682b      	ldr	r3, [r5, #0]
 8005e6c:	f013 0f08 	tst.w	r3, #8
 8005e70:	d007      	beq.n	8005e82 <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e72:	4a21      	ldr	r2, [pc, #132]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005e74:	6893      	ldr	r3, [r2, #8]
 8005e76:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005e7a:	6929      	ldr	r1, [r5, #16]
 8005e7c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005e80:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e82:	f7ff ff03 	bl	8005c8c <HAL_RCC_GetSysClockFreq>
 8005e86:	4b1c      	ldr	r3, [pc, #112]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005e8e:	4a1c      	ldr	r2, [pc, #112]	; (8005f00 <HAL_RCC_ClockConfig+0x1ec>)
 8005e90:	5cd3      	ldrb	r3, [r2, r3]
 8005e92:	f003 031f 	and.w	r3, r3, #31
 8005e96:	40d8      	lsrs	r0, r3
 8005e98:	4b1a      	ldr	r3, [pc, #104]	; (8005f04 <HAL_RCC_ClockConfig+0x1f0>)
 8005e9a:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8005e9c:	4b1a      	ldr	r3, [pc, #104]	; (8005f08 <HAL_RCC_ClockConfig+0x1f4>)
 8005e9e:	6818      	ldr	r0, [r3, #0]
 8005ea0:	f7fe fe38 	bl	8004b14 <HAL_InitTick>
}
 8005ea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 8005ea6:	2e80      	cmp	r6, #128	; 0x80
 8005ea8:	d1ce      	bne.n	8005e48 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005eaa:	4a13      	ldr	r2, [pc, #76]	; (8005ef8 <HAL_RCC_ClockConfig+0x1e4>)
 8005eac:	6893      	ldr	r3, [r2, #8]
 8005eae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005eb2:	6093      	str	r3, [r2, #8]
 8005eb4:	e7c8      	b.n	8005e48 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eb6:	4a0f      	ldr	r2, [pc, #60]	; (8005ef4 <HAL_RCC_ClockConfig+0x1e0>)
 8005eb8:	6813      	ldr	r3, [r2, #0]
 8005eba:	f023 030f 	bic.w	r3, r3, #15
 8005ebe:	4323      	orrs	r3, r4
 8005ec0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005ec2:	f7fe fe6b 	bl	8004b9c <HAL_GetTick>
 8005ec6:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec8:	4b0a      	ldr	r3, [pc, #40]	; (8005ef4 <HAL_RCC_ClockConfig+0x1e0>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 030f 	and.w	r3, r3, #15
 8005ed0:	42a3      	cmp	r3, r4
 8005ed2:	d0bf      	beq.n	8005e54 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ed4:	f7fe fe62 	bl	8004b9c <HAL_GetTick>
 8005ed8:	1b80      	subs	r0, r0, r6
 8005eda:	f241 3388 	movw	r3, #5000	; 0x1388
 8005ede:	4298      	cmp	r0, r3
 8005ee0:	d9f2      	bls.n	8005ec8 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 8005ee2:	2003      	movs	r0, #3
 8005ee4:	e7de      	b.n	8005ea4 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 8005ee6:	2001      	movs	r0, #1
}
 8005ee8:	4770      	bx	lr
      return HAL_ERROR;
 8005eea:	2001      	movs	r0, #1
 8005eec:	e7da      	b.n	8005ea4 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 8005eee:	2001      	movs	r0, #1
 8005ef0:	e7d8      	b.n	8005ea4 <HAL_RCC_ClockConfig+0x190>
 8005ef2:	bf00      	nop
 8005ef4:	40022000 	.word	0x40022000
 8005ef8:	40021000 	.word	0x40021000
 8005efc:	04c4b400 	.word	0x04c4b400
 8005f00:	0800b010 	.word	0x0800b010
 8005f04:	20001d90 	.word	0x20001d90
 8005f08:	20001d98 	.word	0x20001d98

08005f0c <HAL_RCC_GetHCLKFreq>:
}
 8005f0c:	4b01      	ldr	r3, [pc, #4]	; (8005f14 <HAL_RCC_GetHCLKFreq+0x8>)
 8005f0e:	6818      	ldr	r0, [r3, #0]
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	20001d90 	.word	0x20001d90

08005f18 <HAL_RCC_GetPCLK1Freq>:
{
 8005f18:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005f1a:	f7ff fff7 	bl	8005f0c <HAL_RCC_GetHCLKFreq>
 8005f1e:	4b05      	ldr	r3, [pc, #20]	; (8005f34 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005f26:	4a04      	ldr	r2, [pc, #16]	; (8005f38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f28:	5cd3      	ldrb	r3, [r2, r3]
 8005f2a:	f003 031f 	and.w	r3, r3, #31
}
 8005f2e:	40d8      	lsrs	r0, r3
 8005f30:	bd08      	pop	{r3, pc}
 8005f32:	bf00      	nop
 8005f34:	40021000 	.word	0x40021000
 8005f38:	0800b020 	.word	0x0800b020

08005f3c <HAL_RCC_GetPCLK2Freq>:
{
 8005f3c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005f3e:	f7ff ffe5 	bl	8005f0c <HAL_RCC_GetHCLKFreq>
 8005f42:	4b05      	ldr	r3, [pc, #20]	; (8005f58 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005f4a:	4a04      	ldr	r2, [pc, #16]	; (8005f5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f4c:	5cd3      	ldrb	r3, [r2, r3]
 8005f4e:	f003 031f 	and.w	r3, r3, #31
}
 8005f52:	40d8      	lsrs	r0, r3
 8005f54:	bd08      	pop	{r3, pc}
 8005f56:	bf00      	nop
 8005f58:	40021000 	.word	0x40021000
 8005f5c:	0800b020 	.word	0x0800b020

08005f60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f62:	b083      	sub	sp, #12
 8005f64:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f66:	6803      	ldr	r3, [r0, #0]
 8005f68:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8005f6c:	d069      	beq.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f6e:	4bb3      	ldr	r3, [pc, #716]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f72:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8005f76:	d11e      	bne.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f78:	4bb0      	ldr	r3, [pc, #704]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005f7a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005f7c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005f80:	659a      	str	r2, [r3, #88]	; 0x58
 8005f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f88:	9301      	str	r3, [sp, #4]
 8005f8a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005f8c:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f8e:	4aac      	ldr	r2, [pc, #688]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005f90:	6813      	ldr	r3, [r2, #0]
 8005f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f98:	f7fe fe00 	bl	8004b9c <HAL_GetTick>
 8005f9c:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f9e:	4ba8      	ldr	r3, [pc, #672]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8005fa6:	d108      	bne.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fa8:	f7fe fdf8 	bl	8004b9c <HAL_GetTick>
 8005fac:	1b40      	subs	r0, r0, r5
 8005fae:	2802      	cmp	r0, #2
 8005fb0:	d9f5      	bls.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8005fb2:	2503      	movs	r5, #3
 8005fb4:	e002      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8005fb6:	2600      	movs	r6, #0
 8005fb8:	e7e9      	b.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005fba:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8005fbc:	bb45      	cbnz	r5, 8006010 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005fbe:	4b9f      	ldr	r3, [pc, #636]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005fc4:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8005fc8:	d015      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x96>
 8005fca:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d012      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005fd0:	4a9a      	ldr	r2, [pc, #616]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005fd2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fda:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8005fde:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8005fe2:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fe6:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8005fea:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8005fee:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005ff2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ff6:	f013 0f01 	tst.w	r3, #1
 8005ffa:	d110      	bne.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8005ffc:	b945      	cbnz	r5, 8006010 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ffe:	4a8f      	ldr	r2, [pc, #572]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8006000:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006004:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006008:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800600a:	430b      	orrs	r3, r1
 800600c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006010:	b1c6      	cbz	r6, 8006044 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006012:	4a8a      	ldr	r2, [pc, #552]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8006014:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006016:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800601a:	6593      	str	r3, [r2, #88]	; 0x58
 800601c:	e012      	b.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0xe4>
        tickstart = HAL_GetTick();
 800601e:	f7fe fdbd 	bl	8004b9c <HAL_GetTick>
 8006022:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006024:	4b85      	ldr	r3, [pc, #532]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8006026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800602a:	f013 0f02 	tst.w	r3, #2
 800602e:	d1e5      	bne.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006030:	f7fe fdb4 	bl	8004b9c <HAL_GetTick>
 8006034:	1bc0      	subs	r0, r0, r7
 8006036:	f241 3388 	movw	r3, #5000	; 0x1388
 800603a:	4298      	cmp	r0, r3
 800603c:	d9f2      	bls.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 800603e:	2503      	movs	r5, #3
 8006040:	e7dc      	b.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006042:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006044:	6823      	ldr	r3, [r4, #0]
 8006046:	f013 0f01 	tst.w	r3, #1
 800604a:	d008      	beq.n	800605e <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800604c:	4a7b      	ldr	r2, [pc, #492]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800604e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006052:	f023 0303 	bic.w	r3, r3, #3
 8006056:	6861      	ldr	r1, [r4, #4]
 8006058:	430b      	orrs	r3, r1
 800605a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	f013 0f02 	tst.w	r3, #2
 8006064:	d008      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006066:	4a75      	ldr	r2, [pc, #468]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8006068:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800606c:	f023 030c 	bic.w	r3, r3, #12
 8006070:	68a1      	ldr	r1, [r4, #8]
 8006072:	430b      	orrs	r3, r1
 8006074:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006078:	6823      	ldr	r3, [r4, #0]
 800607a:	f013 0f04 	tst.w	r3, #4
 800607e:	d008      	beq.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006080:	4a6e      	ldr	r2, [pc, #440]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8006082:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006086:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800608a:	68e1      	ldr	r1, [r4, #12]
 800608c:	430b      	orrs	r3, r1
 800608e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	f013 0f08 	tst.w	r3, #8
 8006098:	d008      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800609a:	4a68      	ldr	r2, [pc, #416]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800609c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80060a0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80060a4:	6921      	ldr	r1, [r4, #16]
 80060a6:	430b      	orrs	r3, r1
 80060a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80060ac:	6823      	ldr	r3, [r4, #0]
 80060ae:	f013 0f20 	tst.w	r3, #32
 80060b2:	d008      	beq.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80060b4:	4a61      	ldr	r2, [pc, #388]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80060b6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80060ba:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80060be:	6961      	ldr	r1, [r4, #20]
 80060c0:	430b      	orrs	r3, r1
 80060c2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80060c6:	6823      	ldr	r3, [r4, #0]
 80060c8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80060cc:	d008      	beq.n	80060e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060ce:	4a5b      	ldr	r2, [pc, #364]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80060d0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80060d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80060d8:	69a1      	ldr	r1, [r4, #24]
 80060da:	430b      	orrs	r3, r1
 80060dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060e0:	6823      	ldr	r3, [r4, #0]
 80060e2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80060e6:	d008      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060e8:	4a54      	ldr	r2, [pc, #336]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80060ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80060ee:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80060f2:	69e1      	ldr	r1, [r4, #28]
 80060f4:	430b      	orrs	r3, r1
 80060f6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80060fa:	6823      	ldr	r3, [r4, #0]
 80060fc:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006100:	d008      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006102:	4a4e      	ldr	r2, [pc, #312]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8006104:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006108:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800610c:	6a21      	ldr	r1, [r4, #32]
 800610e:	430b      	orrs	r3, r1
 8006110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006114:	6823      	ldr	r3, [r4, #0]
 8006116:	f413 7f00 	tst.w	r3, #512	; 0x200
 800611a:	d008      	beq.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800611c:	4a47      	ldr	r2, [pc, #284]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800611e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006122:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8006126:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006128:	430b      	orrs	r3, r1
 800612a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800612e:	6823      	ldr	r3, [r4, #0]
 8006130:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006134:	d00c      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006136:	4a41      	ldr	r2, [pc, #260]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8006138:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800613c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006140:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006142:	430b      	orrs	r3, r1
 8006144:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006148:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800614a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800614e:	d057      	beq.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8006156:	d00c      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006158:	4a38      	ldr	r2, [pc, #224]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800615a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800615e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8006162:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006164:	430b      	orrs	r3, r1
 8006166:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800616a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800616c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006170:	d04b      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006172:	6823      	ldr	r3, [r4, #0]
 8006174:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8006178:	d00c      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800617a:	4a30      	ldr	r2, [pc, #192]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800617c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006180:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8006184:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006186:	430b      	orrs	r3, r1
 8006188:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800618c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800618e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006192:	d03f      	beq.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800619a:	d00c      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800619c:	4a27      	ldr	r2, [pc, #156]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800619e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80061a2:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80061a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80061a8:	430b      	orrs	r3, r1
 80061aa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80061ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80061b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80061b4:	d033      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80061b6:	6823      	ldr	r3, [r4, #0]
 80061b8:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80061bc:	d00c      	beq.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80061be:	4a1f      	ldr	r2, [pc, #124]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80061c0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80061c4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80061c8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80061ca:	430b      	orrs	r3, r1
 80061cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80061d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80061d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80061d6:	d027      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80061d8:	6823      	ldr	r3, [r4, #0]
 80061da:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80061de:	d00c      	beq.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80061e0:	4a16      	ldr	r2, [pc, #88]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80061e2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80061e6:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80061ea:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80061ec:	430b      	orrs	r3, r1
 80061ee:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80061f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80061f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80061f8:	d01b      	beq.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  }

#endif /* QUADSPI */

  return status;
}
 80061fa:	4628      	mov	r0, r5
 80061fc:	b003      	add	sp, #12
 80061fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006200:	68d3      	ldr	r3, [r2, #12]
 8006202:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006206:	60d3      	str	r3, [r2, #12]
 8006208:	e7a2      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800620a:	68d3      	ldr	r3, [r2, #12]
 800620c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006210:	60d3      	str	r3, [r2, #12]
 8006212:	e7ae      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x212>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006214:	68d3      	ldr	r3, [r2, #12]
 8006216:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800621a:	60d3      	str	r3, [r2, #12]
 800621c:	e7ba      	b.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800621e:	68d3      	ldr	r3, [r2, #12]
 8006220:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006224:	60d3      	str	r3, [r2, #12]
 8006226:	e7c6      	b.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x256>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006228:	68d3      	ldr	r3, [r2, #12]
 800622a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800622e:	60d3      	str	r3, [r2, #12]
 8006230:	e7d2      	b.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x278>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006232:	68d3      	ldr	r3, [r2, #12]
 8006234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006238:	60d3      	str	r3, [r2, #12]
 800623a:	e7de      	b.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800623c:	40021000 	.word	0x40021000
 8006240:	40007000 	.word	0x40007000

08006244 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006244:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006246:	6a05      	ldr	r5, [r0, #32]
 8006248:	f025 0510 	bic.w	r5, r5, #16
 800624c:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800624e:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8006250:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006252:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006256:	ea44 2402 	orr.w	r4, r4, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800625a:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800625e:	031b      	lsls	r3, r3, #12
 8006260:	b29b      	uxth	r3, r3
 8006262:	4323      	orrs	r3, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006264:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006268:	0109      	lsls	r1, r1, #4
 800626a:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
 800626e:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006270:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8006272:	6201      	str	r1, [r0, #32]
}
 8006274:	bc30      	pop	{r4, r5}
 8006276:	4770      	bx	lr

08006278 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006278:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800627a:	6a05      	ldr	r5, [r0, #32]
 800627c:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8006280:	6205      	str	r5, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006282:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8006284:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006286:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 800628a:	4314      	orrs	r4, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800628c:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006290:	011b      	lsls	r3, r3, #4
 8006292:	b2db      	uxtb	r3, r3
 8006294:	4323      	orrs	r3, r4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006296:	f425 6520 	bic.w	r5, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800629a:	0209      	lsls	r1, r1, #8
 800629c:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
 80062a0:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80062a2:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 80062a4:	6201      	str	r1, [r0, #32]
}
 80062a6:	bc30      	pop	{r4, r5}
 80062a8:	4770      	bx	lr

080062aa <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80062aa:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062ac:	6a05      	ldr	r5, [r0, #32]
 80062ae:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 80062b2:	6205      	str	r5, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062b4:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 80062b6:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80062b8:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80062bc:	ea44 2402 	orr.w	r4, r4, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80062c0:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80062c4:	031b      	lsls	r3, r3, #12
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	4323      	orrs	r3, r4

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80062ca:	f425 4520 	bic.w	r5, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80062ce:	0309      	lsls	r1, r1, #12
 80062d0:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
 80062d4:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80062d6:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 80062d8:	6201      	str	r1, [r0, #32]
}
 80062da:	bc30      	pop	{r4, r5}
 80062dc:	4770      	bx	lr

080062de <HAL_TIM_IC_MspInit>:
}
 80062de:	4770      	bx	lr

080062e0 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80062e0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062e2:	4a2c      	ldr	r2, [pc, #176]	; (8006394 <TIM_Base_SetConfig+0xb4>)
 80062e4:	4290      	cmp	r0, r2
 80062e6:	d00e      	beq.n	8006306 <TIM_Base_SetConfig+0x26>
 80062e8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80062ec:	d00b      	beq.n	8006306 <TIM_Base_SetConfig+0x26>
 80062ee:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80062f2:	4290      	cmp	r0, r2
 80062f4:	d007      	beq.n	8006306 <TIM_Base_SetConfig+0x26>
 80062f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80062fa:	4290      	cmp	r0, r2
 80062fc:	d003      	beq.n	8006306 <TIM_Base_SetConfig+0x26>
 80062fe:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8006302:	4290      	cmp	r0, r2
 8006304:	d103      	bne.n	800630e <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800630a:	684a      	ldr	r2, [r1, #4]
 800630c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800630e:	4a21      	ldr	r2, [pc, #132]	; (8006394 <TIM_Base_SetConfig+0xb4>)
 8006310:	4290      	cmp	r0, r2
 8006312:	d01a      	beq.n	800634a <TIM_Base_SetConfig+0x6a>
 8006314:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006318:	d017      	beq.n	800634a <TIM_Base_SetConfig+0x6a>
 800631a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800631e:	4290      	cmp	r0, r2
 8006320:	d013      	beq.n	800634a <TIM_Base_SetConfig+0x6a>
 8006322:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006326:	4290      	cmp	r0, r2
 8006328:	d00f      	beq.n	800634a <TIM_Base_SetConfig+0x6a>
 800632a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800632e:	4290      	cmp	r0, r2
 8006330:	d00b      	beq.n	800634a <TIM_Base_SetConfig+0x6a>
 8006332:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8006336:	4290      	cmp	r0, r2
 8006338:	d007      	beq.n	800634a <TIM_Base_SetConfig+0x6a>
 800633a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800633e:	4290      	cmp	r0, r2
 8006340:	d003      	beq.n	800634a <TIM_Base_SetConfig+0x6a>
 8006342:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006346:	4290      	cmp	r0, r2
 8006348:	d103      	bne.n	8006352 <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 800634a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800634e:	68ca      	ldr	r2, [r1, #12]
 8006350:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006352:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006356:	694a      	ldr	r2, [r1, #20]
 8006358:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800635a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800635c:	688b      	ldr	r3, [r1, #8]
 800635e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006360:	680b      	ldr	r3, [r1, #0]
 8006362:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006364:	4b0b      	ldr	r3, [pc, #44]	; (8006394 <TIM_Base_SetConfig+0xb4>)
 8006366:	4298      	cmp	r0, r3
 8006368:	d00f      	beq.n	800638a <TIM_Base_SetConfig+0xaa>
 800636a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800636e:	4298      	cmp	r0, r3
 8006370:	d00b      	beq.n	800638a <TIM_Base_SetConfig+0xaa>
 8006372:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8006376:	4298      	cmp	r0, r3
 8006378:	d007      	beq.n	800638a <TIM_Base_SetConfig+0xaa>
 800637a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800637e:	4298      	cmp	r0, r3
 8006380:	d003      	beq.n	800638a <TIM_Base_SetConfig+0xaa>
 8006382:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006386:	4298      	cmp	r0, r3
 8006388:	d101      	bne.n	800638e <TIM_Base_SetConfig+0xae>
    TIMx->RCR = Structure->RepetitionCounter;
 800638a:	690b      	ldr	r3, [r1, #16]
 800638c:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800638e:	2301      	movs	r3, #1
 8006390:	6143      	str	r3, [r0, #20]
}
 8006392:	4770      	bx	lr
 8006394:	40012c00 	.word	0x40012c00

08006398 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006398:	b360      	cbz	r0, 80063f4 <HAL_TIM_Base_Init+0x5c>
{
 800639a:	b510      	push	{r4, lr}
 800639c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800639e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80063a2:	b313      	cbz	r3, 80063ea <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80063a4:	2302      	movs	r3, #2
 80063a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063aa:	4621      	mov	r1, r4
 80063ac:	f851 0b04 	ldr.w	r0, [r1], #4
 80063b0:	f7ff ff96 	bl	80062e0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063b4:	2301      	movs	r3, #1
 80063b6:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063ba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80063be:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80063c2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80063c6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80063ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063d2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80063d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80063da:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80063de:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80063e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80063e6:	2000      	movs	r0, #0
}
 80063e8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80063ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80063ee:	f7fb f903 	bl	80015f8 <HAL_TIM_Base_MspInit>
 80063f2:	e7d7      	b.n	80063a4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80063f4:	2001      	movs	r0, #1
}
 80063f6:	4770      	bx	lr

080063f8 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 80063f8:	b360      	cbz	r0, 8006454 <HAL_TIM_IC_Init+0x5c>
{
 80063fa:	b510      	push	{r4, lr}
 80063fc:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80063fe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006402:	b313      	cbz	r3, 800644a <HAL_TIM_IC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8006404:	2302      	movs	r3, #2
 8006406:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800640a:	4621      	mov	r1, r4
 800640c:	f851 0b04 	ldr.w	r0, [r1], #4
 8006410:	f7ff ff66 	bl	80062e0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006414:	2301      	movs	r3, #1
 8006416:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800641a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800641e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006422:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006426:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800642a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800642e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006432:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006436:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800643a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800643e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006442:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006446:	2000      	movs	r0, #0
}
 8006448:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800644a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800644e:	f7ff ff46 	bl	80062de <HAL_TIM_IC_MspInit>
 8006452:	e7d7      	b.n	8006404 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8006454:	2001      	movs	r0, #1
}
 8006456:	4770      	bx	lr

08006458 <TIM_TI1_SetConfig>:
{
 8006458:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800645a:	6a04      	ldr	r4, [r0, #32]
 800645c:	f024 0401 	bic.w	r4, r4, #1
 8006460:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006462:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8006464:	6a06      	ldr	r6, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006466:	4d15      	ldr	r5, [pc, #84]	; (80064bc <TIM_TI1_SetConfig+0x64>)
 8006468:	42a8      	cmp	r0, r5
 800646a:	d015      	beq.n	8006498 <TIM_TI1_SetConfig+0x40>
 800646c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006470:	d012      	beq.n	8006498 <TIM_TI1_SetConfig+0x40>
 8006472:	f5a5 3594 	sub.w	r5, r5, #75776	; 0x12800
 8006476:	42a8      	cmp	r0, r5
 8006478:	d00e      	beq.n	8006498 <TIM_TI1_SetConfig+0x40>
 800647a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800647e:	42a8      	cmp	r0, r5
 8006480:	d00a      	beq.n	8006498 <TIM_TI1_SetConfig+0x40>
 8006482:	f505 3596 	add.w	r5, r5, #76800	; 0x12c00
 8006486:	42a8      	cmp	r0, r5
 8006488:	d006      	beq.n	8006498 <TIM_TI1_SetConfig+0x40>
 800648a:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800648e:	42a8      	cmp	r0, r5
 8006490:	d002      	beq.n	8006498 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006492:	f044 0201 	orr.w	r2, r4, #1
 8006496:	e002      	b.n	800649e <TIM_TI1_SetConfig+0x46>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006498:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800649c:	4322      	orrs	r2, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800649e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80064a2:	011b      	lsls	r3, r3, #4
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064a8:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80064ac:	f001 010a 	and.w	r1, r1, #10
 80064b0:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 80064b2:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80064b4:	6201      	str	r1, [r0, #32]
}
 80064b6:	bc70      	pop	{r4, r5, r6}
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	40012c00 	.word	0x40012c00

080064c0 <HAL_TIM_IC_ConfigChannel>:
{
 80064c0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80064c2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d052      	beq.n	8006570 <HAL_TIM_IC_ConfigChannel+0xb0>
 80064ca:	4604      	mov	r4, r0
 80064cc:	460d      	mov	r5, r1
 80064ce:	2301      	movs	r3, #1
 80064d0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 80064d4:	b1c2      	cbz	r2, 8006508 <HAL_TIM_IC_ConfigChannel+0x48>
  else if (Channel == TIM_CHANNEL_2)
 80064d6:	2a04      	cmp	r2, #4
 80064d8:	d027      	beq.n	800652a <HAL_TIM_IC_ConfigChannel+0x6a>
  else if (Channel == TIM_CHANNEL_3)
 80064da:	2a08      	cmp	r2, #8
 80064dc:	d037      	beq.n	800654e <HAL_TIM_IC_ConfigChannel+0x8e>
    TIM_TI4_SetConfig(htim->Instance,
 80064de:	68cb      	ldr	r3, [r1, #12]
 80064e0:	684a      	ldr	r2, [r1, #4]
 80064e2:	6809      	ldr	r1, [r1, #0]
 80064e4:	6800      	ldr	r0, [r0, #0]
 80064e6:	f7ff fee0 	bl	80062aa <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80064ea:	6822      	ldr	r2, [r4, #0]
 80064ec:	69d3      	ldr	r3, [r2, #28]
 80064ee:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80064f2:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80064f4:	6822      	ldr	r2, [r4, #0]
 80064f6:	69d3      	ldr	r3, [r2, #28]
 80064f8:	68a9      	ldr	r1, [r5, #8]
 80064fa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80064fe:	61d3      	str	r3, [r2, #28]
  __HAL_UNLOCK(htim);
 8006500:	2000      	movs	r0, #0
 8006502:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8006506:	bd38      	pop	{r3, r4, r5, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8006508:	68cb      	ldr	r3, [r1, #12]
 800650a:	684a      	ldr	r2, [r1, #4]
 800650c:	6809      	ldr	r1, [r1, #0]
 800650e:	6800      	ldr	r0, [r0, #0]
 8006510:	f7ff ffa2 	bl	8006458 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006514:	6822      	ldr	r2, [r4, #0]
 8006516:	6993      	ldr	r3, [r2, #24]
 8006518:	f023 030c 	bic.w	r3, r3, #12
 800651c:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800651e:	6822      	ldr	r2, [r4, #0]
 8006520:	6993      	ldr	r3, [r2, #24]
 8006522:	68a9      	ldr	r1, [r5, #8]
 8006524:	430b      	orrs	r3, r1
 8006526:	6193      	str	r3, [r2, #24]
 8006528:	e7ea      	b.n	8006500 <HAL_TIM_IC_ConfigChannel+0x40>
    TIM_TI2_SetConfig(htim->Instance,
 800652a:	68cb      	ldr	r3, [r1, #12]
 800652c:	684a      	ldr	r2, [r1, #4]
 800652e:	6809      	ldr	r1, [r1, #0]
 8006530:	6800      	ldr	r0, [r0, #0]
 8006532:	f7ff fe87 	bl	8006244 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006536:	6822      	ldr	r2, [r4, #0]
 8006538:	6993      	ldr	r3, [r2, #24]
 800653a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800653e:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006540:	6822      	ldr	r2, [r4, #0]
 8006542:	6993      	ldr	r3, [r2, #24]
 8006544:	68a9      	ldr	r1, [r5, #8]
 8006546:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800654a:	6193      	str	r3, [r2, #24]
 800654c:	e7d8      	b.n	8006500 <HAL_TIM_IC_ConfigChannel+0x40>
    TIM_TI3_SetConfig(htim->Instance,
 800654e:	68cb      	ldr	r3, [r1, #12]
 8006550:	684a      	ldr	r2, [r1, #4]
 8006552:	6809      	ldr	r1, [r1, #0]
 8006554:	6800      	ldr	r0, [r0, #0]
 8006556:	f7ff fe8f 	bl	8006278 <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800655a:	6822      	ldr	r2, [r4, #0]
 800655c:	69d3      	ldr	r3, [r2, #28]
 800655e:	f023 030c 	bic.w	r3, r3, #12
 8006562:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006564:	6822      	ldr	r2, [r4, #0]
 8006566:	69d3      	ldr	r3, [r2, #28]
 8006568:	68a9      	ldr	r1, [r5, #8]
 800656a:	430b      	orrs	r3, r1
 800656c:	61d3      	str	r3, [r2, #28]
 800656e:	e7c7      	b.n	8006500 <HAL_TIM_IC_ConfigChannel+0x40>
  __HAL_LOCK(htim);
 8006570:	2002      	movs	r0, #2
 8006572:	e7c8      	b.n	8006506 <HAL_TIM_IC_ConfigChannel+0x46>

08006574 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006578:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800657a:	6801      	ldr	r1, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800657c:	6883      	ldr	r3, [r0, #8]
 800657e:	6902      	ldr	r2, [r0, #16]
 8006580:	4313      	orrs	r3, r2
 8006582:	6942      	ldr	r2, [r0, #20]
 8006584:	4313      	orrs	r3, r2
 8006586:	69c2      	ldr	r2, [r0, #28]
 8006588:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800658a:	6808      	ldr	r0, [r1, #0]
 800658c:	4a9d      	ldr	r2, [pc, #628]	; (8006804 <UART_SetConfig+0x290>)
 800658e:	4002      	ands	r2, r0
 8006590:	4313      	orrs	r3, r2
 8006592:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006594:	6822      	ldr	r2, [r4, #0]
 8006596:	6853      	ldr	r3, [r2, #4]
 8006598:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800659c:	68e1      	ldr	r1, [r4, #12]
 800659e:	430b      	orrs	r3, r1
 80065a0:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80065a2:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80065a4:	6822      	ldr	r2, [r4, #0]
 80065a6:	4b98      	ldr	r3, [pc, #608]	; (8006808 <UART_SetConfig+0x294>)
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d001      	beq.n	80065b0 <UART_SetConfig+0x3c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80065ac:	6a23      	ldr	r3, [r4, #32]
 80065ae:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80065b0:	6893      	ldr	r3, [r2, #8]
 80065b2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80065b6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80065ba:	430b      	orrs	r3, r1
 80065bc:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80065be:	6822      	ldr	r2, [r4, #0]
 80065c0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80065c2:	f023 030f 	bic.w	r3, r3, #15
 80065c6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80065c8:	430b      	orrs	r3, r1
 80065ca:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065cc:	6822      	ldr	r2, [r4, #0]
 80065ce:	4b8f      	ldr	r3, [pc, #572]	; (800680c <UART_SetConfig+0x298>)
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d023      	beq.n	800661c <UART_SetConfig+0xa8>
 80065d4:	4b8e      	ldr	r3, [pc, #568]	; (8006810 <UART_SetConfig+0x29c>)
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d034      	beq.n	8006644 <UART_SetConfig+0xd0>
 80065da:	4b8e      	ldr	r3, [pc, #568]	; (8006814 <UART_SetConfig+0x2a0>)
 80065dc:	429a      	cmp	r2, r3
 80065de:	d04a      	beq.n	8006676 <UART_SetConfig+0x102>
 80065e0:	4b8d      	ldr	r3, [pc, #564]	; (8006818 <UART_SetConfig+0x2a4>)
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d059      	beq.n	800669a <UART_SetConfig+0x126>
 80065e6:	4b88      	ldr	r3, [pc, #544]	; (8006808 <UART_SetConfig+0x294>)
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d068      	beq.n	80066be <UART_SetConfig+0x14a>
 80065ec:	2310      	movs	r3, #16

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80065ee:	4986      	ldr	r1, [pc, #536]	; (8006808 <UART_SetConfig+0x294>)
 80065f0:	428a      	cmp	r2, r1
 80065f2:	f000 8095 	beq.w	8006720 <UART_SetConfig+0x1ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065f6:	69e0      	ldr	r0, [r4, #28]
 80065f8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80065fc:	f000 80d4 	beq.w	80067a8 <UART_SetConfig+0x234>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006600:	2b08      	cmp	r3, #8
 8006602:	f200 8152 	bhi.w	80068aa <UART_SetConfig+0x336>
 8006606:	e8df f013 	tbh	[pc, r3, lsl #1]
 800660a:	0114      	.short	0x0114
 800660c:	01120137 	.word	0x01120137
 8006610:	013a0150 	.word	0x013a0150
 8006614:	01500150 	.word	0x01500150
 8006618:	013d0150 	.word	0x013d0150
  UART_GETCLOCKSOURCE(huart, clocksource);
 800661c:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8006620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006624:	f003 0303 	and.w	r3, r3, #3
 8006628:	2b03      	cmp	r3, #3
 800662a:	d809      	bhi.n	8006640 <UART_SetConfig+0xcc>
 800662c:	e8df f003 	tbb	[pc, r3]
 8006630:	065c0402 	.word	0x065c0402
 8006634:	2301      	movs	r3, #1
 8006636:	e7da      	b.n	80065ee <UART_SetConfig+0x7a>
 8006638:	2304      	movs	r3, #4
 800663a:	e7d8      	b.n	80065ee <UART_SetConfig+0x7a>
 800663c:	2308      	movs	r3, #8
 800663e:	e7d6      	b.n	80065ee <UART_SetConfig+0x7a>
 8006640:	2310      	movs	r3, #16
 8006642:	e7d4      	b.n	80065ee <UART_SetConfig+0x7a>
 8006644:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8006648:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800664c:	f003 030c 	and.w	r3, r3, #12
 8006650:	2b0c      	cmp	r3, #12
 8006652:	d80e      	bhi.n	8006672 <UART_SetConfig+0xfe>
 8006654:	e8df f003 	tbb	[pc, r3]
 8006658:	0d0d0d07 	.word	0x0d0d0d07
 800665c:	0d0d0d09 	.word	0x0d0d0d09
 8006660:	0d0d0d4a 	.word	0x0d0d0d4a
 8006664:	0b          	.byte	0x0b
 8006665:	00          	.byte	0x00
 8006666:	2300      	movs	r3, #0
 8006668:	e7c1      	b.n	80065ee <UART_SetConfig+0x7a>
 800666a:	2304      	movs	r3, #4
 800666c:	e7bf      	b.n	80065ee <UART_SetConfig+0x7a>
 800666e:	2308      	movs	r3, #8
 8006670:	e7bd      	b.n	80065ee <UART_SetConfig+0x7a>
 8006672:	2310      	movs	r3, #16
 8006674:	e7bb      	b.n	80065ee <UART_SetConfig+0x7a>
 8006676:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 800667a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800667e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006682:	2b20      	cmp	r3, #32
 8006684:	d034      	beq.n	80066f0 <UART_SetConfig+0x17c>
 8006686:	d804      	bhi.n	8006692 <UART_SetConfig+0x11e>
 8006688:	b3a3      	cbz	r3, 80066f4 <UART_SetConfig+0x180>
 800668a:	2b10      	cmp	r3, #16
 800668c:	d134      	bne.n	80066f8 <UART_SetConfig+0x184>
 800668e:	2304      	movs	r3, #4
 8006690:	e7ad      	b.n	80065ee <UART_SetConfig+0x7a>
 8006692:	2b30      	cmp	r3, #48	; 0x30
 8006694:	d132      	bne.n	80066fc <UART_SetConfig+0x188>
 8006696:	2308      	movs	r3, #8
 8006698:	e7a9      	b.n	80065ee <UART_SetConfig+0x7a>
 800669a:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 800669e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80066a6:	2b80      	cmp	r3, #128	; 0x80
 80066a8:	d02a      	beq.n	8006700 <UART_SetConfig+0x18c>
 80066aa:	d804      	bhi.n	80066b6 <UART_SetConfig+0x142>
 80066ac:	b353      	cbz	r3, 8006704 <UART_SetConfig+0x190>
 80066ae:	2b40      	cmp	r3, #64	; 0x40
 80066b0:	d12a      	bne.n	8006708 <UART_SetConfig+0x194>
 80066b2:	2304      	movs	r3, #4
 80066b4:	e79b      	b.n	80065ee <UART_SetConfig+0x7a>
 80066b6:	2bc0      	cmp	r3, #192	; 0xc0
 80066b8:	d128      	bne.n	800670c <UART_SetConfig+0x198>
 80066ba:	2308      	movs	r3, #8
 80066bc:	e797      	b.n	80065ee <UART_SetConfig+0x7a>
 80066be:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80066c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066c6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80066ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066ce:	d01f      	beq.n	8006710 <UART_SetConfig+0x19c>
 80066d0:	d805      	bhi.n	80066de <UART_SetConfig+0x16a>
 80066d2:	b1fb      	cbz	r3, 8006714 <UART_SetConfig+0x1a0>
 80066d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066d8:	d11e      	bne.n	8006718 <UART_SetConfig+0x1a4>
 80066da:	2304      	movs	r3, #4
 80066dc:	e787      	b.n	80065ee <UART_SetConfig+0x7a>
 80066de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80066e2:	d11b      	bne.n	800671c <UART_SetConfig+0x1a8>
 80066e4:	2308      	movs	r3, #8
 80066e6:	e782      	b.n	80065ee <UART_SetConfig+0x7a>
 80066e8:	2302      	movs	r3, #2
 80066ea:	e780      	b.n	80065ee <UART_SetConfig+0x7a>
 80066ec:	2302      	movs	r3, #2
 80066ee:	e77e      	b.n	80065ee <UART_SetConfig+0x7a>
 80066f0:	2302      	movs	r3, #2
 80066f2:	e77c      	b.n	80065ee <UART_SetConfig+0x7a>
 80066f4:	2300      	movs	r3, #0
 80066f6:	e77a      	b.n	80065ee <UART_SetConfig+0x7a>
 80066f8:	2310      	movs	r3, #16
 80066fa:	e778      	b.n	80065ee <UART_SetConfig+0x7a>
 80066fc:	2310      	movs	r3, #16
 80066fe:	e776      	b.n	80065ee <UART_SetConfig+0x7a>
 8006700:	2302      	movs	r3, #2
 8006702:	e774      	b.n	80065ee <UART_SetConfig+0x7a>
 8006704:	2300      	movs	r3, #0
 8006706:	e772      	b.n	80065ee <UART_SetConfig+0x7a>
 8006708:	2310      	movs	r3, #16
 800670a:	e770      	b.n	80065ee <UART_SetConfig+0x7a>
 800670c:	2310      	movs	r3, #16
 800670e:	e76e      	b.n	80065ee <UART_SetConfig+0x7a>
 8006710:	2302      	movs	r3, #2
 8006712:	e76c      	b.n	80065ee <UART_SetConfig+0x7a>
 8006714:	2300      	movs	r3, #0
 8006716:	e76a      	b.n	80065ee <UART_SetConfig+0x7a>
 8006718:	2310      	movs	r3, #16
 800671a:	e768      	b.n	80065ee <UART_SetConfig+0x7a>
 800671c:	2310      	movs	r3, #16
 800671e:	e766      	b.n	80065ee <UART_SetConfig+0x7a>
    switch (clocksource)
 8006720:	2b08      	cmp	r3, #8
 8006722:	f200 80b2 	bhi.w	800688a <UART_SetConfig+0x316>
 8006726:	e8df f003 	tbb	[pc, r3]
 800672a:	b008      	.short	0xb008
 800672c:	b03ab03d 	.word	0xb03ab03d
 8006730:	b0b0      	.short	0xb0b0
 8006732:	05          	.byte	0x05
 8006733:	00          	.byte	0x00
  if (UART_INSTANCE_LOWPOWER(huart))
 8006734:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006738:	e004      	b.n	8006744 <UART_SetConfig+0x1d0>
        pclk = HAL_RCC_GetPCLK1Freq();
 800673a:	f7ff fbed 	bl	8005f18 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800673e:	2800      	cmp	r0, #0
 8006740:	f000 80a5 	beq.w	800688e <UART_SetConfig+0x31a>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006744:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006746:	4b35      	ldr	r3, [pc, #212]	; (800681c <UART_SetConfig+0x2a8>)
 8006748:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800674c:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006750:	6865      	ldr	r5, [r4, #4]
 8006752:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8006756:	4299      	cmp	r1, r3
 8006758:	f200 809b 	bhi.w	8006892 <UART_SetConfig+0x31e>
 800675c:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8006760:	f200 8099 	bhi.w	8006896 <UART_SetConfig+0x322>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006764:	f04f 0800 	mov.w	r8, #0
 8006768:	b292      	uxth	r2, r2
 800676a:	2300      	movs	r3, #0
 800676c:	4641      	mov	r1, r8
 800676e:	f7fa fa63 	bl	8000c38 <__aeabi_uldivmod>
 8006772:	020f      	lsls	r7, r1, #8
 8006774:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8006778:	0206      	lsls	r6, r0, #8
 800677a:	0868      	lsrs	r0, r5, #1
 800677c:	462a      	mov	r2, r5
 800677e:	4643      	mov	r3, r8
 8006780:	1830      	adds	r0, r6, r0
 8006782:	f147 0100 	adc.w	r1, r7, #0
 8006786:	f7fa fa57 	bl	8000c38 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800678a:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800678e:	4b24      	ldr	r3, [pc, #144]	; (8006820 <UART_SetConfig+0x2ac>)
 8006790:	429a      	cmp	r2, r3
 8006792:	f200 8082 	bhi.w	800689a <UART_SetConfig+0x326>
          huart->Instance->BRR = usartdiv;
 8006796:	6823      	ldr	r3, [r4, #0]
 8006798:	60d8      	str	r0, [r3, #12]
 800679a:	4640      	mov	r0, r8
 800679c:	e062      	b.n	8006864 <UART_SetConfig+0x2f0>
        pclk = HAL_RCC_GetSysClockFreq();
 800679e:	f7ff fa75 	bl	8005c8c <HAL_RCC_GetSysClockFreq>
        break;
 80067a2:	e7cc      	b.n	800673e <UART_SetConfig+0x1ca>
        pclk = (uint32_t) HSI_VALUE;
 80067a4:	481f      	ldr	r0, [pc, #124]	; (8006824 <UART_SetConfig+0x2b0>)
 80067a6:	e7cd      	b.n	8006744 <UART_SetConfig+0x1d0>
    switch (clocksource)
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	d878      	bhi.n	800689e <UART_SetConfig+0x32a>
 80067ac:	e8df f003 	tbb	[pc, r3]
 80067b0:	77052707 	.word	0x77052707
 80067b4:	7777773c 	.word	0x7777773c
 80067b8:	0b          	.byte	0x0b
 80067b9:	00          	.byte	0x00
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067ba:	481a      	ldr	r0, [pc, #104]	; (8006824 <UART_SetConfig+0x2b0>)
 80067bc:	e003      	b.n	80067c6 <UART_SetConfig+0x252>
        pclk = HAL_RCC_GetPCLK1Freq();
 80067be:	f7ff fbab 	bl	8005f18 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80067c2:	2800      	cmp	r0, #0
 80067c4:	d06d      	beq.n	80068a2 <UART_SetConfig+0x32e>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80067c8:	4b14      	ldr	r3, [pc, #80]	; (800681c <UART_SetConfig+0x2a8>)
 80067ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80067ce:	fbb0 f0f3 	udiv	r0, r0, r3
 80067d2:	6862      	ldr	r2, [r4, #4]
 80067d4:	0853      	lsrs	r3, r2, #1
 80067d6:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80067da:	fbb0 f0f2 	udiv	r0, r0, r2
 80067de:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067e0:	f1a0 0210 	sub.w	r2, r0, #16
 80067e4:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d85c      	bhi.n	80068a6 <UART_SetConfig+0x332>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80067ec:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80067f0:	f3c0 0042 	ubfx	r0, r0, #1, #3
 80067f4:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 80067f6:	6823      	ldr	r3, [r4, #0]
 80067f8:	60d8      	str	r0, [r3, #12]
 80067fa:	2000      	movs	r0, #0
 80067fc:	e032      	b.n	8006864 <UART_SetConfig+0x2f0>
        pclk = HAL_RCC_GetPCLK2Freq();
 80067fe:	f7ff fb9d 	bl	8005f3c <HAL_RCC_GetPCLK2Freq>
        break;
 8006802:	e7de      	b.n	80067c2 <UART_SetConfig+0x24e>
 8006804:	cfff69f3 	.word	0xcfff69f3
 8006808:	40008000 	.word	0x40008000
 800680c:	40013800 	.word	0x40013800
 8006810:	40004400 	.word	0x40004400
 8006814:	40004800 	.word	0x40004800
 8006818:	40004c00 	.word	0x40004c00
 800681c:	0800b028 	.word	0x0800b028
 8006820:	000ffcff 	.word	0x000ffcff
 8006824:	00f42400 	.word	0x00f42400
        pclk = HAL_RCC_GetSysClockFreq();
 8006828:	f7ff fa30 	bl	8005c8c <HAL_RCC_GetSysClockFreq>
        break;
 800682c:	e7c9      	b.n	80067c2 <UART_SetConfig+0x24e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800682e:	4822      	ldr	r0, [pc, #136]	; (80068b8 <UART_SetConfig+0x344>)
 8006830:	e003      	b.n	800683a <UART_SetConfig+0x2c6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006832:	f7ff fb71 	bl	8005f18 <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 8006836:	2800      	cmp	r0, #0
 8006838:	d039      	beq.n	80068ae <UART_SetConfig+0x33a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800683a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800683c:	4b1f      	ldr	r3, [pc, #124]	; (80068bc <UART_SetConfig+0x348>)
 800683e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006842:	fbb0 f0f3 	udiv	r0, r0, r3
 8006846:	6863      	ldr	r3, [r4, #4]
 8006848:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800684c:	fbb0 f0f3 	udiv	r0, r0, r3
 8006850:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006852:	f1a0 0210 	sub.w	r2, r0, #16
 8006856:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800685a:	429a      	cmp	r2, r3
 800685c:	d829      	bhi.n	80068b2 <UART_SetConfig+0x33e>
      {
        huart->Instance->BRR = usartdiv;
 800685e:	6823      	ldr	r3, [r4, #0]
 8006860:	60d8      	str	r0, [r3, #12]
 8006862:	2000      	movs	r0, #0
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006864:	2301      	movs	r3, #1
 8006866:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800686a:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800686e:	2300      	movs	r3, #0
 8006870:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 8006872:	6763      	str	r3, [r4, #116]	; 0x74

  return ret;
}
 8006874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8006878:	f7ff fb60 	bl	8005f3c <HAL_RCC_GetPCLK2Freq>
        break;
 800687c:	e7db      	b.n	8006836 <UART_SetConfig+0x2c2>
        pclk = HAL_RCC_GetSysClockFreq();
 800687e:	f7ff fa05 	bl	8005c8c <HAL_RCC_GetSysClockFreq>
        break;
 8006882:	e7d8      	b.n	8006836 <UART_SetConfig+0x2c2>
        pclk = (uint32_t) LSE_VALUE;
 8006884:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006888:	e7d7      	b.n	800683a <UART_SetConfig+0x2c6>
  if (UART_INSTANCE_LOWPOWER(huart))
 800688a:	2001      	movs	r0, #1
 800688c:	e7ea      	b.n	8006864 <UART_SetConfig+0x2f0>
 800688e:	2000      	movs	r0, #0
 8006890:	e7e8      	b.n	8006864 <UART_SetConfig+0x2f0>
        ret = HAL_ERROR;
 8006892:	2001      	movs	r0, #1
 8006894:	e7e6      	b.n	8006864 <UART_SetConfig+0x2f0>
 8006896:	2001      	movs	r0, #1
 8006898:	e7e4      	b.n	8006864 <UART_SetConfig+0x2f0>
          ret = HAL_ERROR;
 800689a:	2001      	movs	r0, #1
 800689c:	e7e2      	b.n	8006864 <UART_SetConfig+0x2f0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800689e:	2001      	movs	r0, #1
 80068a0:	e7e0      	b.n	8006864 <UART_SetConfig+0x2f0>
 80068a2:	2000      	movs	r0, #0
 80068a4:	e7de      	b.n	8006864 <UART_SetConfig+0x2f0>
        ret = HAL_ERROR;
 80068a6:	2001      	movs	r0, #1
 80068a8:	e7dc      	b.n	8006864 <UART_SetConfig+0x2f0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068aa:	2001      	movs	r0, #1
 80068ac:	e7da      	b.n	8006864 <UART_SetConfig+0x2f0>
 80068ae:	2000      	movs	r0, #0
 80068b0:	e7d8      	b.n	8006864 <UART_SetConfig+0x2f0>
        ret = HAL_ERROR;
 80068b2:	2001      	movs	r0, #1
 80068b4:	e7d6      	b.n	8006864 <UART_SetConfig+0x2f0>
 80068b6:	bf00      	nop
 80068b8:	00f42400 	.word	0x00f42400
 80068bc:	0800b028 	.word	0x0800b028

080068c0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80068c0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80068c2:	f013 0f01 	tst.w	r3, #1
 80068c6:	d006      	beq.n	80068d6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80068c8:	6802      	ldr	r2, [r0, #0]
 80068ca:	6853      	ldr	r3, [r2, #4]
 80068cc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80068d0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80068d2:	430b      	orrs	r3, r1
 80068d4:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80068d6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80068d8:	f013 0f02 	tst.w	r3, #2
 80068dc:	d006      	beq.n	80068ec <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80068de:	6802      	ldr	r2, [r0, #0]
 80068e0:	6853      	ldr	r3, [r2, #4]
 80068e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068e6:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80068e8:	430b      	orrs	r3, r1
 80068ea:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80068ec:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80068ee:	f013 0f04 	tst.w	r3, #4
 80068f2:	d006      	beq.n	8006902 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80068f4:	6802      	ldr	r2, [r0, #0]
 80068f6:	6853      	ldr	r3, [r2, #4]
 80068f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068fc:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80068fe:	430b      	orrs	r3, r1
 8006900:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006902:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006904:	f013 0f08 	tst.w	r3, #8
 8006908:	d006      	beq.n	8006918 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800690a:	6802      	ldr	r2, [r0, #0]
 800690c:	6853      	ldr	r3, [r2, #4]
 800690e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006912:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8006914:	430b      	orrs	r3, r1
 8006916:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006918:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800691a:	f013 0f10 	tst.w	r3, #16
 800691e:	d006      	beq.n	800692e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006920:	6802      	ldr	r2, [r0, #0]
 8006922:	6893      	ldr	r3, [r2, #8]
 8006924:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006928:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800692a:	430b      	orrs	r3, r1
 800692c:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800692e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006930:	f013 0f20 	tst.w	r3, #32
 8006934:	d006      	beq.n	8006944 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006936:	6802      	ldr	r2, [r0, #0]
 8006938:	6893      	ldr	r3, [r2, #8]
 800693a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800693e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8006940:	430b      	orrs	r3, r1
 8006942:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006944:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006946:	f013 0f40 	tst.w	r3, #64	; 0x40
 800694a:	d00a      	beq.n	8006962 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800694c:	6802      	ldr	r2, [r0, #0]
 800694e:	6853      	ldr	r3, [r2, #4]
 8006950:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006954:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8006956:	430b      	orrs	r3, r1
 8006958:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800695a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800695c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006960:	d00b      	beq.n	800697a <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006962:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006964:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006968:	d006      	beq.n	8006978 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800696a:	6802      	ldr	r2, [r0, #0]
 800696c:	6853      	ldr	r3, [r2, #4]
 800696e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006972:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006974:	430b      	orrs	r3, r1
 8006976:	6053      	str	r3, [r2, #4]
  }
}
 8006978:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800697a:	6802      	ldr	r2, [r0, #0]
 800697c:	6853      	ldr	r3, [r2, #4]
 800697e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006982:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006984:	430b      	orrs	r3, r1
 8006986:	6053      	str	r3, [r2, #4]
 8006988:	e7eb      	b.n	8006962 <UART_AdvFeatureConfig+0xa2>

0800698a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800698a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800698e:	4605      	mov	r5, r0
 8006990:	460f      	mov	r7, r1
 8006992:	4616      	mov	r6, r2
 8006994:	4699      	mov	r9, r3
 8006996:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800699a:	682c      	ldr	r4, [r5, #0]
 800699c:	69e4      	ldr	r4, [r4, #28]
 800699e:	ea37 0304 	bics.w	r3, r7, r4
 80069a2:	bf0c      	ite	eq
 80069a4:	2401      	moveq	r4, #1
 80069a6:	2400      	movne	r4, #0
 80069a8:	42b4      	cmp	r4, r6
 80069aa:	d141      	bne.n	8006a30 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069ac:	f1b8 3fff 	cmp.w	r8, #4294967295
 80069b0:	d0f3      	beq.n	800699a <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069b2:	f7fe f8f3 	bl	8004b9c <HAL_GetTick>
 80069b6:	eba0 0009 	sub.w	r0, r0, r9
 80069ba:	4540      	cmp	r0, r8
 80069bc:	d824      	bhi.n	8006a08 <UART_WaitOnFlagUntilTimeout+0x7e>
 80069be:	f1b8 0f00 	cmp.w	r8, #0
 80069c2:	d021      	beq.n	8006a08 <UART_WaitOnFlagUntilTimeout+0x7e>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80069c4:	682b      	ldr	r3, [r5, #0]
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	f012 0f04 	tst.w	r2, #4
 80069cc:	d0e5      	beq.n	800699a <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069ce:	69da      	ldr	r2, [r3, #28]
 80069d0:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80069d4:	d0e1      	beq.n	800699a <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80069da:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80069dc:	682a      	ldr	r2, [r5, #0]
 80069de:	6813      	ldr	r3, [r2, #0]
 80069e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80069e4:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069e6:	682a      	ldr	r2, [r5, #0]
 80069e8:	6893      	ldr	r3, [r2, #8]
 80069ea:	f023 0301 	bic.w	r3, r3, #1
 80069ee:	6093      	str	r3, [r2, #8]

          huart->gState = HAL_UART_STATE_READY;
 80069f0:	2320      	movs	r3, #32
 80069f2:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80069f6:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069fa:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069fe:	2300      	movs	r3, #0
 8006a00:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80

          return HAL_TIMEOUT;
 8006a04:	2003      	movs	r0, #3
 8006a06:	e014      	b.n	8006a32 <UART_WaitOnFlagUntilTimeout+0xa8>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006a08:	682a      	ldr	r2, [r5, #0]
 8006a0a:	6813      	ldr	r3, [r2, #0]
 8006a0c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006a10:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a12:	682a      	ldr	r2, [r5, #0]
 8006a14:	6893      	ldr	r3, [r2, #8]
 8006a16:	f023 0301 	bic.w	r3, r3, #1
 8006a1a:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8006a1c:	2320      	movs	r3, #32
 8006a1e:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006a22:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        __HAL_UNLOCK(huart);
 8006a26:	2300      	movs	r3, #0
 8006a28:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
        return HAL_TIMEOUT;
 8006a2c:	2003      	movs	r0, #3
 8006a2e:	e000      	b.n	8006a32 <UART_WaitOnFlagUntilTimeout+0xa8>
        }
      }
    }
  }
  return HAL_OK;
 8006a30:	2000      	movs	r0, #0
}
 8006a32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006a36 <HAL_UART_Transmit>:
{
 8006a36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8006a3e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8006a42:	2b20      	cmp	r3, #32
 8006a44:	d158      	bne.n	8006af8 <HAL_UART_Transmit+0xc2>
 8006a46:	4604      	mov	r4, r0
 8006a48:	460d      	mov	r5, r1
 8006a4a:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8006a4c:	2900      	cmp	r1, #0
 8006a4e:	d057      	beq.n	8006b00 <HAL_UART_Transmit+0xca>
 8006a50:	2a00      	cmp	r2, #0
 8006a52:	d057      	beq.n	8006b04 <HAL_UART_Transmit+0xce>
    __HAL_LOCK(huart);
 8006a54:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d055      	beq.n	8006b08 <HAL_UART_Transmit+0xd2>
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a62:	2300      	movs	r3, #0
 8006a64:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a68:	2321      	movs	r3, #33	; 0x21
 8006a6a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    tickstart = HAL_GetTick();
 8006a6e:	f7fe f895 	bl	8004b9c <HAL_GetTick>
 8006a72:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8006a74:	f8a4 8054 	strh.w	r8, [r4, #84]	; 0x54
    huart->TxXferCount = Size;
 8006a78:	f8a4 8056 	strh.w	r8, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a7c:	68a3      	ldr	r3, [r4, #8]
 8006a7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a82:	d005      	beq.n	8006a90 <HAL_UART_Transmit+0x5a>
      pdata16bits = NULL;
 8006a84:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 8006a88:	2300      	movs	r3, #0
 8006a8a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 8006a8e:	e014      	b.n	8006aba <HAL_UART_Transmit+0x84>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a90:	6923      	ldr	r3, [r4, #16]
 8006a92:	b113      	cbz	r3, 8006a9a <HAL_UART_Transmit+0x64>
      pdata16bits = NULL;
 8006a94:	f04f 0800 	mov.w	r8, #0
 8006a98:	e7f6      	b.n	8006a88 <HAL_UART_Transmit+0x52>
      pdata16bits = (uint16_t *) pData;
 8006a9a:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8006a9c:	2500      	movs	r5, #0
 8006a9e:	e7f3      	b.n	8006a88 <HAL_UART_Transmit+0x52>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006aa0:	f838 3b02 	ldrh.w	r3, [r8], #2
 8006aa4:	6822      	ldr	r2, [r4, #0]
 8006aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aaa:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8006aac:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
 8006ab0:	b292      	uxth	r2, r2
 8006ab2:	3a01      	subs	r2, #1
 8006ab4:	b292      	uxth	r2, r2
 8006ab6:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006aba:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	b173      	cbz	r3, 8006ae0 <HAL_UART_Transmit+0xaa>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ac2:	9600      	str	r6, [sp, #0]
 8006ac4:	463b      	mov	r3, r7
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	2180      	movs	r1, #128	; 0x80
 8006aca:	4620      	mov	r0, r4
 8006acc:	f7ff ff5d 	bl	800698a <UART_WaitOnFlagUntilTimeout>
 8006ad0:	b9e0      	cbnz	r0, 8006b0c <HAL_UART_Transmit+0xd6>
      if (pdata8bits == NULL)
 8006ad2:	2d00      	cmp	r5, #0
 8006ad4:	d0e4      	beq.n	8006aa0 <HAL_UART_Transmit+0x6a>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ad6:	f815 2b01 	ldrb.w	r2, [r5], #1
 8006ada:	6823      	ldr	r3, [r4, #0]
 8006adc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006ade:	e7e5      	b.n	8006aac <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ae0:	9600      	str	r6, [sp, #0]
 8006ae2:	463b      	mov	r3, r7
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	2140      	movs	r1, #64	; 0x40
 8006ae8:	4620      	mov	r0, r4
 8006aea:	f7ff ff4e 	bl	800698a <UART_WaitOnFlagUntilTimeout>
 8006aee:	b978      	cbnz	r0, 8006b10 <HAL_UART_Transmit+0xda>
    huart->gState = HAL_UART_STATE_READY;
 8006af0:	2320      	movs	r3, #32
 8006af2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    return HAL_OK;
 8006af6:	e000      	b.n	8006afa <HAL_UART_Transmit+0xc4>
    return HAL_BUSY;
 8006af8:	2002      	movs	r0, #2
}
 8006afa:	b002      	add	sp, #8
 8006afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8006b00:	2001      	movs	r0, #1
 8006b02:	e7fa      	b.n	8006afa <HAL_UART_Transmit+0xc4>
 8006b04:	2001      	movs	r0, #1
 8006b06:	e7f8      	b.n	8006afa <HAL_UART_Transmit+0xc4>
    __HAL_LOCK(huart);
 8006b08:	2002      	movs	r0, #2
 8006b0a:	e7f6      	b.n	8006afa <HAL_UART_Transmit+0xc4>
        return HAL_TIMEOUT;
 8006b0c:	2003      	movs	r0, #3
 8006b0e:	e7f4      	b.n	8006afa <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 8006b10:	2003      	movs	r0, #3
 8006b12:	e7f2      	b.n	8006afa <HAL_UART_Transmit+0xc4>

08006b14 <UART_CheckIdleState>:
{
 8006b14:	b530      	push	{r4, r5, lr}
 8006b16:	b083      	sub	sp, #12
 8006b18:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8006b20:	f7fe f83c 	bl	8004b9c <HAL_GetTick>
 8006b24:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b26:	6823      	ldr	r3, [r4, #0]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f013 0f08 	tst.w	r3, #8
 8006b2e:	d10f      	bne.n	8006b50 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b30:	6823      	ldr	r3, [r4, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f013 0f04 	tst.w	r3, #4
 8006b38:	d118      	bne.n	8006b6c <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8006b3a:	2320      	movs	r3, #32
 8006b3c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006b40:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b44:	2000      	movs	r0, #0
 8006b46:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 8006b48:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006b4c:	b003      	add	sp, #12
 8006b4e:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b54:	9300      	str	r3, [sp, #0]
 8006b56:	4603      	mov	r3, r0
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006b5e:	4620      	mov	r0, r4
 8006b60:	f7ff ff13 	bl	800698a <UART_WaitOnFlagUntilTimeout>
 8006b64:	2800      	cmp	r0, #0
 8006b66:	d0e3      	beq.n	8006b30 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8006b68:	2003      	movs	r0, #3
 8006b6a:	e7ef      	b.n	8006b4c <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b6c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	462b      	mov	r3, r5
 8006b74:	2200      	movs	r2, #0
 8006b76:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006b7a:	4620      	mov	r0, r4
 8006b7c:	f7ff ff05 	bl	800698a <UART_WaitOnFlagUntilTimeout>
 8006b80:	2800      	cmp	r0, #0
 8006b82:	d0da      	beq.n	8006b3a <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8006b84:	2003      	movs	r0, #3
 8006b86:	e7e1      	b.n	8006b4c <UART_CheckIdleState+0x38>

08006b88 <HAL_UART_Init>:
  if (huart == NULL)
 8006b88:	b378      	cbz	r0, 8006bea <HAL_UART_Init+0x62>
{
 8006b8a:	b510      	push	{r4, lr}
 8006b8c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006b8e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8006b92:	b30b      	cbz	r3, 8006bd8 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8006b94:	2324      	movs	r3, #36	; 0x24
 8006b96:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8006b9a:	6822      	ldr	r2, [r4, #0]
 8006b9c:	6813      	ldr	r3, [r2, #0]
 8006b9e:	f023 0301 	bic.w	r3, r3, #1
 8006ba2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ba4:	4620      	mov	r0, r4
 8006ba6:	f7ff fce5 	bl	8006574 <UART_SetConfig>
 8006baa:	2801      	cmp	r0, #1
 8006bac:	d013      	beq.n	8006bd6 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006bae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006bb0:	b9bb      	cbnz	r3, 8006be2 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bb2:	6822      	ldr	r2, [r4, #0]
 8006bb4:	6853      	ldr	r3, [r2, #4]
 8006bb6:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006bba:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bbc:	6822      	ldr	r2, [r4, #0]
 8006bbe:	6893      	ldr	r3, [r2, #8]
 8006bc0:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8006bc4:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006bc6:	6822      	ldr	r2, [r4, #0]
 8006bc8:	6813      	ldr	r3, [r2, #0]
 8006bca:	f043 0301 	orr.w	r3, r3, #1
 8006bce:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8006bd0:	4620      	mov	r0, r4
 8006bd2:	f7ff ff9f 	bl	8006b14 <UART_CheckIdleState>
}
 8006bd6:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006bd8:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8006bdc:	f7fa fd5c 	bl	8001698 <HAL_UART_MspInit>
 8006be0:	e7d8      	b.n	8006b94 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8006be2:	4620      	mov	r0, r4
 8006be4:	f7ff fe6c 	bl	80068c0 <UART_AdvFeatureConfig>
 8006be8:	e7e3      	b.n	8006bb2 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8006bea:	2001      	movs	r0, #1
}
 8006bec:	4770      	bx	lr
	...

08006bf0 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006bf0:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006bf2:	b92b      	cbnz	r3, 8006c00 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006bfa:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8006bfe:	4770      	bx	lr
{
 8006c00:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c02:	6803      	ldr	r3, [r0, #0]
 8006c04:	689a      	ldr	r2, [r3, #8]
 8006c06:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006c0a:	6899      	ldr	r1, [r3, #8]
 8006c0c:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c0e:	4d09      	ldr	r5, [pc, #36]	; (8006c34 <UARTEx_SetNbDataToProcess+0x44>)
 8006c10:	5c6b      	ldrb	r3, [r5, r1]
 8006c12:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006c14:	4c08      	ldr	r4, [pc, #32]	; (8006c38 <UARTEx_SetNbDataToProcess+0x48>)
 8006c16:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c18:	fb93 f3f1 	sdiv	r3, r3, r1
 8006c1c:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c20:	5cab      	ldrb	r3, [r5, r2]
 8006c22:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006c24:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c26:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c2a:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8006c2e:	bc30      	pop	{r4, r5}
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	0800b048 	.word	0x0800b048
 8006c38:	0800b040 	.word	0x0800b040

08006c3c <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8006c3c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d018      	beq.n	8006c76 <HAL_UARTEx_DisableFifoMode+0x3a>
 8006c44:	2301      	movs	r3, #1
 8006c46:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8006c4a:	2324      	movs	r3, #36	; 0x24
 8006c4c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c50:	6803      	ldr	r3, [r0, #0]
 8006c52:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006c54:	6819      	ldr	r1, [r3, #0]
 8006c56:	f021 0101 	bic.w	r1, r1, #1
 8006c5a:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006c5c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006c60:	2300      	movs	r3, #0
 8006c62:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c64:	6801      	ldr	r1, [r0, #0]
 8006c66:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006c68:	2220      	movs	r2, #32
 8006c6a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8006c6e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  return HAL_OK;
 8006c72:	4618      	mov	r0, r3
 8006c74:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006c76:	2002      	movs	r0, #2
}
 8006c78:	4770      	bx	lr

08006c7a <HAL_UARTEx_SetTxFifoThreshold>:
{
 8006c7a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006c7c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d01d      	beq.n	8006cc0 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8006c84:	4604      	mov	r4, r0
 8006c86:	2301      	movs	r3, #1
 8006c88:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8006c8c:	2324      	movs	r3, #36	; 0x24
 8006c8e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c92:	6803      	ldr	r3, [r0, #0]
 8006c94:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	f022 0201 	bic.w	r2, r2, #1
 8006c9c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006c9e:	6802      	ldr	r2, [r0, #0]
 8006ca0:	6893      	ldr	r3, [r2, #8]
 8006ca2:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8006ca6:	4319      	orrs	r1, r3
 8006ca8:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006caa:	f7ff ffa1 	bl	8006bf0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cae:	6823      	ldr	r3, [r4, #0]
 8006cb0:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006cb2:	2320      	movs	r3, #32
 8006cb4:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8006cb8:	2000      	movs	r0, #0
 8006cba:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006cbe:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006cc0:	2002      	movs	r0, #2
 8006cc2:	e7fc      	b.n	8006cbe <HAL_UARTEx_SetTxFifoThreshold+0x44>

08006cc4 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8006cc4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006cc6:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d01d      	beq.n	8006d0a <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8006cce:	4604      	mov	r4, r0
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8006cd6:	2324      	movs	r3, #36	; 0x24
 8006cd8:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006cdc:	6803      	ldr	r3, [r0, #0]
 8006cde:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	f022 0201 	bic.w	r2, r2, #1
 8006ce6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006ce8:	6802      	ldr	r2, [r0, #0]
 8006cea:	6893      	ldr	r3, [r2, #8]
 8006cec:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8006cf0:	4319      	orrs	r1, r3
 8006cf2:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006cf4:	f7ff ff7c 	bl	8006bf0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cf8:	6823      	ldr	r3, [r4, #0]
 8006cfa:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006cfc:	2320      	movs	r3, #32
 8006cfe:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8006d02:	2000      	movs	r0, #0
 8006d04:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006d08:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006d0a:	2002      	movs	r0, #2
 8006d0c:	e7fc      	b.n	8006d08 <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

08006d10 <__errno>:
 8006d10:	4b01      	ldr	r3, [pc, #4]	; (8006d18 <__errno+0x8>)
 8006d12:	6818      	ldr	r0, [r3, #0]
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	20001d9c 	.word	0x20001d9c

08006d1c <__libc_init_array>:
 8006d1c:	b570      	push	{r4, r5, r6, lr}
 8006d1e:	4d0d      	ldr	r5, [pc, #52]	; (8006d54 <__libc_init_array+0x38>)
 8006d20:	4c0d      	ldr	r4, [pc, #52]	; (8006d58 <__libc_init_array+0x3c>)
 8006d22:	1b64      	subs	r4, r4, r5
 8006d24:	10a4      	asrs	r4, r4, #2
 8006d26:	2600      	movs	r6, #0
 8006d28:	42a6      	cmp	r6, r4
 8006d2a:	d109      	bne.n	8006d40 <__libc_init_array+0x24>
 8006d2c:	4d0b      	ldr	r5, [pc, #44]	; (8006d5c <__libc_init_array+0x40>)
 8006d2e:	4c0c      	ldr	r4, [pc, #48]	; (8006d60 <__libc_init_array+0x44>)
 8006d30:	f003 fdac 	bl	800a88c <_init>
 8006d34:	1b64      	subs	r4, r4, r5
 8006d36:	10a4      	asrs	r4, r4, #2
 8006d38:	2600      	movs	r6, #0
 8006d3a:	42a6      	cmp	r6, r4
 8006d3c:	d105      	bne.n	8006d4a <__libc_init_array+0x2e>
 8006d3e:	bd70      	pop	{r4, r5, r6, pc}
 8006d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d44:	4798      	blx	r3
 8006d46:	3601      	adds	r6, #1
 8006d48:	e7ee      	b.n	8006d28 <__libc_init_array+0xc>
 8006d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d4e:	4798      	blx	r3
 8006d50:	3601      	adds	r6, #1
 8006d52:	e7f2      	b.n	8006d3a <__libc_init_array+0x1e>
 8006d54:	0800b480 	.word	0x0800b480
 8006d58:	0800b480 	.word	0x0800b480
 8006d5c:	0800b480 	.word	0x0800b480
 8006d60:	0800b484 	.word	0x0800b484

08006d64 <malloc>:
 8006d64:	4b02      	ldr	r3, [pc, #8]	; (8006d70 <malloc+0xc>)
 8006d66:	4601      	mov	r1, r0
 8006d68:	6818      	ldr	r0, [r3, #0]
 8006d6a:	f000 b869 	b.w	8006e40 <_malloc_r>
 8006d6e:	bf00      	nop
 8006d70:	20001d9c 	.word	0x20001d9c

08006d74 <memcpy>:
 8006d74:	440a      	add	r2, r1
 8006d76:	4291      	cmp	r1, r2
 8006d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d7c:	d100      	bne.n	8006d80 <memcpy+0xc>
 8006d7e:	4770      	bx	lr
 8006d80:	b510      	push	{r4, lr}
 8006d82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d8a:	4291      	cmp	r1, r2
 8006d8c:	d1f9      	bne.n	8006d82 <memcpy+0xe>
 8006d8e:	bd10      	pop	{r4, pc}

08006d90 <memset>:
 8006d90:	4402      	add	r2, r0
 8006d92:	4603      	mov	r3, r0
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d100      	bne.n	8006d9a <memset+0xa>
 8006d98:	4770      	bx	lr
 8006d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8006d9e:	e7f9      	b.n	8006d94 <memset+0x4>

08006da0 <_free_r>:
 8006da0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006da2:	2900      	cmp	r1, #0
 8006da4:	d048      	beq.n	8006e38 <_free_r+0x98>
 8006da6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006daa:	9001      	str	r0, [sp, #4]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f1a1 0404 	sub.w	r4, r1, #4
 8006db2:	bfb8      	it	lt
 8006db4:	18e4      	addlt	r4, r4, r3
 8006db6:	f001 feff 	bl	8008bb8 <__malloc_lock>
 8006dba:	4a20      	ldr	r2, [pc, #128]	; (8006e3c <_free_r+0x9c>)
 8006dbc:	9801      	ldr	r0, [sp, #4]
 8006dbe:	6813      	ldr	r3, [r2, #0]
 8006dc0:	4615      	mov	r5, r2
 8006dc2:	b933      	cbnz	r3, 8006dd2 <_free_r+0x32>
 8006dc4:	6063      	str	r3, [r4, #4]
 8006dc6:	6014      	str	r4, [r2, #0]
 8006dc8:	b003      	add	sp, #12
 8006dca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006dce:	f001 bef9 	b.w	8008bc4 <__malloc_unlock>
 8006dd2:	42a3      	cmp	r3, r4
 8006dd4:	d90b      	bls.n	8006dee <_free_r+0x4e>
 8006dd6:	6821      	ldr	r1, [r4, #0]
 8006dd8:	1862      	adds	r2, r4, r1
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	bf04      	itt	eq
 8006dde:	681a      	ldreq	r2, [r3, #0]
 8006de0:	685b      	ldreq	r3, [r3, #4]
 8006de2:	6063      	str	r3, [r4, #4]
 8006de4:	bf04      	itt	eq
 8006de6:	1852      	addeq	r2, r2, r1
 8006de8:	6022      	streq	r2, [r4, #0]
 8006dea:	602c      	str	r4, [r5, #0]
 8006dec:	e7ec      	b.n	8006dc8 <_free_r+0x28>
 8006dee:	461a      	mov	r2, r3
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	b10b      	cbz	r3, 8006df8 <_free_r+0x58>
 8006df4:	42a3      	cmp	r3, r4
 8006df6:	d9fa      	bls.n	8006dee <_free_r+0x4e>
 8006df8:	6811      	ldr	r1, [r2, #0]
 8006dfa:	1855      	adds	r5, r2, r1
 8006dfc:	42a5      	cmp	r5, r4
 8006dfe:	d10b      	bne.n	8006e18 <_free_r+0x78>
 8006e00:	6824      	ldr	r4, [r4, #0]
 8006e02:	4421      	add	r1, r4
 8006e04:	1854      	adds	r4, r2, r1
 8006e06:	42a3      	cmp	r3, r4
 8006e08:	6011      	str	r1, [r2, #0]
 8006e0a:	d1dd      	bne.n	8006dc8 <_free_r+0x28>
 8006e0c:	681c      	ldr	r4, [r3, #0]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	6053      	str	r3, [r2, #4]
 8006e12:	4421      	add	r1, r4
 8006e14:	6011      	str	r1, [r2, #0]
 8006e16:	e7d7      	b.n	8006dc8 <_free_r+0x28>
 8006e18:	d902      	bls.n	8006e20 <_free_r+0x80>
 8006e1a:	230c      	movs	r3, #12
 8006e1c:	6003      	str	r3, [r0, #0]
 8006e1e:	e7d3      	b.n	8006dc8 <_free_r+0x28>
 8006e20:	6825      	ldr	r5, [r4, #0]
 8006e22:	1961      	adds	r1, r4, r5
 8006e24:	428b      	cmp	r3, r1
 8006e26:	bf04      	itt	eq
 8006e28:	6819      	ldreq	r1, [r3, #0]
 8006e2a:	685b      	ldreq	r3, [r3, #4]
 8006e2c:	6063      	str	r3, [r4, #4]
 8006e2e:	bf04      	itt	eq
 8006e30:	1949      	addeq	r1, r1, r5
 8006e32:	6021      	streq	r1, [r4, #0]
 8006e34:	6054      	str	r4, [r2, #4]
 8006e36:	e7c7      	b.n	8006dc8 <_free_r+0x28>
 8006e38:	b003      	add	sp, #12
 8006e3a:	bd30      	pop	{r4, r5, pc}
 8006e3c:	200044b0 	.word	0x200044b0

08006e40 <_malloc_r>:
 8006e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e42:	1ccd      	adds	r5, r1, #3
 8006e44:	f025 0503 	bic.w	r5, r5, #3
 8006e48:	3508      	adds	r5, #8
 8006e4a:	2d0c      	cmp	r5, #12
 8006e4c:	bf38      	it	cc
 8006e4e:	250c      	movcc	r5, #12
 8006e50:	2d00      	cmp	r5, #0
 8006e52:	4606      	mov	r6, r0
 8006e54:	db01      	blt.n	8006e5a <_malloc_r+0x1a>
 8006e56:	42a9      	cmp	r1, r5
 8006e58:	d903      	bls.n	8006e62 <_malloc_r+0x22>
 8006e5a:	230c      	movs	r3, #12
 8006e5c:	6033      	str	r3, [r6, #0]
 8006e5e:	2000      	movs	r0, #0
 8006e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e62:	f001 fea9 	bl	8008bb8 <__malloc_lock>
 8006e66:	4921      	ldr	r1, [pc, #132]	; (8006eec <_malloc_r+0xac>)
 8006e68:	680a      	ldr	r2, [r1, #0]
 8006e6a:	4614      	mov	r4, r2
 8006e6c:	b99c      	cbnz	r4, 8006e96 <_malloc_r+0x56>
 8006e6e:	4f20      	ldr	r7, [pc, #128]	; (8006ef0 <_malloc_r+0xb0>)
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	b923      	cbnz	r3, 8006e7e <_malloc_r+0x3e>
 8006e74:	4621      	mov	r1, r4
 8006e76:	4630      	mov	r0, r6
 8006e78:	f000 fd32 	bl	80078e0 <_sbrk_r>
 8006e7c:	6038      	str	r0, [r7, #0]
 8006e7e:	4629      	mov	r1, r5
 8006e80:	4630      	mov	r0, r6
 8006e82:	f000 fd2d 	bl	80078e0 <_sbrk_r>
 8006e86:	1c43      	adds	r3, r0, #1
 8006e88:	d123      	bne.n	8006ed2 <_malloc_r+0x92>
 8006e8a:	230c      	movs	r3, #12
 8006e8c:	6033      	str	r3, [r6, #0]
 8006e8e:	4630      	mov	r0, r6
 8006e90:	f001 fe98 	bl	8008bc4 <__malloc_unlock>
 8006e94:	e7e3      	b.n	8006e5e <_malloc_r+0x1e>
 8006e96:	6823      	ldr	r3, [r4, #0]
 8006e98:	1b5b      	subs	r3, r3, r5
 8006e9a:	d417      	bmi.n	8006ecc <_malloc_r+0x8c>
 8006e9c:	2b0b      	cmp	r3, #11
 8006e9e:	d903      	bls.n	8006ea8 <_malloc_r+0x68>
 8006ea0:	6023      	str	r3, [r4, #0]
 8006ea2:	441c      	add	r4, r3
 8006ea4:	6025      	str	r5, [r4, #0]
 8006ea6:	e004      	b.n	8006eb2 <_malloc_r+0x72>
 8006ea8:	6863      	ldr	r3, [r4, #4]
 8006eaa:	42a2      	cmp	r2, r4
 8006eac:	bf0c      	ite	eq
 8006eae:	600b      	streq	r3, [r1, #0]
 8006eb0:	6053      	strne	r3, [r2, #4]
 8006eb2:	4630      	mov	r0, r6
 8006eb4:	f001 fe86 	bl	8008bc4 <__malloc_unlock>
 8006eb8:	f104 000b 	add.w	r0, r4, #11
 8006ebc:	1d23      	adds	r3, r4, #4
 8006ebe:	f020 0007 	bic.w	r0, r0, #7
 8006ec2:	1ac2      	subs	r2, r0, r3
 8006ec4:	d0cc      	beq.n	8006e60 <_malloc_r+0x20>
 8006ec6:	1a1b      	subs	r3, r3, r0
 8006ec8:	50a3      	str	r3, [r4, r2]
 8006eca:	e7c9      	b.n	8006e60 <_malloc_r+0x20>
 8006ecc:	4622      	mov	r2, r4
 8006ece:	6864      	ldr	r4, [r4, #4]
 8006ed0:	e7cc      	b.n	8006e6c <_malloc_r+0x2c>
 8006ed2:	1cc4      	adds	r4, r0, #3
 8006ed4:	f024 0403 	bic.w	r4, r4, #3
 8006ed8:	42a0      	cmp	r0, r4
 8006eda:	d0e3      	beq.n	8006ea4 <_malloc_r+0x64>
 8006edc:	1a21      	subs	r1, r4, r0
 8006ede:	4630      	mov	r0, r6
 8006ee0:	f000 fcfe 	bl	80078e0 <_sbrk_r>
 8006ee4:	3001      	adds	r0, #1
 8006ee6:	d1dd      	bne.n	8006ea4 <_malloc_r+0x64>
 8006ee8:	e7cf      	b.n	8006e8a <_malloc_r+0x4a>
 8006eea:	bf00      	nop
 8006eec:	200044b0 	.word	0x200044b0
 8006ef0:	200044b4 	.word	0x200044b4

08006ef4 <__cvt>:
 8006ef4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ef8:	ec55 4b10 	vmov	r4, r5, d0
 8006efc:	2d00      	cmp	r5, #0
 8006efe:	460e      	mov	r6, r1
 8006f00:	4619      	mov	r1, r3
 8006f02:	462b      	mov	r3, r5
 8006f04:	bfbb      	ittet	lt
 8006f06:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006f0a:	461d      	movlt	r5, r3
 8006f0c:	2300      	movge	r3, #0
 8006f0e:	232d      	movlt	r3, #45	; 0x2d
 8006f10:	700b      	strb	r3, [r1, #0]
 8006f12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f14:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006f18:	4691      	mov	r9, r2
 8006f1a:	f023 0820 	bic.w	r8, r3, #32
 8006f1e:	bfbc      	itt	lt
 8006f20:	4622      	movlt	r2, r4
 8006f22:	4614      	movlt	r4, r2
 8006f24:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f28:	d005      	beq.n	8006f36 <__cvt+0x42>
 8006f2a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006f2e:	d100      	bne.n	8006f32 <__cvt+0x3e>
 8006f30:	3601      	adds	r6, #1
 8006f32:	2102      	movs	r1, #2
 8006f34:	e000      	b.n	8006f38 <__cvt+0x44>
 8006f36:	2103      	movs	r1, #3
 8006f38:	ab03      	add	r3, sp, #12
 8006f3a:	9301      	str	r3, [sp, #4]
 8006f3c:	ab02      	add	r3, sp, #8
 8006f3e:	9300      	str	r3, [sp, #0]
 8006f40:	ec45 4b10 	vmov	d0, r4, r5
 8006f44:	4653      	mov	r3, sl
 8006f46:	4632      	mov	r2, r6
 8006f48:	f000 fe26 	bl	8007b98 <_dtoa_r>
 8006f4c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006f50:	4607      	mov	r7, r0
 8006f52:	d102      	bne.n	8006f5a <__cvt+0x66>
 8006f54:	f019 0f01 	tst.w	r9, #1
 8006f58:	d022      	beq.n	8006fa0 <__cvt+0xac>
 8006f5a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f5e:	eb07 0906 	add.w	r9, r7, r6
 8006f62:	d110      	bne.n	8006f86 <__cvt+0x92>
 8006f64:	783b      	ldrb	r3, [r7, #0]
 8006f66:	2b30      	cmp	r3, #48	; 0x30
 8006f68:	d10a      	bne.n	8006f80 <__cvt+0x8c>
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	4620      	mov	r0, r4
 8006f70:	4629      	mov	r1, r5
 8006f72:	f7f9 fdd1 	bl	8000b18 <__aeabi_dcmpeq>
 8006f76:	b918      	cbnz	r0, 8006f80 <__cvt+0x8c>
 8006f78:	f1c6 0601 	rsb	r6, r6, #1
 8006f7c:	f8ca 6000 	str.w	r6, [sl]
 8006f80:	f8da 3000 	ldr.w	r3, [sl]
 8006f84:	4499      	add	r9, r3
 8006f86:	2200      	movs	r2, #0
 8006f88:	2300      	movs	r3, #0
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	4629      	mov	r1, r5
 8006f8e:	f7f9 fdc3 	bl	8000b18 <__aeabi_dcmpeq>
 8006f92:	b108      	cbz	r0, 8006f98 <__cvt+0xa4>
 8006f94:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f98:	2230      	movs	r2, #48	; 0x30
 8006f9a:	9b03      	ldr	r3, [sp, #12]
 8006f9c:	454b      	cmp	r3, r9
 8006f9e:	d307      	bcc.n	8006fb0 <__cvt+0xbc>
 8006fa0:	9b03      	ldr	r3, [sp, #12]
 8006fa2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fa4:	1bdb      	subs	r3, r3, r7
 8006fa6:	4638      	mov	r0, r7
 8006fa8:	6013      	str	r3, [r2, #0]
 8006faa:	b004      	add	sp, #16
 8006fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fb0:	1c59      	adds	r1, r3, #1
 8006fb2:	9103      	str	r1, [sp, #12]
 8006fb4:	701a      	strb	r2, [r3, #0]
 8006fb6:	e7f0      	b.n	8006f9a <__cvt+0xa6>

08006fb8 <__exponent>:
 8006fb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fba:	4603      	mov	r3, r0
 8006fbc:	2900      	cmp	r1, #0
 8006fbe:	bfb8      	it	lt
 8006fc0:	4249      	neglt	r1, r1
 8006fc2:	f803 2b02 	strb.w	r2, [r3], #2
 8006fc6:	bfb4      	ite	lt
 8006fc8:	222d      	movlt	r2, #45	; 0x2d
 8006fca:	222b      	movge	r2, #43	; 0x2b
 8006fcc:	2909      	cmp	r1, #9
 8006fce:	7042      	strb	r2, [r0, #1]
 8006fd0:	dd2a      	ble.n	8007028 <__exponent+0x70>
 8006fd2:	f10d 0407 	add.w	r4, sp, #7
 8006fd6:	46a4      	mov	ip, r4
 8006fd8:	270a      	movs	r7, #10
 8006fda:	46a6      	mov	lr, r4
 8006fdc:	460a      	mov	r2, r1
 8006fde:	fb91 f6f7 	sdiv	r6, r1, r7
 8006fe2:	fb07 1516 	mls	r5, r7, r6, r1
 8006fe6:	3530      	adds	r5, #48	; 0x30
 8006fe8:	2a63      	cmp	r2, #99	; 0x63
 8006fea:	f104 34ff 	add.w	r4, r4, #4294967295
 8006fee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006ff2:	4631      	mov	r1, r6
 8006ff4:	dcf1      	bgt.n	8006fda <__exponent+0x22>
 8006ff6:	3130      	adds	r1, #48	; 0x30
 8006ff8:	f1ae 0502 	sub.w	r5, lr, #2
 8006ffc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007000:	1c44      	adds	r4, r0, #1
 8007002:	4629      	mov	r1, r5
 8007004:	4561      	cmp	r1, ip
 8007006:	d30a      	bcc.n	800701e <__exponent+0x66>
 8007008:	f10d 0209 	add.w	r2, sp, #9
 800700c:	eba2 020e 	sub.w	r2, r2, lr
 8007010:	4565      	cmp	r5, ip
 8007012:	bf88      	it	hi
 8007014:	2200      	movhi	r2, #0
 8007016:	4413      	add	r3, r2
 8007018:	1a18      	subs	r0, r3, r0
 800701a:	b003      	add	sp, #12
 800701c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800701e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007022:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007026:	e7ed      	b.n	8007004 <__exponent+0x4c>
 8007028:	2330      	movs	r3, #48	; 0x30
 800702a:	3130      	adds	r1, #48	; 0x30
 800702c:	7083      	strb	r3, [r0, #2]
 800702e:	70c1      	strb	r1, [r0, #3]
 8007030:	1d03      	adds	r3, r0, #4
 8007032:	e7f1      	b.n	8007018 <__exponent+0x60>

08007034 <_printf_float>:
 8007034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007038:	ed2d 8b02 	vpush	{d8}
 800703c:	b08d      	sub	sp, #52	; 0x34
 800703e:	460c      	mov	r4, r1
 8007040:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007044:	4616      	mov	r6, r2
 8007046:	461f      	mov	r7, r3
 8007048:	4605      	mov	r5, r0
 800704a:	f001 fd49 	bl	8008ae0 <_localeconv_r>
 800704e:	f8d0 a000 	ldr.w	sl, [r0]
 8007052:	4650      	mov	r0, sl
 8007054:	f7f9 f8e4 	bl	8000220 <strlen>
 8007058:	2300      	movs	r3, #0
 800705a:	930a      	str	r3, [sp, #40]	; 0x28
 800705c:	6823      	ldr	r3, [r4, #0]
 800705e:	9305      	str	r3, [sp, #20]
 8007060:	f8d8 3000 	ldr.w	r3, [r8]
 8007064:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007068:	3307      	adds	r3, #7
 800706a:	f023 0307 	bic.w	r3, r3, #7
 800706e:	f103 0208 	add.w	r2, r3, #8
 8007072:	f8c8 2000 	str.w	r2, [r8]
 8007076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800707e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007082:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007086:	9307      	str	r3, [sp, #28]
 8007088:	f8cd 8018 	str.w	r8, [sp, #24]
 800708c:	ee08 0a10 	vmov	s16, r0
 8007090:	4b9f      	ldr	r3, [pc, #636]	; (8007310 <_printf_float+0x2dc>)
 8007092:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007096:	f04f 32ff 	mov.w	r2, #4294967295
 800709a:	f7f9 fd6f 	bl	8000b7c <__aeabi_dcmpun>
 800709e:	bb88      	cbnz	r0, 8007104 <_printf_float+0xd0>
 80070a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070a4:	4b9a      	ldr	r3, [pc, #616]	; (8007310 <_printf_float+0x2dc>)
 80070a6:	f04f 32ff 	mov.w	r2, #4294967295
 80070aa:	f7f9 fd49 	bl	8000b40 <__aeabi_dcmple>
 80070ae:	bb48      	cbnz	r0, 8007104 <_printf_float+0xd0>
 80070b0:	2200      	movs	r2, #0
 80070b2:	2300      	movs	r3, #0
 80070b4:	4640      	mov	r0, r8
 80070b6:	4649      	mov	r1, r9
 80070b8:	f7f9 fd38 	bl	8000b2c <__aeabi_dcmplt>
 80070bc:	b110      	cbz	r0, 80070c4 <_printf_float+0x90>
 80070be:	232d      	movs	r3, #45	; 0x2d
 80070c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070c4:	4b93      	ldr	r3, [pc, #588]	; (8007314 <_printf_float+0x2e0>)
 80070c6:	4894      	ldr	r0, [pc, #592]	; (8007318 <_printf_float+0x2e4>)
 80070c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80070cc:	bf94      	ite	ls
 80070ce:	4698      	movls	r8, r3
 80070d0:	4680      	movhi	r8, r0
 80070d2:	2303      	movs	r3, #3
 80070d4:	6123      	str	r3, [r4, #16]
 80070d6:	9b05      	ldr	r3, [sp, #20]
 80070d8:	f023 0204 	bic.w	r2, r3, #4
 80070dc:	6022      	str	r2, [r4, #0]
 80070de:	f04f 0900 	mov.w	r9, #0
 80070e2:	9700      	str	r7, [sp, #0]
 80070e4:	4633      	mov	r3, r6
 80070e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80070e8:	4621      	mov	r1, r4
 80070ea:	4628      	mov	r0, r5
 80070ec:	f000 f9d8 	bl	80074a0 <_printf_common>
 80070f0:	3001      	adds	r0, #1
 80070f2:	f040 8090 	bne.w	8007216 <_printf_float+0x1e2>
 80070f6:	f04f 30ff 	mov.w	r0, #4294967295
 80070fa:	b00d      	add	sp, #52	; 0x34
 80070fc:	ecbd 8b02 	vpop	{d8}
 8007100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007104:	4642      	mov	r2, r8
 8007106:	464b      	mov	r3, r9
 8007108:	4640      	mov	r0, r8
 800710a:	4649      	mov	r1, r9
 800710c:	f7f9 fd36 	bl	8000b7c <__aeabi_dcmpun>
 8007110:	b140      	cbz	r0, 8007124 <_printf_float+0xf0>
 8007112:	464b      	mov	r3, r9
 8007114:	2b00      	cmp	r3, #0
 8007116:	bfbc      	itt	lt
 8007118:	232d      	movlt	r3, #45	; 0x2d
 800711a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800711e:	487f      	ldr	r0, [pc, #508]	; (800731c <_printf_float+0x2e8>)
 8007120:	4b7f      	ldr	r3, [pc, #508]	; (8007320 <_printf_float+0x2ec>)
 8007122:	e7d1      	b.n	80070c8 <_printf_float+0x94>
 8007124:	6863      	ldr	r3, [r4, #4]
 8007126:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800712a:	9206      	str	r2, [sp, #24]
 800712c:	1c5a      	adds	r2, r3, #1
 800712e:	d13f      	bne.n	80071b0 <_printf_float+0x17c>
 8007130:	2306      	movs	r3, #6
 8007132:	6063      	str	r3, [r4, #4]
 8007134:	9b05      	ldr	r3, [sp, #20]
 8007136:	6861      	ldr	r1, [r4, #4]
 8007138:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800713c:	2300      	movs	r3, #0
 800713e:	9303      	str	r3, [sp, #12]
 8007140:	ab0a      	add	r3, sp, #40	; 0x28
 8007142:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007146:	ab09      	add	r3, sp, #36	; 0x24
 8007148:	ec49 8b10 	vmov	d0, r8, r9
 800714c:	9300      	str	r3, [sp, #0]
 800714e:	6022      	str	r2, [r4, #0]
 8007150:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007154:	4628      	mov	r0, r5
 8007156:	f7ff fecd 	bl	8006ef4 <__cvt>
 800715a:	9b06      	ldr	r3, [sp, #24]
 800715c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800715e:	2b47      	cmp	r3, #71	; 0x47
 8007160:	4680      	mov	r8, r0
 8007162:	d108      	bne.n	8007176 <_printf_float+0x142>
 8007164:	1cc8      	adds	r0, r1, #3
 8007166:	db02      	blt.n	800716e <_printf_float+0x13a>
 8007168:	6863      	ldr	r3, [r4, #4]
 800716a:	4299      	cmp	r1, r3
 800716c:	dd41      	ble.n	80071f2 <_printf_float+0x1be>
 800716e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007172:	fa5f fb8b 	uxtb.w	fp, fp
 8007176:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800717a:	d820      	bhi.n	80071be <_printf_float+0x18a>
 800717c:	3901      	subs	r1, #1
 800717e:	465a      	mov	r2, fp
 8007180:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007184:	9109      	str	r1, [sp, #36]	; 0x24
 8007186:	f7ff ff17 	bl	8006fb8 <__exponent>
 800718a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800718c:	1813      	adds	r3, r2, r0
 800718e:	2a01      	cmp	r2, #1
 8007190:	4681      	mov	r9, r0
 8007192:	6123      	str	r3, [r4, #16]
 8007194:	dc02      	bgt.n	800719c <_printf_float+0x168>
 8007196:	6822      	ldr	r2, [r4, #0]
 8007198:	07d2      	lsls	r2, r2, #31
 800719a:	d501      	bpl.n	80071a0 <_printf_float+0x16c>
 800719c:	3301      	adds	r3, #1
 800719e:	6123      	str	r3, [r4, #16]
 80071a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d09c      	beq.n	80070e2 <_printf_float+0xae>
 80071a8:	232d      	movs	r3, #45	; 0x2d
 80071aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071ae:	e798      	b.n	80070e2 <_printf_float+0xae>
 80071b0:	9a06      	ldr	r2, [sp, #24]
 80071b2:	2a47      	cmp	r2, #71	; 0x47
 80071b4:	d1be      	bne.n	8007134 <_printf_float+0x100>
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1bc      	bne.n	8007134 <_printf_float+0x100>
 80071ba:	2301      	movs	r3, #1
 80071bc:	e7b9      	b.n	8007132 <_printf_float+0xfe>
 80071be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80071c2:	d118      	bne.n	80071f6 <_printf_float+0x1c2>
 80071c4:	2900      	cmp	r1, #0
 80071c6:	6863      	ldr	r3, [r4, #4]
 80071c8:	dd0b      	ble.n	80071e2 <_printf_float+0x1ae>
 80071ca:	6121      	str	r1, [r4, #16]
 80071cc:	b913      	cbnz	r3, 80071d4 <_printf_float+0x1a0>
 80071ce:	6822      	ldr	r2, [r4, #0]
 80071d0:	07d0      	lsls	r0, r2, #31
 80071d2:	d502      	bpl.n	80071da <_printf_float+0x1a6>
 80071d4:	3301      	adds	r3, #1
 80071d6:	440b      	add	r3, r1
 80071d8:	6123      	str	r3, [r4, #16]
 80071da:	65a1      	str	r1, [r4, #88]	; 0x58
 80071dc:	f04f 0900 	mov.w	r9, #0
 80071e0:	e7de      	b.n	80071a0 <_printf_float+0x16c>
 80071e2:	b913      	cbnz	r3, 80071ea <_printf_float+0x1b6>
 80071e4:	6822      	ldr	r2, [r4, #0]
 80071e6:	07d2      	lsls	r2, r2, #31
 80071e8:	d501      	bpl.n	80071ee <_printf_float+0x1ba>
 80071ea:	3302      	adds	r3, #2
 80071ec:	e7f4      	b.n	80071d8 <_printf_float+0x1a4>
 80071ee:	2301      	movs	r3, #1
 80071f0:	e7f2      	b.n	80071d8 <_printf_float+0x1a4>
 80071f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80071f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071f8:	4299      	cmp	r1, r3
 80071fa:	db05      	blt.n	8007208 <_printf_float+0x1d4>
 80071fc:	6823      	ldr	r3, [r4, #0]
 80071fe:	6121      	str	r1, [r4, #16]
 8007200:	07d8      	lsls	r0, r3, #31
 8007202:	d5ea      	bpl.n	80071da <_printf_float+0x1a6>
 8007204:	1c4b      	adds	r3, r1, #1
 8007206:	e7e7      	b.n	80071d8 <_printf_float+0x1a4>
 8007208:	2900      	cmp	r1, #0
 800720a:	bfd4      	ite	le
 800720c:	f1c1 0202 	rsble	r2, r1, #2
 8007210:	2201      	movgt	r2, #1
 8007212:	4413      	add	r3, r2
 8007214:	e7e0      	b.n	80071d8 <_printf_float+0x1a4>
 8007216:	6823      	ldr	r3, [r4, #0]
 8007218:	055a      	lsls	r2, r3, #21
 800721a:	d407      	bmi.n	800722c <_printf_float+0x1f8>
 800721c:	6923      	ldr	r3, [r4, #16]
 800721e:	4642      	mov	r2, r8
 8007220:	4631      	mov	r1, r6
 8007222:	4628      	mov	r0, r5
 8007224:	47b8      	blx	r7
 8007226:	3001      	adds	r0, #1
 8007228:	d12c      	bne.n	8007284 <_printf_float+0x250>
 800722a:	e764      	b.n	80070f6 <_printf_float+0xc2>
 800722c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007230:	f240 80e0 	bls.w	80073f4 <_printf_float+0x3c0>
 8007234:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007238:	2200      	movs	r2, #0
 800723a:	2300      	movs	r3, #0
 800723c:	f7f9 fc6c 	bl	8000b18 <__aeabi_dcmpeq>
 8007240:	2800      	cmp	r0, #0
 8007242:	d034      	beq.n	80072ae <_printf_float+0x27a>
 8007244:	4a37      	ldr	r2, [pc, #220]	; (8007324 <_printf_float+0x2f0>)
 8007246:	2301      	movs	r3, #1
 8007248:	4631      	mov	r1, r6
 800724a:	4628      	mov	r0, r5
 800724c:	47b8      	blx	r7
 800724e:	3001      	adds	r0, #1
 8007250:	f43f af51 	beq.w	80070f6 <_printf_float+0xc2>
 8007254:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007258:	429a      	cmp	r2, r3
 800725a:	db02      	blt.n	8007262 <_printf_float+0x22e>
 800725c:	6823      	ldr	r3, [r4, #0]
 800725e:	07d8      	lsls	r0, r3, #31
 8007260:	d510      	bpl.n	8007284 <_printf_float+0x250>
 8007262:	ee18 3a10 	vmov	r3, s16
 8007266:	4652      	mov	r2, sl
 8007268:	4631      	mov	r1, r6
 800726a:	4628      	mov	r0, r5
 800726c:	47b8      	blx	r7
 800726e:	3001      	adds	r0, #1
 8007270:	f43f af41 	beq.w	80070f6 <_printf_float+0xc2>
 8007274:	f04f 0800 	mov.w	r8, #0
 8007278:	f104 091a 	add.w	r9, r4, #26
 800727c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800727e:	3b01      	subs	r3, #1
 8007280:	4543      	cmp	r3, r8
 8007282:	dc09      	bgt.n	8007298 <_printf_float+0x264>
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	079b      	lsls	r3, r3, #30
 8007288:	f100 8105 	bmi.w	8007496 <_printf_float+0x462>
 800728c:	68e0      	ldr	r0, [r4, #12]
 800728e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007290:	4298      	cmp	r0, r3
 8007292:	bfb8      	it	lt
 8007294:	4618      	movlt	r0, r3
 8007296:	e730      	b.n	80070fa <_printf_float+0xc6>
 8007298:	2301      	movs	r3, #1
 800729a:	464a      	mov	r2, r9
 800729c:	4631      	mov	r1, r6
 800729e:	4628      	mov	r0, r5
 80072a0:	47b8      	blx	r7
 80072a2:	3001      	adds	r0, #1
 80072a4:	f43f af27 	beq.w	80070f6 <_printf_float+0xc2>
 80072a8:	f108 0801 	add.w	r8, r8, #1
 80072ac:	e7e6      	b.n	800727c <_printf_float+0x248>
 80072ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	dc39      	bgt.n	8007328 <_printf_float+0x2f4>
 80072b4:	4a1b      	ldr	r2, [pc, #108]	; (8007324 <_printf_float+0x2f0>)
 80072b6:	2301      	movs	r3, #1
 80072b8:	4631      	mov	r1, r6
 80072ba:	4628      	mov	r0, r5
 80072bc:	47b8      	blx	r7
 80072be:	3001      	adds	r0, #1
 80072c0:	f43f af19 	beq.w	80070f6 <_printf_float+0xc2>
 80072c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072c8:	4313      	orrs	r3, r2
 80072ca:	d102      	bne.n	80072d2 <_printf_float+0x29e>
 80072cc:	6823      	ldr	r3, [r4, #0]
 80072ce:	07d9      	lsls	r1, r3, #31
 80072d0:	d5d8      	bpl.n	8007284 <_printf_float+0x250>
 80072d2:	ee18 3a10 	vmov	r3, s16
 80072d6:	4652      	mov	r2, sl
 80072d8:	4631      	mov	r1, r6
 80072da:	4628      	mov	r0, r5
 80072dc:	47b8      	blx	r7
 80072de:	3001      	adds	r0, #1
 80072e0:	f43f af09 	beq.w	80070f6 <_printf_float+0xc2>
 80072e4:	f04f 0900 	mov.w	r9, #0
 80072e8:	f104 0a1a 	add.w	sl, r4, #26
 80072ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072ee:	425b      	negs	r3, r3
 80072f0:	454b      	cmp	r3, r9
 80072f2:	dc01      	bgt.n	80072f8 <_printf_float+0x2c4>
 80072f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072f6:	e792      	b.n	800721e <_printf_float+0x1ea>
 80072f8:	2301      	movs	r3, #1
 80072fa:	4652      	mov	r2, sl
 80072fc:	4631      	mov	r1, r6
 80072fe:	4628      	mov	r0, r5
 8007300:	47b8      	blx	r7
 8007302:	3001      	adds	r0, #1
 8007304:	f43f aef7 	beq.w	80070f6 <_printf_float+0xc2>
 8007308:	f109 0901 	add.w	r9, r9, #1
 800730c:	e7ee      	b.n	80072ec <_printf_float+0x2b8>
 800730e:	bf00      	nop
 8007310:	7fefffff 	.word	0x7fefffff
 8007314:	0800b054 	.word	0x0800b054
 8007318:	0800b058 	.word	0x0800b058
 800731c:	0800b060 	.word	0x0800b060
 8007320:	0800b05c 	.word	0x0800b05c
 8007324:	0800b064 	.word	0x0800b064
 8007328:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800732a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800732c:	429a      	cmp	r2, r3
 800732e:	bfa8      	it	ge
 8007330:	461a      	movge	r2, r3
 8007332:	2a00      	cmp	r2, #0
 8007334:	4691      	mov	r9, r2
 8007336:	dc37      	bgt.n	80073a8 <_printf_float+0x374>
 8007338:	f04f 0b00 	mov.w	fp, #0
 800733c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007340:	f104 021a 	add.w	r2, r4, #26
 8007344:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007346:	9305      	str	r3, [sp, #20]
 8007348:	eba3 0309 	sub.w	r3, r3, r9
 800734c:	455b      	cmp	r3, fp
 800734e:	dc33      	bgt.n	80073b8 <_printf_float+0x384>
 8007350:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007354:	429a      	cmp	r2, r3
 8007356:	db3b      	blt.n	80073d0 <_printf_float+0x39c>
 8007358:	6823      	ldr	r3, [r4, #0]
 800735a:	07da      	lsls	r2, r3, #31
 800735c:	d438      	bmi.n	80073d0 <_printf_float+0x39c>
 800735e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007360:	9b05      	ldr	r3, [sp, #20]
 8007362:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007364:	1ad3      	subs	r3, r2, r3
 8007366:	eba2 0901 	sub.w	r9, r2, r1
 800736a:	4599      	cmp	r9, r3
 800736c:	bfa8      	it	ge
 800736e:	4699      	movge	r9, r3
 8007370:	f1b9 0f00 	cmp.w	r9, #0
 8007374:	dc35      	bgt.n	80073e2 <_printf_float+0x3ae>
 8007376:	f04f 0800 	mov.w	r8, #0
 800737a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800737e:	f104 0a1a 	add.w	sl, r4, #26
 8007382:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007386:	1a9b      	subs	r3, r3, r2
 8007388:	eba3 0309 	sub.w	r3, r3, r9
 800738c:	4543      	cmp	r3, r8
 800738e:	f77f af79 	ble.w	8007284 <_printf_float+0x250>
 8007392:	2301      	movs	r3, #1
 8007394:	4652      	mov	r2, sl
 8007396:	4631      	mov	r1, r6
 8007398:	4628      	mov	r0, r5
 800739a:	47b8      	blx	r7
 800739c:	3001      	adds	r0, #1
 800739e:	f43f aeaa 	beq.w	80070f6 <_printf_float+0xc2>
 80073a2:	f108 0801 	add.w	r8, r8, #1
 80073a6:	e7ec      	b.n	8007382 <_printf_float+0x34e>
 80073a8:	4613      	mov	r3, r2
 80073aa:	4631      	mov	r1, r6
 80073ac:	4642      	mov	r2, r8
 80073ae:	4628      	mov	r0, r5
 80073b0:	47b8      	blx	r7
 80073b2:	3001      	adds	r0, #1
 80073b4:	d1c0      	bne.n	8007338 <_printf_float+0x304>
 80073b6:	e69e      	b.n	80070f6 <_printf_float+0xc2>
 80073b8:	2301      	movs	r3, #1
 80073ba:	4631      	mov	r1, r6
 80073bc:	4628      	mov	r0, r5
 80073be:	9205      	str	r2, [sp, #20]
 80073c0:	47b8      	blx	r7
 80073c2:	3001      	adds	r0, #1
 80073c4:	f43f ae97 	beq.w	80070f6 <_printf_float+0xc2>
 80073c8:	9a05      	ldr	r2, [sp, #20]
 80073ca:	f10b 0b01 	add.w	fp, fp, #1
 80073ce:	e7b9      	b.n	8007344 <_printf_float+0x310>
 80073d0:	ee18 3a10 	vmov	r3, s16
 80073d4:	4652      	mov	r2, sl
 80073d6:	4631      	mov	r1, r6
 80073d8:	4628      	mov	r0, r5
 80073da:	47b8      	blx	r7
 80073dc:	3001      	adds	r0, #1
 80073de:	d1be      	bne.n	800735e <_printf_float+0x32a>
 80073e0:	e689      	b.n	80070f6 <_printf_float+0xc2>
 80073e2:	9a05      	ldr	r2, [sp, #20]
 80073e4:	464b      	mov	r3, r9
 80073e6:	4442      	add	r2, r8
 80073e8:	4631      	mov	r1, r6
 80073ea:	4628      	mov	r0, r5
 80073ec:	47b8      	blx	r7
 80073ee:	3001      	adds	r0, #1
 80073f0:	d1c1      	bne.n	8007376 <_printf_float+0x342>
 80073f2:	e680      	b.n	80070f6 <_printf_float+0xc2>
 80073f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073f6:	2a01      	cmp	r2, #1
 80073f8:	dc01      	bgt.n	80073fe <_printf_float+0x3ca>
 80073fa:	07db      	lsls	r3, r3, #31
 80073fc:	d538      	bpl.n	8007470 <_printf_float+0x43c>
 80073fe:	2301      	movs	r3, #1
 8007400:	4642      	mov	r2, r8
 8007402:	4631      	mov	r1, r6
 8007404:	4628      	mov	r0, r5
 8007406:	47b8      	blx	r7
 8007408:	3001      	adds	r0, #1
 800740a:	f43f ae74 	beq.w	80070f6 <_printf_float+0xc2>
 800740e:	ee18 3a10 	vmov	r3, s16
 8007412:	4652      	mov	r2, sl
 8007414:	4631      	mov	r1, r6
 8007416:	4628      	mov	r0, r5
 8007418:	47b8      	blx	r7
 800741a:	3001      	adds	r0, #1
 800741c:	f43f ae6b 	beq.w	80070f6 <_printf_float+0xc2>
 8007420:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007424:	2200      	movs	r2, #0
 8007426:	2300      	movs	r3, #0
 8007428:	f7f9 fb76 	bl	8000b18 <__aeabi_dcmpeq>
 800742c:	b9d8      	cbnz	r0, 8007466 <_printf_float+0x432>
 800742e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007430:	f108 0201 	add.w	r2, r8, #1
 8007434:	3b01      	subs	r3, #1
 8007436:	4631      	mov	r1, r6
 8007438:	4628      	mov	r0, r5
 800743a:	47b8      	blx	r7
 800743c:	3001      	adds	r0, #1
 800743e:	d10e      	bne.n	800745e <_printf_float+0x42a>
 8007440:	e659      	b.n	80070f6 <_printf_float+0xc2>
 8007442:	2301      	movs	r3, #1
 8007444:	4652      	mov	r2, sl
 8007446:	4631      	mov	r1, r6
 8007448:	4628      	mov	r0, r5
 800744a:	47b8      	blx	r7
 800744c:	3001      	adds	r0, #1
 800744e:	f43f ae52 	beq.w	80070f6 <_printf_float+0xc2>
 8007452:	f108 0801 	add.w	r8, r8, #1
 8007456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007458:	3b01      	subs	r3, #1
 800745a:	4543      	cmp	r3, r8
 800745c:	dcf1      	bgt.n	8007442 <_printf_float+0x40e>
 800745e:	464b      	mov	r3, r9
 8007460:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007464:	e6dc      	b.n	8007220 <_printf_float+0x1ec>
 8007466:	f04f 0800 	mov.w	r8, #0
 800746a:	f104 0a1a 	add.w	sl, r4, #26
 800746e:	e7f2      	b.n	8007456 <_printf_float+0x422>
 8007470:	2301      	movs	r3, #1
 8007472:	4642      	mov	r2, r8
 8007474:	e7df      	b.n	8007436 <_printf_float+0x402>
 8007476:	2301      	movs	r3, #1
 8007478:	464a      	mov	r2, r9
 800747a:	4631      	mov	r1, r6
 800747c:	4628      	mov	r0, r5
 800747e:	47b8      	blx	r7
 8007480:	3001      	adds	r0, #1
 8007482:	f43f ae38 	beq.w	80070f6 <_printf_float+0xc2>
 8007486:	f108 0801 	add.w	r8, r8, #1
 800748a:	68e3      	ldr	r3, [r4, #12]
 800748c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800748e:	1a5b      	subs	r3, r3, r1
 8007490:	4543      	cmp	r3, r8
 8007492:	dcf0      	bgt.n	8007476 <_printf_float+0x442>
 8007494:	e6fa      	b.n	800728c <_printf_float+0x258>
 8007496:	f04f 0800 	mov.w	r8, #0
 800749a:	f104 0919 	add.w	r9, r4, #25
 800749e:	e7f4      	b.n	800748a <_printf_float+0x456>

080074a0 <_printf_common>:
 80074a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a4:	4616      	mov	r6, r2
 80074a6:	4699      	mov	r9, r3
 80074a8:	688a      	ldr	r2, [r1, #8]
 80074aa:	690b      	ldr	r3, [r1, #16]
 80074ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074b0:	4293      	cmp	r3, r2
 80074b2:	bfb8      	it	lt
 80074b4:	4613      	movlt	r3, r2
 80074b6:	6033      	str	r3, [r6, #0]
 80074b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074bc:	4607      	mov	r7, r0
 80074be:	460c      	mov	r4, r1
 80074c0:	b10a      	cbz	r2, 80074c6 <_printf_common+0x26>
 80074c2:	3301      	adds	r3, #1
 80074c4:	6033      	str	r3, [r6, #0]
 80074c6:	6823      	ldr	r3, [r4, #0]
 80074c8:	0699      	lsls	r1, r3, #26
 80074ca:	bf42      	ittt	mi
 80074cc:	6833      	ldrmi	r3, [r6, #0]
 80074ce:	3302      	addmi	r3, #2
 80074d0:	6033      	strmi	r3, [r6, #0]
 80074d2:	6825      	ldr	r5, [r4, #0]
 80074d4:	f015 0506 	ands.w	r5, r5, #6
 80074d8:	d106      	bne.n	80074e8 <_printf_common+0x48>
 80074da:	f104 0a19 	add.w	sl, r4, #25
 80074de:	68e3      	ldr	r3, [r4, #12]
 80074e0:	6832      	ldr	r2, [r6, #0]
 80074e2:	1a9b      	subs	r3, r3, r2
 80074e4:	42ab      	cmp	r3, r5
 80074e6:	dc26      	bgt.n	8007536 <_printf_common+0x96>
 80074e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80074ec:	1e13      	subs	r3, r2, #0
 80074ee:	6822      	ldr	r2, [r4, #0]
 80074f0:	bf18      	it	ne
 80074f2:	2301      	movne	r3, #1
 80074f4:	0692      	lsls	r2, r2, #26
 80074f6:	d42b      	bmi.n	8007550 <_printf_common+0xb0>
 80074f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074fc:	4649      	mov	r1, r9
 80074fe:	4638      	mov	r0, r7
 8007500:	47c0      	blx	r8
 8007502:	3001      	adds	r0, #1
 8007504:	d01e      	beq.n	8007544 <_printf_common+0xa4>
 8007506:	6823      	ldr	r3, [r4, #0]
 8007508:	68e5      	ldr	r5, [r4, #12]
 800750a:	6832      	ldr	r2, [r6, #0]
 800750c:	f003 0306 	and.w	r3, r3, #6
 8007510:	2b04      	cmp	r3, #4
 8007512:	bf08      	it	eq
 8007514:	1aad      	subeq	r5, r5, r2
 8007516:	68a3      	ldr	r3, [r4, #8]
 8007518:	6922      	ldr	r2, [r4, #16]
 800751a:	bf0c      	ite	eq
 800751c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007520:	2500      	movne	r5, #0
 8007522:	4293      	cmp	r3, r2
 8007524:	bfc4      	itt	gt
 8007526:	1a9b      	subgt	r3, r3, r2
 8007528:	18ed      	addgt	r5, r5, r3
 800752a:	2600      	movs	r6, #0
 800752c:	341a      	adds	r4, #26
 800752e:	42b5      	cmp	r5, r6
 8007530:	d11a      	bne.n	8007568 <_printf_common+0xc8>
 8007532:	2000      	movs	r0, #0
 8007534:	e008      	b.n	8007548 <_printf_common+0xa8>
 8007536:	2301      	movs	r3, #1
 8007538:	4652      	mov	r2, sl
 800753a:	4649      	mov	r1, r9
 800753c:	4638      	mov	r0, r7
 800753e:	47c0      	blx	r8
 8007540:	3001      	adds	r0, #1
 8007542:	d103      	bne.n	800754c <_printf_common+0xac>
 8007544:	f04f 30ff 	mov.w	r0, #4294967295
 8007548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800754c:	3501      	adds	r5, #1
 800754e:	e7c6      	b.n	80074de <_printf_common+0x3e>
 8007550:	18e1      	adds	r1, r4, r3
 8007552:	1c5a      	adds	r2, r3, #1
 8007554:	2030      	movs	r0, #48	; 0x30
 8007556:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800755a:	4422      	add	r2, r4
 800755c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007560:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007564:	3302      	adds	r3, #2
 8007566:	e7c7      	b.n	80074f8 <_printf_common+0x58>
 8007568:	2301      	movs	r3, #1
 800756a:	4622      	mov	r2, r4
 800756c:	4649      	mov	r1, r9
 800756e:	4638      	mov	r0, r7
 8007570:	47c0      	blx	r8
 8007572:	3001      	adds	r0, #1
 8007574:	d0e6      	beq.n	8007544 <_printf_common+0xa4>
 8007576:	3601      	adds	r6, #1
 8007578:	e7d9      	b.n	800752e <_printf_common+0x8e>
	...

0800757c <_printf_i>:
 800757c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007580:	460c      	mov	r4, r1
 8007582:	4691      	mov	r9, r2
 8007584:	7e27      	ldrb	r7, [r4, #24]
 8007586:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007588:	2f78      	cmp	r7, #120	; 0x78
 800758a:	4680      	mov	r8, r0
 800758c:	469a      	mov	sl, r3
 800758e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007592:	d807      	bhi.n	80075a4 <_printf_i+0x28>
 8007594:	2f62      	cmp	r7, #98	; 0x62
 8007596:	d80a      	bhi.n	80075ae <_printf_i+0x32>
 8007598:	2f00      	cmp	r7, #0
 800759a:	f000 80d8 	beq.w	800774e <_printf_i+0x1d2>
 800759e:	2f58      	cmp	r7, #88	; 0x58
 80075a0:	f000 80a3 	beq.w	80076ea <_printf_i+0x16e>
 80075a4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80075a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80075ac:	e03a      	b.n	8007624 <_printf_i+0xa8>
 80075ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80075b2:	2b15      	cmp	r3, #21
 80075b4:	d8f6      	bhi.n	80075a4 <_printf_i+0x28>
 80075b6:	a001      	add	r0, pc, #4	; (adr r0, 80075bc <_printf_i+0x40>)
 80075b8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80075bc:	08007615 	.word	0x08007615
 80075c0:	08007629 	.word	0x08007629
 80075c4:	080075a5 	.word	0x080075a5
 80075c8:	080075a5 	.word	0x080075a5
 80075cc:	080075a5 	.word	0x080075a5
 80075d0:	080075a5 	.word	0x080075a5
 80075d4:	08007629 	.word	0x08007629
 80075d8:	080075a5 	.word	0x080075a5
 80075dc:	080075a5 	.word	0x080075a5
 80075e0:	080075a5 	.word	0x080075a5
 80075e4:	080075a5 	.word	0x080075a5
 80075e8:	08007735 	.word	0x08007735
 80075ec:	08007659 	.word	0x08007659
 80075f0:	08007717 	.word	0x08007717
 80075f4:	080075a5 	.word	0x080075a5
 80075f8:	080075a5 	.word	0x080075a5
 80075fc:	08007757 	.word	0x08007757
 8007600:	080075a5 	.word	0x080075a5
 8007604:	08007659 	.word	0x08007659
 8007608:	080075a5 	.word	0x080075a5
 800760c:	080075a5 	.word	0x080075a5
 8007610:	0800771f 	.word	0x0800771f
 8007614:	680b      	ldr	r3, [r1, #0]
 8007616:	1d1a      	adds	r2, r3, #4
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	600a      	str	r2, [r1, #0]
 800761c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007620:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007624:	2301      	movs	r3, #1
 8007626:	e0a3      	b.n	8007770 <_printf_i+0x1f4>
 8007628:	6825      	ldr	r5, [r4, #0]
 800762a:	6808      	ldr	r0, [r1, #0]
 800762c:	062e      	lsls	r6, r5, #24
 800762e:	f100 0304 	add.w	r3, r0, #4
 8007632:	d50a      	bpl.n	800764a <_printf_i+0xce>
 8007634:	6805      	ldr	r5, [r0, #0]
 8007636:	600b      	str	r3, [r1, #0]
 8007638:	2d00      	cmp	r5, #0
 800763a:	da03      	bge.n	8007644 <_printf_i+0xc8>
 800763c:	232d      	movs	r3, #45	; 0x2d
 800763e:	426d      	negs	r5, r5
 8007640:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007644:	485e      	ldr	r0, [pc, #376]	; (80077c0 <_printf_i+0x244>)
 8007646:	230a      	movs	r3, #10
 8007648:	e019      	b.n	800767e <_printf_i+0x102>
 800764a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800764e:	6805      	ldr	r5, [r0, #0]
 8007650:	600b      	str	r3, [r1, #0]
 8007652:	bf18      	it	ne
 8007654:	b22d      	sxthne	r5, r5
 8007656:	e7ef      	b.n	8007638 <_printf_i+0xbc>
 8007658:	680b      	ldr	r3, [r1, #0]
 800765a:	6825      	ldr	r5, [r4, #0]
 800765c:	1d18      	adds	r0, r3, #4
 800765e:	6008      	str	r0, [r1, #0]
 8007660:	0628      	lsls	r0, r5, #24
 8007662:	d501      	bpl.n	8007668 <_printf_i+0xec>
 8007664:	681d      	ldr	r5, [r3, #0]
 8007666:	e002      	b.n	800766e <_printf_i+0xf2>
 8007668:	0669      	lsls	r1, r5, #25
 800766a:	d5fb      	bpl.n	8007664 <_printf_i+0xe8>
 800766c:	881d      	ldrh	r5, [r3, #0]
 800766e:	4854      	ldr	r0, [pc, #336]	; (80077c0 <_printf_i+0x244>)
 8007670:	2f6f      	cmp	r7, #111	; 0x6f
 8007672:	bf0c      	ite	eq
 8007674:	2308      	moveq	r3, #8
 8007676:	230a      	movne	r3, #10
 8007678:	2100      	movs	r1, #0
 800767a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800767e:	6866      	ldr	r6, [r4, #4]
 8007680:	60a6      	str	r6, [r4, #8]
 8007682:	2e00      	cmp	r6, #0
 8007684:	bfa2      	ittt	ge
 8007686:	6821      	ldrge	r1, [r4, #0]
 8007688:	f021 0104 	bicge.w	r1, r1, #4
 800768c:	6021      	strge	r1, [r4, #0]
 800768e:	b90d      	cbnz	r5, 8007694 <_printf_i+0x118>
 8007690:	2e00      	cmp	r6, #0
 8007692:	d04d      	beq.n	8007730 <_printf_i+0x1b4>
 8007694:	4616      	mov	r6, r2
 8007696:	fbb5 f1f3 	udiv	r1, r5, r3
 800769a:	fb03 5711 	mls	r7, r3, r1, r5
 800769e:	5dc7      	ldrb	r7, [r0, r7]
 80076a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80076a4:	462f      	mov	r7, r5
 80076a6:	42bb      	cmp	r3, r7
 80076a8:	460d      	mov	r5, r1
 80076aa:	d9f4      	bls.n	8007696 <_printf_i+0x11a>
 80076ac:	2b08      	cmp	r3, #8
 80076ae:	d10b      	bne.n	80076c8 <_printf_i+0x14c>
 80076b0:	6823      	ldr	r3, [r4, #0]
 80076b2:	07df      	lsls	r7, r3, #31
 80076b4:	d508      	bpl.n	80076c8 <_printf_i+0x14c>
 80076b6:	6923      	ldr	r3, [r4, #16]
 80076b8:	6861      	ldr	r1, [r4, #4]
 80076ba:	4299      	cmp	r1, r3
 80076bc:	bfde      	ittt	le
 80076be:	2330      	movle	r3, #48	; 0x30
 80076c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80076c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80076c8:	1b92      	subs	r2, r2, r6
 80076ca:	6122      	str	r2, [r4, #16]
 80076cc:	f8cd a000 	str.w	sl, [sp]
 80076d0:	464b      	mov	r3, r9
 80076d2:	aa03      	add	r2, sp, #12
 80076d4:	4621      	mov	r1, r4
 80076d6:	4640      	mov	r0, r8
 80076d8:	f7ff fee2 	bl	80074a0 <_printf_common>
 80076dc:	3001      	adds	r0, #1
 80076de:	d14c      	bne.n	800777a <_printf_i+0x1fe>
 80076e0:	f04f 30ff 	mov.w	r0, #4294967295
 80076e4:	b004      	add	sp, #16
 80076e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ea:	4835      	ldr	r0, [pc, #212]	; (80077c0 <_printf_i+0x244>)
 80076ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80076f0:	6823      	ldr	r3, [r4, #0]
 80076f2:	680e      	ldr	r6, [r1, #0]
 80076f4:	061f      	lsls	r7, r3, #24
 80076f6:	f856 5b04 	ldr.w	r5, [r6], #4
 80076fa:	600e      	str	r6, [r1, #0]
 80076fc:	d514      	bpl.n	8007728 <_printf_i+0x1ac>
 80076fe:	07d9      	lsls	r1, r3, #31
 8007700:	bf44      	itt	mi
 8007702:	f043 0320 	orrmi.w	r3, r3, #32
 8007706:	6023      	strmi	r3, [r4, #0]
 8007708:	b91d      	cbnz	r5, 8007712 <_printf_i+0x196>
 800770a:	6823      	ldr	r3, [r4, #0]
 800770c:	f023 0320 	bic.w	r3, r3, #32
 8007710:	6023      	str	r3, [r4, #0]
 8007712:	2310      	movs	r3, #16
 8007714:	e7b0      	b.n	8007678 <_printf_i+0xfc>
 8007716:	6823      	ldr	r3, [r4, #0]
 8007718:	f043 0320 	orr.w	r3, r3, #32
 800771c:	6023      	str	r3, [r4, #0]
 800771e:	2378      	movs	r3, #120	; 0x78
 8007720:	4828      	ldr	r0, [pc, #160]	; (80077c4 <_printf_i+0x248>)
 8007722:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007726:	e7e3      	b.n	80076f0 <_printf_i+0x174>
 8007728:	065e      	lsls	r6, r3, #25
 800772a:	bf48      	it	mi
 800772c:	b2ad      	uxthmi	r5, r5
 800772e:	e7e6      	b.n	80076fe <_printf_i+0x182>
 8007730:	4616      	mov	r6, r2
 8007732:	e7bb      	b.n	80076ac <_printf_i+0x130>
 8007734:	680b      	ldr	r3, [r1, #0]
 8007736:	6826      	ldr	r6, [r4, #0]
 8007738:	6960      	ldr	r0, [r4, #20]
 800773a:	1d1d      	adds	r5, r3, #4
 800773c:	600d      	str	r5, [r1, #0]
 800773e:	0635      	lsls	r5, r6, #24
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	d501      	bpl.n	8007748 <_printf_i+0x1cc>
 8007744:	6018      	str	r0, [r3, #0]
 8007746:	e002      	b.n	800774e <_printf_i+0x1d2>
 8007748:	0671      	lsls	r1, r6, #25
 800774a:	d5fb      	bpl.n	8007744 <_printf_i+0x1c8>
 800774c:	8018      	strh	r0, [r3, #0]
 800774e:	2300      	movs	r3, #0
 8007750:	6123      	str	r3, [r4, #16]
 8007752:	4616      	mov	r6, r2
 8007754:	e7ba      	b.n	80076cc <_printf_i+0x150>
 8007756:	680b      	ldr	r3, [r1, #0]
 8007758:	1d1a      	adds	r2, r3, #4
 800775a:	600a      	str	r2, [r1, #0]
 800775c:	681e      	ldr	r6, [r3, #0]
 800775e:	6862      	ldr	r2, [r4, #4]
 8007760:	2100      	movs	r1, #0
 8007762:	4630      	mov	r0, r6
 8007764:	f7f8 fd64 	bl	8000230 <memchr>
 8007768:	b108      	cbz	r0, 800776e <_printf_i+0x1f2>
 800776a:	1b80      	subs	r0, r0, r6
 800776c:	6060      	str	r0, [r4, #4]
 800776e:	6863      	ldr	r3, [r4, #4]
 8007770:	6123      	str	r3, [r4, #16]
 8007772:	2300      	movs	r3, #0
 8007774:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007778:	e7a8      	b.n	80076cc <_printf_i+0x150>
 800777a:	6923      	ldr	r3, [r4, #16]
 800777c:	4632      	mov	r2, r6
 800777e:	4649      	mov	r1, r9
 8007780:	4640      	mov	r0, r8
 8007782:	47d0      	blx	sl
 8007784:	3001      	adds	r0, #1
 8007786:	d0ab      	beq.n	80076e0 <_printf_i+0x164>
 8007788:	6823      	ldr	r3, [r4, #0]
 800778a:	079b      	lsls	r3, r3, #30
 800778c:	d413      	bmi.n	80077b6 <_printf_i+0x23a>
 800778e:	68e0      	ldr	r0, [r4, #12]
 8007790:	9b03      	ldr	r3, [sp, #12]
 8007792:	4298      	cmp	r0, r3
 8007794:	bfb8      	it	lt
 8007796:	4618      	movlt	r0, r3
 8007798:	e7a4      	b.n	80076e4 <_printf_i+0x168>
 800779a:	2301      	movs	r3, #1
 800779c:	4632      	mov	r2, r6
 800779e:	4649      	mov	r1, r9
 80077a0:	4640      	mov	r0, r8
 80077a2:	47d0      	blx	sl
 80077a4:	3001      	adds	r0, #1
 80077a6:	d09b      	beq.n	80076e0 <_printf_i+0x164>
 80077a8:	3501      	adds	r5, #1
 80077aa:	68e3      	ldr	r3, [r4, #12]
 80077ac:	9903      	ldr	r1, [sp, #12]
 80077ae:	1a5b      	subs	r3, r3, r1
 80077b0:	42ab      	cmp	r3, r5
 80077b2:	dcf2      	bgt.n	800779a <_printf_i+0x21e>
 80077b4:	e7eb      	b.n	800778e <_printf_i+0x212>
 80077b6:	2500      	movs	r5, #0
 80077b8:	f104 0619 	add.w	r6, r4, #25
 80077bc:	e7f5      	b.n	80077aa <_printf_i+0x22e>
 80077be:	bf00      	nop
 80077c0:	0800b066 	.word	0x0800b066
 80077c4:	0800b077 	.word	0x0800b077

080077c8 <putchar>:
 80077c8:	4b09      	ldr	r3, [pc, #36]	; (80077f0 <putchar+0x28>)
 80077ca:	b513      	push	{r0, r1, r4, lr}
 80077cc:	681c      	ldr	r4, [r3, #0]
 80077ce:	4601      	mov	r1, r0
 80077d0:	b134      	cbz	r4, 80077e0 <putchar+0x18>
 80077d2:	69a3      	ldr	r3, [r4, #24]
 80077d4:	b923      	cbnz	r3, 80077e0 <putchar+0x18>
 80077d6:	9001      	str	r0, [sp, #4]
 80077d8:	4620      	mov	r0, r4
 80077da:	f001 f8e3 	bl	80089a4 <__sinit>
 80077de:	9901      	ldr	r1, [sp, #4]
 80077e0:	68a2      	ldr	r2, [r4, #8]
 80077e2:	4620      	mov	r0, r4
 80077e4:	b002      	add	sp, #8
 80077e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077ea:	f001 bd7f 	b.w	80092ec <_putc_r>
 80077ee:	bf00      	nop
 80077f0:	20001d9c 	.word	0x20001d9c

080077f4 <_puts_r>:
 80077f4:	b570      	push	{r4, r5, r6, lr}
 80077f6:	460e      	mov	r6, r1
 80077f8:	4605      	mov	r5, r0
 80077fa:	b118      	cbz	r0, 8007804 <_puts_r+0x10>
 80077fc:	6983      	ldr	r3, [r0, #24]
 80077fe:	b90b      	cbnz	r3, 8007804 <_puts_r+0x10>
 8007800:	f001 f8d0 	bl	80089a4 <__sinit>
 8007804:	69ab      	ldr	r3, [r5, #24]
 8007806:	68ac      	ldr	r4, [r5, #8]
 8007808:	b913      	cbnz	r3, 8007810 <_puts_r+0x1c>
 800780a:	4628      	mov	r0, r5
 800780c:	f001 f8ca 	bl	80089a4 <__sinit>
 8007810:	4b2c      	ldr	r3, [pc, #176]	; (80078c4 <_puts_r+0xd0>)
 8007812:	429c      	cmp	r4, r3
 8007814:	d120      	bne.n	8007858 <_puts_r+0x64>
 8007816:	686c      	ldr	r4, [r5, #4]
 8007818:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800781a:	07db      	lsls	r3, r3, #31
 800781c:	d405      	bmi.n	800782a <_puts_r+0x36>
 800781e:	89a3      	ldrh	r3, [r4, #12]
 8007820:	0598      	lsls	r0, r3, #22
 8007822:	d402      	bmi.n	800782a <_puts_r+0x36>
 8007824:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007826:	f001 f960 	bl	8008aea <__retarget_lock_acquire_recursive>
 800782a:	89a3      	ldrh	r3, [r4, #12]
 800782c:	0719      	lsls	r1, r3, #28
 800782e:	d51d      	bpl.n	800786c <_puts_r+0x78>
 8007830:	6923      	ldr	r3, [r4, #16]
 8007832:	b1db      	cbz	r3, 800786c <_puts_r+0x78>
 8007834:	3e01      	subs	r6, #1
 8007836:	68a3      	ldr	r3, [r4, #8]
 8007838:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800783c:	3b01      	subs	r3, #1
 800783e:	60a3      	str	r3, [r4, #8]
 8007840:	bb39      	cbnz	r1, 8007892 <_puts_r+0x9e>
 8007842:	2b00      	cmp	r3, #0
 8007844:	da38      	bge.n	80078b8 <_puts_r+0xc4>
 8007846:	4622      	mov	r2, r4
 8007848:	210a      	movs	r1, #10
 800784a:	4628      	mov	r0, r5
 800784c:	f000 f858 	bl	8007900 <__swbuf_r>
 8007850:	3001      	adds	r0, #1
 8007852:	d011      	beq.n	8007878 <_puts_r+0x84>
 8007854:	250a      	movs	r5, #10
 8007856:	e011      	b.n	800787c <_puts_r+0x88>
 8007858:	4b1b      	ldr	r3, [pc, #108]	; (80078c8 <_puts_r+0xd4>)
 800785a:	429c      	cmp	r4, r3
 800785c:	d101      	bne.n	8007862 <_puts_r+0x6e>
 800785e:	68ac      	ldr	r4, [r5, #8]
 8007860:	e7da      	b.n	8007818 <_puts_r+0x24>
 8007862:	4b1a      	ldr	r3, [pc, #104]	; (80078cc <_puts_r+0xd8>)
 8007864:	429c      	cmp	r4, r3
 8007866:	bf08      	it	eq
 8007868:	68ec      	ldreq	r4, [r5, #12]
 800786a:	e7d5      	b.n	8007818 <_puts_r+0x24>
 800786c:	4621      	mov	r1, r4
 800786e:	4628      	mov	r0, r5
 8007870:	f000 f898 	bl	80079a4 <__swsetup_r>
 8007874:	2800      	cmp	r0, #0
 8007876:	d0dd      	beq.n	8007834 <_puts_r+0x40>
 8007878:	f04f 35ff 	mov.w	r5, #4294967295
 800787c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800787e:	07da      	lsls	r2, r3, #31
 8007880:	d405      	bmi.n	800788e <_puts_r+0x9a>
 8007882:	89a3      	ldrh	r3, [r4, #12]
 8007884:	059b      	lsls	r3, r3, #22
 8007886:	d402      	bmi.n	800788e <_puts_r+0x9a>
 8007888:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800788a:	f001 f92f 	bl	8008aec <__retarget_lock_release_recursive>
 800788e:	4628      	mov	r0, r5
 8007890:	bd70      	pop	{r4, r5, r6, pc}
 8007892:	2b00      	cmp	r3, #0
 8007894:	da04      	bge.n	80078a0 <_puts_r+0xac>
 8007896:	69a2      	ldr	r2, [r4, #24]
 8007898:	429a      	cmp	r2, r3
 800789a:	dc06      	bgt.n	80078aa <_puts_r+0xb6>
 800789c:	290a      	cmp	r1, #10
 800789e:	d004      	beq.n	80078aa <_puts_r+0xb6>
 80078a0:	6823      	ldr	r3, [r4, #0]
 80078a2:	1c5a      	adds	r2, r3, #1
 80078a4:	6022      	str	r2, [r4, #0]
 80078a6:	7019      	strb	r1, [r3, #0]
 80078a8:	e7c5      	b.n	8007836 <_puts_r+0x42>
 80078aa:	4622      	mov	r2, r4
 80078ac:	4628      	mov	r0, r5
 80078ae:	f000 f827 	bl	8007900 <__swbuf_r>
 80078b2:	3001      	adds	r0, #1
 80078b4:	d1bf      	bne.n	8007836 <_puts_r+0x42>
 80078b6:	e7df      	b.n	8007878 <_puts_r+0x84>
 80078b8:	6823      	ldr	r3, [r4, #0]
 80078ba:	250a      	movs	r5, #10
 80078bc:	1c5a      	adds	r2, r3, #1
 80078be:	6022      	str	r2, [r4, #0]
 80078c0:	701d      	strb	r5, [r3, #0]
 80078c2:	e7db      	b.n	800787c <_puts_r+0x88>
 80078c4:	0800b13c 	.word	0x0800b13c
 80078c8:	0800b15c 	.word	0x0800b15c
 80078cc:	0800b11c 	.word	0x0800b11c

080078d0 <puts>:
 80078d0:	4b02      	ldr	r3, [pc, #8]	; (80078dc <puts+0xc>)
 80078d2:	4601      	mov	r1, r0
 80078d4:	6818      	ldr	r0, [r3, #0]
 80078d6:	f7ff bf8d 	b.w	80077f4 <_puts_r>
 80078da:	bf00      	nop
 80078dc:	20001d9c 	.word	0x20001d9c

080078e0 <_sbrk_r>:
 80078e0:	b538      	push	{r3, r4, r5, lr}
 80078e2:	4d06      	ldr	r5, [pc, #24]	; (80078fc <_sbrk_r+0x1c>)
 80078e4:	2300      	movs	r3, #0
 80078e6:	4604      	mov	r4, r0
 80078e8:	4608      	mov	r0, r1
 80078ea:	602b      	str	r3, [r5, #0]
 80078ec:	f7f9 ff50 	bl	8001790 <_sbrk>
 80078f0:	1c43      	adds	r3, r0, #1
 80078f2:	d102      	bne.n	80078fa <_sbrk_r+0x1a>
 80078f4:	682b      	ldr	r3, [r5, #0]
 80078f6:	b103      	cbz	r3, 80078fa <_sbrk_r+0x1a>
 80078f8:	6023      	str	r3, [r4, #0]
 80078fa:	bd38      	pop	{r3, r4, r5, pc}
 80078fc:	20004668 	.word	0x20004668

08007900 <__swbuf_r>:
 8007900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007902:	460e      	mov	r6, r1
 8007904:	4614      	mov	r4, r2
 8007906:	4605      	mov	r5, r0
 8007908:	b118      	cbz	r0, 8007912 <__swbuf_r+0x12>
 800790a:	6983      	ldr	r3, [r0, #24]
 800790c:	b90b      	cbnz	r3, 8007912 <__swbuf_r+0x12>
 800790e:	f001 f849 	bl	80089a4 <__sinit>
 8007912:	4b21      	ldr	r3, [pc, #132]	; (8007998 <__swbuf_r+0x98>)
 8007914:	429c      	cmp	r4, r3
 8007916:	d12b      	bne.n	8007970 <__swbuf_r+0x70>
 8007918:	686c      	ldr	r4, [r5, #4]
 800791a:	69a3      	ldr	r3, [r4, #24]
 800791c:	60a3      	str	r3, [r4, #8]
 800791e:	89a3      	ldrh	r3, [r4, #12]
 8007920:	071a      	lsls	r2, r3, #28
 8007922:	d52f      	bpl.n	8007984 <__swbuf_r+0x84>
 8007924:	6923      	ldr	r3, [r4, #16]
 8007926:	b36b      	cbz	r3, 8007984 <__swbuf_r+0x84>
 8007928:	6923      	ldr	r3, [r4, #16]
 800792a:	6820      	ldr	r0, [r4, #0]
 800792c:	1ac0      	subs	r0, r0, r3
 800792e:	6963      	ldr	r3, [r4, #20]
 8007930:	b2f6      	uxtb	r6, r6
 8007932:	4283      	cmp	r3, r0
 8007934:	4637      	mov	r7, r6
 8007936:	dc04      	bgt.n	8007942 <__swbuf_r+0x42>
 8007938:	4621      	mov	r1, r4
 800793a:	4628      	mov	r0, r5
 800793c:	f000 ff9e 	bl	800887c <_fflush_r>
 8007940:	bb30      	cbnz	r0, 8007990 <__swbuf_r+0x90>
 8007942:	68a3      	ldr	r3, [r4, #8]
 8007944:	3b01      	subs	r3, #1
 8007946:	60a3      	str	r3, [r4, #8]
 8007948:	6823      	ldr	r3, [r4, #0]
 800794a:	1c5a      	adds	r2, r3, #1
 800794c:	6022      	str	r2, [r4, #0]
 800794e:	701e      	strb	r6, [r3, #0]
 8007950:	6963      	ldr	r3, [r4, #20]
 8007952:	3001      	adds	r0, #1
 8007954:	4283      	cmp	r3, r0
 8007956:	d004      	beq.n	8007962 <__swbuf_r+0x62>
 8007958:	89a3      	ldrh	r3, [r4, #12]
 800795a:	07db      	lsls	r3, r3, #31
 800795c:	d506      	bpl.n	800796c <__swbuf_r+0x6c>
 800795e:	2e0a      	cmp	r6, #10
 8007960:	d104      	bne.n	800796c <__swbuf_r+0x6c>
 8007962:	4621      	mov	r1, r4
 8007964:	4628      	mov	r0, r5
 8007966:	f000 ff89 	bl	800887c <_fflush_r>
 800796a:	b988      	cbnz	r0, 8007990 <__swbuf_r+0x90>
 800796c:	4638      	mov	r0, r7
 800796e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007970:	4b0a      	ldr	r3, [pc, #40]	; (800799c <__swbuf_r+0x9c>)
 8007972:	429c      	cmp	r4, r3
 8007974:	d101      	bne.n	800797a <__swbuf_r+0x7a>
 8007976:	68ac      	ldr	r4, [r5, #8]
 8007978:	e7cf      	b.n	800791a <__swbuf_r+0x1a>
 800797a:	4b09      	ldr	r3, [pc, #36]	; (80079a0 <__swbuf_r+0xa0>)
 800797c:	429c      	cmp	r4, r3
 800797e:	bf08      	it	eq
 8007980:	68ec      	ldreq	r4, [r5, #12]
 8007982:	e7ca      	b.n	800791a <__swbuf_r+0x1a>
 8007984:	4621      	mov	r1, r4
 8007986:	4628      	mov	r0, r5
 8007988:	f000 f80c 	bl	80079a4 <__swsetup_r>
 800798c:	2800      	cmp	r0, #0
 800798e:	d0cb      	beq.n	8007928 <__swbuf_r+0x28>
 8007990:	f04f 37ff 	mov.w	r7, #4294967295
 8007994:	e7ea      	b.n	800796c <__swbuf_r+0x6c>
 8007996:	bf00      	nop
 8007998:	0800b13c 	.word	0x0800b13c
 800799c:	0800b15c 	.word	0x0800b15c
 80079a0:	0800b11c 	.word	0x0800b11c

080079a4 <__swsetup_r>:
 80079a4:	4b32      	ldr	r3, [pc, #200]	; (8007a70 <__swsetup_r+0xcc>)
 80079a6:	b570      	push	{r4, r5, r6, lr}
 80079a8:	681d      	ldr	r5, [r3, #0]
 80079aa:	4606      	mov	r6, r0
 80079ac:	460c      	mov	r4, r1
 80079ae:	b125      	cbz	r5, 80079ba <__swsetup_r+0x16>
 80079b0:	69ab      	ldr	r3, [r5, #24]
 80079b2:	b913      	cbnz	r3, 80079ba <__swsetup_r+0x16>
 80079b4:	4628      	mov	r0, r5
 80079b6:	f000 fff5 	bl	80089a4 <__sinit>
 80079ba:	4b2e      	ldr	r3, [pc, #184]	; (8007a74 <__swsetup_r+0xd0>)
 80079bc:	429c      	cmp	r4, r3
 80079be:	d10f      	bne.n	80079e0 <__swsetup_r+0x3c>
 80079c0:	686c      	ldr	r4, [r5, #4]
 80079c2:	89a3      	ldrh	r3, [r4, #12]
 80079c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80079c8:	0719      	lsls	r1, r3, #28
 80079ca:	d42c      	bmi.n	8007a26 <__swsetup_r+0x82>
 80079cc:	06dd      	lsls	r5, r3, #27
 80079ce:	d411      	bmi.n	80079f4 <__swsetup_r+0x50>
 80079d0:	2309      	movs	r3, #9
 80079d2:	6033      	str	r3, [r6, #0]
 80079d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80079d8:	81a3      	strh	r3, [r4, #12]
 80079da:	f04f 30ff 	mov.w	r0, #4294967295
 80079de:	e03e      	b.n	8007a5e <__swsetup_r+0xba>
 80079e0:	4b25      	ldr	r3, [pc, #148]	; (8007a78 <__swsetup_r+0xd4>)
 80079e2:	429c      	cmp	r4, r3
 80079e4:	d101      	bne.n	80079ea <__swsetup_r+0x46>
 80079e6:	68ac      	ldr	r4, [r5, #8]
 80079e8:	e7eb      	b.n	80079c2 <__swsetup_r+0x1e>
 80079ea:	4b24      	ldr	r3, [pc, #144]	; (8007a7c <__swsetup_r+0xd8>)
 80079ec:	429c      	cmp	r4, r3
 80079ee:	bf08      	it	eq
 80079f0:	68ec      	ldreq	r4, [r5, #12]
 80079f2:	e7e6      	b.n	80079c2 <__swsetup_r+0x1e>
 80079f4:	0758      	lsls	r0, r3, #29
 80079f6:	d512      	bpl.n	8007a1e <__swsetup_r+0x7a>
 80079f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80079fa:	b141      	cbz	r1, 8007a0e <__swsetup_r+0x6a>
 80079fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a00:	4299      	cmp	r1, r3
 8007a02:	d002      	beq.n	8007a0a <__swsetup_r+0x66>
 8007a04:	4630      	mov	r0, r6
 8007a06:	f7ff f9cb 	bl	8006da0 <_free_r>
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	6363      	str	r3, [r4, #52]	; 0x34
 8007a0e:	89a3      	ldrh	r3, [r4, #12]
 8007a10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007a14:	81a3      	strh	r3, [r4, #12]
 8007a16:	2300      	movs	r3, #0
 8007a18:	6063      	str	r3, [r4, #4]
 8007a1a:	6923      	ldr	r3, [r4, #16]
 8007a1c:	6023      	str	r3, [r4, #0]
 8007a1e:	89a3      	ldrh	r3, [r4, #12]
 8007a20:	f043 0308 	orr.w	r3, r3, #8
 8007a24:	81a3      	strh	r3, [r4, #12]
 8007a26:	6923      	ldr	r3, [r4, #16]
 8007a28:	b94b      	cbnz	r3, 8007a3e <__swsetup_r+0x9a>
 8007a2a:	89a3      	ldrh	r3, [r4, #12]
 8007a2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007a30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a34:	d003      	beq.n	8007a3e <__swsetup_r+0x9a>
 8007a36:	4621      	mov	r1, r4
 8007a38:	4630      	mov	r0, r6
 8007a3a:	f001 f87d 	bl	8008b38 <__smakebuf_r>
 8007a3e:	89a0      	ldrh	r0, [r4, #12]
 8007a40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a44:	f010 0301 	ands.w	r3, r0, #1
 8007a48:	d00a      	beq.n	8007a60 <__swsetup_r+0xbc>
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	60a3      	str	r3, [r4, #8]
 8007a4e:	6963      	ldr	r3, [r4, #20]
 8007a50:	425b      	negs	r3, r3
 8007a52:	61a3      	str	r3, [r4, #24]
 8007a54:	6923      	ldr	r3, [r4, #16]
 8007a56:	b943      	cbnz	r3, 8007a6a <__swsetup_r+0xc6>
 8007a58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007a5c:	d1ba      	bne.n	80079d4 <__swsetup_r+0x30>
 8007a5e:	bd70      	pop	{r4, r5, r6, pc}
 8007a60:	0781      	lsls	r1, r0, #30
 8007a62:	bf58      	it	pl
 8007a64:	6963      	ldrpl	r3, [r4, #20]
 8007a66:	60a3      	str	r3, [r4, #8]
 8007a68:	e7f4      	b.n	8007a54 <__swsetup_r+0xb0>
 8007a6a:	2000      	movs	r0, #0
 8007a6c:	e7f7      	b.n	8007a5e <__swsetup_r+0xba>
 8007a6e:	bf00      	nop
 8007a70:	20001d9c 	.word	0x20001d9c
 8007a74:	0800b13c 	.word	0x0800b13c
 8007a78:	0800b15c 	.word	0x0800b15c
 8007a7c:	0800b11c 	.word	0x0800b11c

08007a80 <quorem>:
 8007a80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a84:	6903      	ldr	r3, [r0, #16]
 8007a86:	690c      	ldr	r4, [r1, #16]
 8007a88:	42a3      	cmp	r3, r4
 8007a8a:	4607      	mov	r7, r0
 8007a8c:	f2c0 8081 	blt.w	8007b92 <quorem+0x112>
 8007a90:	3c01      	subs	r4, #1
 8007a92:	f101 0814 	add.w	r8, r1, #20
 8007a96:	f100 0514 	add.w	r5, r0, #20
 8007a9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a9e:	9301      	str	r3, [sp, #4]
 8007aa0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007aa4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007aa8:	3301      	adds	r3, #1
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007ab0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ab4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ab8:	d331      	bcc.n	8007b1e <quorem+0x9e>
 8007aba:	f04f 0e00 	mov.w	lr, #0
 8007abe:	4640      	mov	r0, r8
 8007ac0:	46ac      	mov	ip, r5
 8007ac2:	46f2      	mov	sl, lr
 8007ac4:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ac8:	b293      	uxth	r3, r2
 8007aca:	fb06 e303 	mla	r3, r6, r3, lr
 8007ace:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	ebaa 0303 	sub.w	r3, sl, r3
 8007ad8:	0c12      	lsrs	r2, r2, #16
 8007ada:	f8dc a000 	ldr.w	sl, [ip]
 8007ade:	fb06 e202 	mla	r2, r6, r2, lr
 8007ae2:	fa13 f38a 	uxtah	r3, r3, sl
 8007ae6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007aea:	fa1f fa82 	uxth.w	sl, r2
 8007aee:	f8dc 2000 	ldr.w	r2, [ip]
 8007af2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007af6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b00:	4581      	cmp	r9, r0
 8007b02:	f84c 3b04 	str.w	r3, [ip], #4
 8007b06:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007b0a:	d2db      	bcs.n	8007ac4 <quorem+0x44>
 8007b0c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007b10:	b92b      	cbnz	r3, 8007b1e <quorem+0x9e>
 8007b12:	9b01      	ldr	r3, [sp, #4]
 8007b14:	3b04      	subs	r3, #4
 8007b16:	429d      	cmp	r5, r3
 8007b18:	461a      	mov	r2, r3
 8007b1a:	d32e      	bcc.n	8007b7a <quorem+0xfa>
 8007b1c:	613c      	str	r4, [r7, #16]
 8007b1e:	4638      	mov	r0, r7
 8007b20:	f001 fad4 	bl	80090cc <__mcmp>
 8007b24:	2800      	cmp	r0, #0
 8007b26:	db24      	blt.n	8007b72 <quorem+0xf2>
 8007b28:	3601      	adds	r6, #1
 8007b2a:	4628      	mov	r0, r5
 8007b2c:	f04f 0c00 	mov.w	ip, #0
 8007b30:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b34:	f8d0 e000 	ldr.w	lr, [r0]
 8007b38:	b293      	uxth	r3, r2
 8007b3a:	ebac 0303 	sub.w	r3, ip, r3
 8007b3e:	0c12      	lsrs	r2, r2, #16
 8007b40:	fa13 f38e 	uxtah	r3, r3, lr
 8007b44:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007b48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b52:	45c1      	cmp	r9, r8
 8007b54:	f840 3b04 	str.w	r3, [r0], #4
 8007b58:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007b5c:	d2e8      	bcs.n	8007b30 <quorem+0xb0>
 8007b5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b66:	b922      	cbnz	r2, 8007b72 <quorem+0xf2>
 8007b68:	3b04      	subs	r3, #4
 8007b6a:	429d      	cmp	r5, r3
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	d30a      	bcc.n	8007b86 <quorem+0x106>
 8007b70:	613c      	str	r4, [r7, #16]
 8007b72:	4630      	mov	r0, r6
 8007b74:	b003      	add	sp, #12
 8007b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b7a:	6812      	ldr	r2, [r2, #0]
 8007b7c:	3b04      	subs	r3, #4
 8007b7e:	2a00      	cmp	r2, #0
 8007b80:	d1cc      	bne.n	8007b1c <quorem+0x9c>
 8007b82:	3c01      	subs	r4, #1
 8007b84:	e7c7      	b.n	8007b16 <quorem+0x96>
 8007b86:	6812      	ldr	r2, [r2, #0]
 8007b88:	3b04      	subs	r3, #4
 8007b8a:	2a00      	cmp	r2, #0
 8007b8c:	d1f0      	bne.n	8007b70 <quorem+0xf0>
 8007b8e:	3c01      	subs	r4, #1
 8007b90:	e7eb      	b.n	8007b6a <quorem+0xea>
 8007b92:	2000      	movs	r0, #0
 8007b94:	e7ee      	b.n	8007b74 <quorem+0xf4>
	...

08007b98 <_dtoa_r>:
 8007b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b9c:	ed2d 8b02 	vpush	{d8}
 8007ba0:	ec57 6b10 	vmov	r6, r7, d0
 8007ba4:	b095      	sub	sp, #84	; 0x54
 8007ba6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007ba8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007bac:	9105      	str	r1, [sp, #20]
 8007bae:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007bb2:	4604      	mov	r4, r0
 8007bb4:	9209      	str	r2, [sp, #36]	; 0x24
 8007bb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bb8:	b975      	cbnz	r5, 8007bd8 <_dtoa_r+0x40>
 8007bba:	2010      	movs	r0, #16
 8007bbc:	f7ff f8d2 	bl	8006d64 <malloc>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	6260      	str	r0, [r4, #36]	; 0x24
 8007bc4:	b920      	cbnz	r0, 8007bd0 <_dtoa_r+0x38>
 8007bc6:	4bb2      	ldr	r3, [pc, #712]	; (8007e90 <_dtoa_r+0x2f8>)
 8007bc8:	21ea      	movs	r1, #234	; 0xea
 8007bca:	48b2      	ldr	r0, [pc, #712]	; (8007e94 <_dtoa_r+0x2fc>)
 8007bcc:	f001 fc2c 	bl	8009428 <__assert_func>
 8007bd0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007bd4:	6005      	str	r5, [r0, #0]
 8007bd6:	60c5      	str	r5, [r0, #12]
 8007bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bda:	6819      	ldr	r1, [r3, #0]
 8007bdc:	b151      	cbz	r1, 8007bf4 <_dtoa_r+0x5c>
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	604a      	str	r2, [r1, #4]
 8007be2:	2301      	movs	r3, #1
 8007be4:	4093      	lsls	r3, r2
 8007be6:	608b      	str	r3, [r1, #8]
 8007be8:	4620      	mov	r0, r4
 8007bea:	f001 f831 	bl	8008c50 <_Bfree>
 8007bee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	601a      	str	r2, [r3, #0]
 8007bf4:	1e3b      	subs	r3, r7, #0
 8007bf6:	bfb9      	ittee	lt
 8007bf8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007bfc:	9303      	strlt	r3, [sp, #12]
 8007bfe:	2300      	movge	r3, #0
 8007c00:	f8c8 3000 	strge.w	r3, [r8]
 8007c04:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007c08:	4ba3      	ldr	r3, [pc, #652]	; (8007e98 <_dtoa_r+0x300>)
 8007c0a:	bfbc      	itt	lt
 8007c0c:	2201      	movlt	r2, #1
 8007c0e:	f8c8 2000 	strlt.w	r2, [r8]
 8007c12:	ea33 0309 	bics.w	r3, r3, r9
 8007c16:	d11b      	bne.n	8007c50 <_dtoa_r+0xb8>
 8007c18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c1a:	f242 730f 	movw	r3, #9999	; 0x270f
 8007c1e:	6013      	str	r3, [r2, #0]
 8007c20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c24:	4333      	orrs	r3, r6
 8007c26:	f000 857a 	beq.w	800871e <_dtoa_r+0xb86>
 8007c2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c2c:	b963      	cbnz	r3, 8007c48 <_dtoa_r+0xb0>
 8007c2e:	4b9b      	ldr	r3, [pc, #620]	; (8007e9c <_dtoa_r+0x304>)
 8007c30:	e024      	b.n	8007c7c <_dtoa_r+0xe4>
 8007c32:	4b9b      	ldr	r3, [pc, #620]	; (8007ea0 <_dtoa_r+0x308>)
 8007c34:	9300      	str	r3, [sp, #0]
 8007c36:	3308      	adds	r3, #8
 8007c38:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007c3a:	6013      	str	r3, [r2, #0]
 8007c3c:	9800      	ldr	r0, [sp, #0]
 8007c3e:	b015      	add	sp, #84	; 0x54
 8007c40:	ecbd 8b02 	vpop	{d8}
 8007c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c48:	4b94      	ldr	r3, [pc, #592]	; (8007e9c <_dtoa_r+0x304>)
 8007c4a:	9300      	str	r3, [sp, #0]
 8007c4c:	3303      	adds	r3, #3
 8007c4e:	e7f3      	b.n	8007c38 <_dtoa_r+0xa0>
 8007c50:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c54:	2200      	movs	r2, #0
 8007c56:	ec51 0b17 	vmov	r0, r1, d7
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007c60:	f7f8 ff5a 	bl	8000b18 <__aeabi_dcmpeq>
 8007c64:	4680      	mov	r8, r0
 8007c66:	b158      	cbz	r0, 8007c80 <_dtoa_r+0xe8>
 8007c68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	6013      	str	r3, [r2, #0]
 8007c6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f000 8551 	beq.w	8008718 <_dtoa_r+0xb80>
 8007c76:	488b      	ldr	r0, [pc, #556]	; (8007ea4 <_dtoa_r+0x30c>)
 8007c78:	6018      	str	r0, [r3, #0]
 8007c7a:	1e43      	subs	r3, r0, #1
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	e7dd      	b.n	8007c3c <_dtoa_r+0xa4>
 8007c80:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007c84:	aa12      	add	r2, sp, #72	; 0x48
 8007c86:	a913      	add	r1, sp, #76	; 0x4c
 8007c88:	4620      	mov	r0, r4
 8007c8a:	f001 fac3 	bl	8009214 <__d2b>
 8007c8e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c92:	4683      	mov	fp, r0
 8007c94:	2d00      	cmp	r5, #0
 8007c96:	d07c      	beq.n	8007d92 <_dtoa_r+0x1fa>
 8007c98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c9a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007c9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ca2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007ca6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007caa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007cae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007cb2:	4b7d      	ldr	r3, [pc, #500]	; (8007ea8 <_dtoa_r+0x310>)
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	4639      	mov	r1, r7
 8007cba:	f7f8 fb0d 	bl	80002d8 <__aeabi_dsub>
 8007cbe:	a36e      	add	r3, pc, #440	; (adr r3, 8007e78 <_dtoa_r+0x2e0>)
 8007cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc4:	f7f8 fcc0 	bl	8000648 <__aeabi_dmul>
 8007cc8:	a36d      	add	r3, pc, #436	; (adr r3, 8007e80 <_dtoa_r+0x2e8>)
 8007cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cce:	f7f8 fb05 	bl	80002dc <__adddf3>
 8007cd2:	4606      	mov	r6, r0
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	460f      	mov	r7, r1
 8007cd8:	f7f8 fc4c 	bl	8000574 <__aeabi_i2d>
 8007cdc:	a36a      	add	r3, pc, #424	; (adr r3, 8007e88 <_dtoa_r+0x2f0>)
 8007cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce2:	f7f8 fcb1 	bl	8000648 <__aeabi_dmul>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	460b      	mov	r3, r1
 8007cea:	4630      	mov	r0, r6
 8007cec:	4639      	mov	r1, r7
 8007cee:	f7f8 faf5 	bl	80002dc <__adddf3>
 8007cf2:	4606      	mov	r6, r0
 8007cf4:	460f      	mov	r7, r1
 8007cf6:	f7f8 ff57 	bl	8000ba8 <__aeabi_d2iz>
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	4682      	mov	sl, r0
 8007cfe:	2300      	movs	r3, #0
 8007d00:	4630      	mov	r0, r6
 8007d02:	4639      	mov	r1, r7
 8007d04:	f7f8 ff12 	bl	8000b2c <__aeabi_dcmplt>
 8007d08:	b148      	cbz	r0, 8007d1e <_dtoa_r+0x186>
 8007d0a:	4650      	mov	r0, sl
 8007d0c:	f7f8 fc32 	bl	8000574 <__aeabi_i2d>
 8007d10:	4632      	mov	r2, r6
 8007d12:	463b      	mov	r3, r7
 8007d14:	f7f8 ff00 	bl	8000b18 <__aeabi_dcmpeq>
 8007d18:	b908      	cbnz	r0, 8007d1e <_dtoa_r+0x186>
 8007d1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d1e:	f1ba 0f16 	cmp.w	sl, #22
 8007d22:	d854      	bhi.n	8007dce <_dtoa_r+0x236>
 8007d24:	4b61      	ldr	r3, [pc, #388]	; (8007eac <_dtoa_r+0x314>)
 8007d26:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007d32:	f7f8 fefb 	bl	8000b2c <__aeabi_dcmplt>
 8007d36:	2800      	cmp	r0, #0
 8007d38:	d04b      	beq.n	8007dd2 <_dtoa_r+0x23a>
 8007d3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d3e:	2300      	movs	r3, #0
 8007d40:	930e      	str	r3, [sp, #56]	; 0x38
 8007d42:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d44:	1b5d      	subs	r5, r3, r5
 8007d46:	1e6b      	subs	r3, r5, #1
 8007d48:	9304      	str	r3, [sp, #16]
 8007d4a:	bf43      	ittte	mi
 8007d4c:	2300      	movmi	r3, #0
 8007d4e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007d52:	9304      	strmi	r3, [sp, #16]
 8007d54:	f04f 0800 	movpl.w	r8, #0
 8007d58:	f1ba 0f00 	cmp.w	sl, #0
 8007d5c:	db3b      	blt.n	8007dd6 <_dtoa_r+0x23e>
 8007d5e:	9b04      	ldr	r3, [sp, #16]
 8007d60:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007d64:	4453      	add	r3, sl
 8007d66:	9304      	str	r3, [sp, #16]
 8007d68:	2300      	movs	r3, #0
 8007d6a:	9306      	str	r3, [sp, #24]
 8007d6c:	9b05      	ldr	r3, [sp, #20]
 8007d6e:	2b09      	cmp	r3, #9
 8007d70:	d869      	bhi.n	8007e46 <_dtoa_r+0x2ae>
 8007d72:	2b05      	cmp	r3, #5
 8007d74:	bfc4      	itt	gt
 8007d76:	3b04      	subgt	r3, #4
 8007d78:	9305      	strgt	r3, [sp, #20]
 8007d7a:	9b05      	ldr	r3, [sp, #20]
 8007d7c:	f1a3 0302 	sub.w	r3, r3, #2
 8007d80:	bfcc      	ite	gt
 8007d82:	2500      	movgt	r5, #0
 8007d84:	2501      	movle	r5, #1
 8007d86:	2b03      	cmp	r3, #3
 8007d88:	d869      	bhi.n	8007e5e <_dtoa_r+0x2c6>
 8007d8a:	e8df f003 	tbb	[pc, r3]
 8007d8e:	4e2c      	.short	0x4e2c
 8007d90:	5a4c      	.short	0x5a4c
 8007d92:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007d96:	441d      	add	r5, r3
 8007d98:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007d9c:	2b20      	cmp	r3, #32
 8007d9e:	bfc1      	itttt	gt
 8007da0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007da4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007da8:	fa09 f303 	lslgt.w	r3, r9, r3
 8007dac:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007db0:	bfda      	itte	le
 8007db2:	f1c3 0320 	rsble	r3, r3, #32
 8007db6:	fa06 f003 	lslle.w	r0, r6, r3
 8007dba:	4318      	orrgt	r0, r3
 8007dbc:	f7f8 fbca 	bl	8000554 <__aeabi_ui2d>
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	4606      	mov	r6, r0
 8007dc4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007dc8:	3d01      	subs	r5, #1
 8007dca:	9310      	str	r3, [sp, #64]	; 0x40
 8007dcc:	e771      	b.n	8007cb2 <_dtoa_r+0x11a>
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e7b6      	b.n	8007d40 <_dtoa_r+0x1a8>
 8007dd2:	900e      	str	r0, [sp, #56]	; 0x38
 8007dd4:	e7b5      	b.n	8007d42 <_dtoa_r+0x1aa>
 8007dd6:	f1ca 0300 	rsb	r3, sl, #0
 8007dda:	9306      	str	r3, [sp, #24]
 8007ddc:	2300      	movs	r3, #0
 8007dde:	eba8 080a 	sub.w	r8, r8, sl
 8007de2:	930d      	str	r3, [sp, #52]	; 0x34
 8007de4:	e7c2      	b.n	8007d6c <_dtoa_r+0x1d4>
 8007de6:	2300      	movs	r3, #0
 8007de8:	9308      	str	r3, [sp, #32]
 8007dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	dc39      	bgt.n	8007e64 <_dtoa_r+0x2cc>
 8007df0:	f04f 0901 	mov.w	r9, #1
 8007df4:	f8cd 9004 	str.w	r9, [sp, #4]
 8007df8:	464b      	mov	r3, r9
 8007dfa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007dfe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007e00:	2200      	movs	r2, #0
 8007e02:	6042      	str	r2, [r0, #4]
 8007e04:	2204      	movs	r2, #4
 8007e06:	f102 0614 	add.w	r6, r2, #20
 8007e0a:	429e      	cmp	r6, r3
 8007e0c:	6841      	ldr	r1, [r0, #4]
 8007e0e:	d92f      	bls.n	8007e70 <_dtoa_r+0x2d8>
 8007e10:	4620      	mov	r0, r4
 8007e12:	f000 fedd 	bl	8008bd0 <_Balloc>
 8007e16:	9000      	str	r0, [sp, #0]
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	d14b      	bne.n	8007eb4 <_dtoa_r+0x31c>
 8007e1c:	4b24      	ldr	r3, [pc, #144]	; (8007eb0 <_dtoa_r+0x318>)
 8007e1e:	4602      	mov	r2, r0
 8007e20:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007e24:	e6d1      	b.n	8007bca <_dtoa_r+0x32>
 8007e26:	2301      	movs	r3, #1
 8007e28:	e7de      	b.n	8007de8 <_dtoa_r+0x250>
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	9308      	str	r3, [sp, #32]
 8007e2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e30:	eb0a 0903 	add.w	r9, sl, r3
 8007e34:	f109 0301 	add.w	r3, r9, #1
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	9301      	str	r3, [sp, #4]
 8007e3c:	bfb8      	it	lt
 8007e3e:	2301      	movlt	r3, #1
 8007e40:	e7dd      	b.n	8007dfe <_dtoa_r+0x266>
 8007e42:	2301      	movs	r3, #1
 8007e44:	e7f2      	b.n	8007e2c <_dtoa_r+0x294>
 8007e46:	2501      	movs	r5, #1
 8007e48:	2300      	movs	r3, #0
 8007e4a:	9305      	str	r3, [sp, #20]
 8007e4c:	9508      	str	r5, [sp, #32]
 8007e4e:	f04f 39ff 	mov.w	r9, #4294967295
 8007e52:	2200      	movs	r2, #0
 8007e54:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e58:	2312      	movs	r3, #18
 8007e5a:	9209      	str	r2, [sp, #36]	; 0x24
 8007e5c:	e7cf      	b.n	8007dfe <_dtoa_r+0x266>
 8007e5e:	2301      	movs	r3, #1
 8007e60:	9308      	str	r3, [sp, #32]
 8007e62:	e7f4      	b.n	8007e4e <_dtoa_r+0x2b6>
 8007e64:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007e68:	f8cd 9004 	str.w	r9, [sp, #4]
 8007e6c:	464b      	mov	r3, r9
 8007e6e:	e7c6      	b.n	8007dfe <_dtoa_r+0x266>
 8007e70:	3101      	adds	r1, #1
 8007e72:	6041      	str	r1, [r0, #4]
 8007e74:	0052      	lsls	r2, r2, #1
 8007e76:	e7c6      	b.n	8007e06 <_dtoa_r+0x26e>
 8007e78:	636f4361 	.word	0x636f4361
 8007e7c:	3fd287a7 	.word	0x3fd287a7
 8007e80:	8b60c8b3 	.word	0x8b60c8b3
 8007e84:	3fc68a28 	.word	0x3fc68a28
 8007e88:	509f79fb 	.word	0x509f79fb
 8007e8c:	3fd34413 	.word	0x3fd34413
 8007e90:	0800b095 	.word	0x0800b095
 8007e94:	0800b0ac 	.word	0x0800b0ac
 8007e98:	7ff00000 	.word	0x7ff00000
 8007e9c:	0800b091 	.word	0x0800b091
 8007ea0:	0800b088 	.word	0x0800b088
 8007ea4:	0800b065 	.word	0x0800b065
 8007ea8:	3ff80000 	.word	0x3ff80000
 8007eac:	0800b208 	.word	0x0800b208
 8007eb0:	0800b10b 	.word	0x0800b10b
 8007eb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007eb6:	9a00      	ldr	r2, [sp, #0]
 8007eb8:	601a      	str	r2, [r3, #0]
 8007eba:	9b01      	ldr	r3, [sp, #4]
 8007ebc:	2b0e      	cmp	r3, #14
 8007ebe:	f200 80ad 	bhi.w	800801c <_dtoa_r+0x484>
 8007ec2:	2d00      	cmp	r5, #0
 8007ec4:	f000 80aa 	beq.w	800801c <_dtoa_r+0x484>
 8007ec8:	f1ba 0f00 	cmp.w	sl, #0
 8007ecc:	dd36      	ble.n	8007f3c <_dtoa_r+0x3a4>
 8007ece:	4ac3      	ldr	r2, [pc, #780]	; (80081dc <_dtoa_r+0x644>)
 8007ed0:	f00a 030f 	and.w	r3, sl, #15
 8007ed4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007ed8:	ed93 7b00 	vldr	d7, [r3]
 8007edc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007ee0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007ee4:	eeb0 8a47 	vmov.f32	s16, s14
 8007ee8:	eef0 8a67 	vmov.f32	s17, s15
 8007eec:	d016      	beq.n	8007f1c <_dtoa_r+0x384>
 8007eee:	4bbc      	ldr	r3, [pc, #752]	; (80081e0 <_dtoa_r+0x648>)
 8007ef0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ef4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ef8:	f7f8 fcd0 	bl	800089c <__aeabi_ddiv>
 8007efc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f00:	f007 070f 	and.w	r7, r7, #15
 8007f04:	2503      	movs	r5, #3
 8007f06:	4eb6      	ldr	r6, [pc, #728]	; (80081e0 <_dtoa_r+0x648>)
 8007f08:	b957      	cbnz	r7, 8007f20 <_dtoa_r+0x388>
 8007f0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f0e:	ec53 2b18 	vmov	r2, r3, d8
 8007f12:	f7f8 fcc3 	bl	800089c <__aeabi_ddiv>
 8007f16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f1a:	e029      	b.n	8007f70 <_dtoa_r+0x3d8>
 8007f1c:	2502      	movs	r5, #2
 8007f1e:	e7f2      	b.n	8007f06 <_dtoa_r+0x36e>
 8007f20:	07f9      	lsls	r1, r7, #31
 8007f22:	d508      	bpl.n	8007f36 <_dtoa_r+0x39e>
 8007f24:	ec51 0b18 	vmov	r0, r1, d8
 8007f28:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f2c:	f7f8 fb8c 	bl	8000648 <__aeabi_dmul>
 8007f30:	ec41 0b18 	vmov	d8, r0, r1
 8007f34:	3501      	adds	r5, #1
 8007f36:	107f      	asrs	r7, r7, #1
 8007f38:	3608      	adds	r6, #8
 8007f3a:	e7e5      	b.n	8007f08 <_dtoa_r+0x370>
 8007f3c:	f000 80a6 	beq.w	800808c <_dtoa_r+0x4f4>
 8007f40:	f1ca 0600 	rsb	r6, sl, #0
 8007f44:	4ba5      	ldr	r3, [pc, #660]	; (80081dc <_dtoa_r+0x644>)
 8007f46:	4fa6      	ldr	r7, [pc, #664]	; (80081e0 <_dtoa_r+0x648>)
 8007f48:	f006 020f 	and.w	r2, r6, #15
 8007f4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f54:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007f58:	f7f8 fb76 	bl	8000648 <__aeabi_dmul>
 8007f5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f60:	1136      	asrs	r6, r6, #4
 8007f62:	2300      	movs	r3, #0
 8007f64:	2502      	movs	r5, #2
 8007f66:	2e00      	cmp	r6, #0
 8007f68:	f040 8085 	bne.w	8008076 <_dtoa_r+0x4de>
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1d2      	bne.n	8007f16 <_dtoa_r+0x37e>
 8007f70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	f000 808c 	beq.w	8008090 <_dtoa_r+0x4f8>
 8007f78:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f7c:	4b99      	ldr	r3, [pc, #612]	; (80081e4 <_dtoa_r+0x64c>)
 8007f7e:	2200      	movs	r2, #0
 8007f80:	4630      	mov	r0, r6
 8007f82:	4639      	mov	r1, r7
 8007f84:	f7f8 fdd2 	bl	8000b2c <__aeabi_dcmplt>
 8007f88:	2800      	cmp	r0, #0
 8007f8a:	f000 8081 	beq.w	8008090 <_dtoa_r+0x4f8>
 8007f8e:	9b01      	ldr	r3, [sp, #4]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d07d      	beq.n	8008090 <_dtoa_r+0x4f8>
 8007f94:	f1b9 0f00 	cmp.w	r9, #0
 8007f98:	dd3c      	ble.n	8008014 <_dtoa_r+0x47c>
 8007f9a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007f9e:	9307      	str	r3, [sp, #28]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	4b91      	ldr	r3, [pc, #580]	; (80081e8 <_dtoa_r+0x650>)
 8007fa4:	4630      	mov	r0, r6
 8007fa6:	4639      	mov	r1, r7
 8007fa8:	f7f8 fb4e 	bl	8000648 <__aeabi_dmul>
 8007fac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fb0:	3501      	adds	r5, #1
 8007fb2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007fb6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007fba:	4628      	mov	r0, r5
 8007fbc:	f7f8 fada 	bl	8000574 <__aeabi_i2d>
 8007fc0:	4632      	mov	r2, r6
 8007fc2:	463b      	mov	r3, r7
 8007fc4:	f7f8 fb40 	bl	8000648 <__aeabi_dmul>
 8007fc8:	4b88      	ldr	r3, [pc, #544]	; (80081ec <_dtoa_r+0x654>)
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f7f8 f986 	bl	80002dc <__adddf3>
 8007fd0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007fd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fd8:	9303      	str	r3, [sp, #12]
 8007fda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d15c      	bne.n	800809a <_dtoa_r+0x502>
 8007fe0:	4b83      	ldr	r3, [pc, #524]	; (80081f0 <_dtoa_r+0x658>)
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	4630      	mov	r0, r6
 8007fe6:	4639      	mov	r1, r7
 8007fe8:	f7f8 f976 	bl	80002d8 <__aeabi_dsub>
 8007fec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ff0:	4606      	mov	r6, r0
 8007ff2:	460f      	mov	r7, r1
 8007ff4:	f7f8 fdb8 	bl	8000b68 <__aeabi_dcmpgt>
 8007ff8:	2800      	cmp	r0, #0
 8007ffa:	f040 8296 	bne.w	800852a <_dtoa_r+0x992>
 8007ffe:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008002:	4630      	mov	r0, r6
 8008004:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008008:	4639      	mov	r1, r7
 800800a:	f7f8 fd8f 	bl	8000b2c <__aeabi_dcmplt>
 800800e:	2800      	cmp	r0, #0
 8008010:	f040 8288 	bne.w	8008524 <_dtoa_r+0x98c>
 8008014:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008018:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800801c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800801e:	2b00      	cmp	r3, #0
 8008020:	f2c0 8158 	blt.w	80082d4 <_dtoa_r+0x73c>
 8008024:	f1ba 0f0e 	cmp.w	sl, #14
 8008028:	f300 8154 	bgt.w	80082d4 <_dtoa_r+0x73c>
 800802c:	4b6b      	ldr	r3, [pc, #428]	; (80081dc <_dtoa_r+0x644>)
 800802e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008032:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008038:	2b00      	cmp	r3, #0
 800803a:	f280 80e3 	bge.w	8008204 <_dtoa_r+0x66c>
 800803e:	9b01      	ldr	r3, [sp, #4]
 8008040:	2b00      	cmp	r3, #0
 8008042:	f300 80df 	bgt.w	8008204 <_dtoa_r+0x66c>
 8008046:	f040 826d 	bne.w	8008524 <_dtoa_r+0x98c>
 800804a:	4b69      	ldr	r3, [pc, #420]	; (80081f0 <_dtoa_r+0x658>)
 800804c:	2200      	movs	r2, #0
 800804e:	4640      	mov	r0, r8
 8008050:	4649      	mov	r1, r9
 8008052:	f7f8 faf9 	bl	8000648 <__aeabi_dmul>
 8008056:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800805a:	f7f8 fd7b 	bl	8000b54 <__aeabi_dcmpge>
 800805e:	9e01      	ldr	r6, [sp, #4]
 8008060:	4637      	mov	r7, r6
 8008062:	2800      	cmp	r0, #0
 8008064:	f040 8243 	bne.w	80084ee <_dtoa_r+0x956>
 8008068:	9d00      	ldr	r5, [sp, #0]
 800806a:	2331      	movs	r3, #49	; 0x31
 800806c:	f805 3b01 	strb.w	r3, [r5], #1
 8008070:	f10a 0a01 	add.w	sl, sl, #1
 8008074:	e23f      	b.n	80084f6 <_dtoa_r+0x95e>
 8008076:	07f2      	lsls	r2, r6, #31
 8008078:	d505      	bpl.n	8008086 <_dtoa_r+0x4ee>
 800807a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800807e:	f7f8 fae3 	bl	8000648 <__aeabi_dmul>
 8008082:	3501      	adds	r5, #1
 8008084:	2301      	movs	r3, #1
 8008086:	1076      	asrs	r6, r6, #1
 8008088:	3708      	adds	r7, #8
 800808a:	e76c      	b.n	8007f66 <_dtoa_r+0x3ce>
 800808c:	2502      	movs	r5, #2
 800808e:	e76f      	b.n	8007f70 <_dtoa_r+0x3d8>
 8008090:	9b01      	ldr	r3, [sp, #4]
 8008092:	f8cd a01c 	str.w	sl, [sp, #28]
 8008096:	930c      	str	r3, [sp, #48]	; 0x30
 8008098:	e78d      	b.n	8007fb6 <_dtoa_r+0x41e>
 800809a:	9900      	ldr	r1, [sp, #0]
 800809c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800809e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80080a0:	4b4e      	ldr	r3, [pc, #312]	; (80081dc <_dtoa_r+0x644>)
 80080a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80080a6:	4401      	add	r1, r0
 80080a8:	9102      	str	r1, [sp, #8]
 80080aa:	9908      	ldr	r1, [sp, #32]
 80080ac:	eeb0 8a47 	vmov.f32	s16, s14
 80080b0:	eef0 8a67 	vmov.f32	s17, s15
 80080b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80080bc:	2900      	cmp	r1, #0
 80080be:	d045      	beq.n	800814c <_dtoa_r+0x5b4>
 80080c0:	494c      	ldr	r1, [pc, #304]	; (80081f4 <_dtoa_r+0x65c>)
 80080c2:	2000      	movs	r0, #0
 80080c4:	f7f8 fbea 	bl	800089c <__aeabi_ddiv>
 80080c8:	ec53 2b18 	vmov	r2, r3, d8
 80080cc:	f7f8 f904 	bl	80002d8 <__aeabi_dsub>
 80080d0:	9d00      	ldr	r5, [sp, #0]
 80080d2:	ec41 0b18 	vmov	d8, r0, r1
 80080d6:	4639      	mov	r1, r7
 80080d8:	4630      	mov	r0, r6
 80080da:	f7f8 fd65 	bl	8000ba8 <__aeabi_d2iz>
 80080de:	900c      	str	r0, [sp, #48]	; 0x30
 80080e0:	f7f8 fa48 	bl	8000574 <__aeabi_i2d>
 80080e4:	4602      	mov	r2, r0
 80080e6:	460b      	mov	r3, r1
 80080e8:	4630      	mov	r0, r6
 80080ea:	4639      	mov	r1, r7
 80080ec:	f7f8 f8f4 	bl	80002d8 <__aeabi_dsub>
 80080f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080f2:	3330      	adds	r3, #48	; 0x30
 80080f4:	f805 3b01 	strb.w	r3, [r5], #1
 80080f8:	ec53 2b18 	vmov	r2, r3, d8
 80080fc:	4606      	mov	r6, r0
 80080fe:	460f      	mov	r7, r1
 8008100:	f7f8 fd14 	bl	8000b2c <__aeabi_dcmplt>
 8008104:	2800      	cmp	r0, #0
 8008106:	d165      	bne.n	80081d4 <_dtoa_r+0x63c>
 8008108:	4632      	mov	r2, r6
 800810a:	463b      	mov	r3, r7
 800810c:	4935      	ldr	r1, [pc, #212]	; (80081e4 <_dtoa_r+0x64c>)
 800810e:	2000      	movs	r0, #0
 8008110:	f7f8 f8e2 	bl	80002d8 <__aeabi_dsub>
 8008114:	ec53 2b18 	vmov	r2, r3, d8
 8008118:	f7f8 fd08 	bl	8000b2c <__aeabi_dcmplt>
 800811c:	2800      	cmp	r0, #0
 800811e:	f040 80b9 	bne.w	8008294 <_dtoa_r+0x6fc>
 8008122:	9b02      	ldr	r3, [sp, #8]
 8008124:	429d      	cmp	r5, r3
 8008126:	f43f af75 	beq.w	8008014 <_dtoa_r+0x47c>
 800812a:	4b2f      	ldr	r3, [pc, #188]	; (80081e8 <_dtoa_r+0x650>)
 800812c:	ec51 0b18 	vmov	r0, r1, d8
 8008130:	2200      	movs	r2, #0
 8008132:	f7f8 fa89 	bl	8000648 <__aeabi_dmul>
 8008136:	4b2c      	ldr	r3, [pc, #176]	; (80081e8 <_dtoa_r+0x650>)
 8008138:	ec41 0b18 	vmov	d8, r0, r1
 800813c:	2200      	movs	r2, #0
 800813e:	4630      	mov	r0, r6
 8008140:	4639      	mov	r1, r7
 8008142:	f7f8 fa81 	bl	8000648 <__aeabi_dmul>
 8008146:	4606      	mov	r6, r0
 8008148:	460f      	mov	r7, r1
 800814a:	e7c4      	b.n	80080d6 <_dtoa_r+0x53e>
 800814c:	ec51 0b17 	vmov	r0, r1, d7
 8008150:	f7f8 fa7a 	bl	8000648 <__aeabi_dmul>
 8008154:	9b02      	ldr	r3, [sp, #8]
 8008156:	9d00      	ldr	r5, [sp, #0]
 8008158:	930c      	str	r3, [sp, #48]	; 0x30
 800815a:	ec41 0b18 	vmov	d8, r0, r1
 800815e:	4639      	mov	r1, r7
 8008160:	4630      	mov	r0, r6
 8008162:	f7f8 fd21 	bl	8000ba8 <__aeabi_d2iz>
 8008166:	9011      	str	r0, [sp, #68]	; 0x44
 8008168:	f7f8 fa04 	bl	8000574 <__aeabi_i2d>
 800816c:	4602      	mov	r2, r0
 800816e:	460b      	mov	r3, r1
 8008170:	4630      	mov	r0, r6
 8008172:	4639      	mov	r1, r7
 8008174:	f7f8 f8b0 	bl	80002d8 <__aeabi_dsub>
 8008178:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800817a:	3330      	adds	r3, #48	; 0x30
 800817c:	f805 3b01 	strb.w	r3, [r5], #1
 8008180:	9b02      	ldr	r3, [sp, #8]
 8008182:	429d      	cmp	r5, r3
 8008184:	4606      	mov	r6, r0
 8008186:	460f      	mov	r7, r1
 8008188:	f04f 0200 	mov.w	r2, #0
 800818c:	d134      	bne.n	80081f8 <_dtoa_r+0x660>
 800818e:	4b19      	ldr	r3, [pc, #100]	; (80081f4 <_dtoa_r+0x65c>)
 8008190:	ec51 0b18 	vmov	r0, r1, d8
 8008194:	f7f8 f8a2 	bl	80002dc <__adddf3>
 8008198:	4602      	mov	r2, r0
 800819a:	460b      	mov	r3, r1
 800819c:	4630      	mov	r0, r6
 800819e:	4639      	mov	r1, r7
 80081a0:	f7f8 fce2 	bl	8000b68 <__aeabi_dcmpgt>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	d175      	bne.n	8008294 <_dtoa_r+0x6fc>
 80081a8:	ec53 2b18 	vmov	r2, r3, d8
 80081ac:	4911      	ldr	r1, [pc, #68]	; (80081f4 <_dtoa_r+0x65c>)
 80081ae:	2000      	movs	r0, #0
 80081b0:	f7f8 f892 	bl	80002d8 <__aeabi_dsub>
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	4630      	mov	r0, r6
 80081ba:	4639      	mov	r1, r7
 80081bc:	f7f8 fcb6 	bl	8000b2c <__aeabi_dcmplt>
 80081c0:	2800      	cmp	r0, #0
 80081c2:	f43f af27 	beq.w	8008014 <_dtoa_r+0x47c>
 80081c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80081c8:	1e6b      	subs	r3, r5, #1
 80081ca:	930c      	str	r3, [sp, #48]	; 0x30
 80081cc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80081d0:	2b30      	cmp	r3, #48	; 0x30
 80081d2:	d0f8      	beq.n	80081c6 <_dtoa_r+0x62e>
 80081d4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80081d8:	e04a      	b.n	8008270 <_dtoa_r+0x6d8>
 80081da:	bf00      	nop
 80081dc:	0800b208 	.word	0x0800b208
 80081e0:	0800b1e0 	.word	0x0800b1e0
 80081e4:	3ff00000 	.word	0x3ff00000
 80081e8:	40240000 	.word	0x40240000
 80081ec:	401c0000 	.word	0x401c0000
 80081f0:	40140000 	.word	0x40140000
 80081f4:	3fe00000 	.word	0x3fe00000
 80081f8:	4baf      	ldr	r3, [pc, #700]	; (80084b8 <_dtoa_r+0x920>)
 80081fa:	f7f8 fa25 	bl	8000648 <__aeabi_dmul>
 80081fe:	4606      	mov	r6, r0
 8008200:	460f      	mov	r7, r1
 8008202:	e7ac      	b.n	800815e <_dtoa_r+0x5c6>
 8008204:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008208:	9d00      	ldr	r5, [sp, #0]
 800820a:	4642      	mov	r2, r8
 800820c:	464b      	mov	r3, r9
 800820e:	4630      	mov	r0, r6
 8008210:	4639      	mov	r1, r7
 8008212:	f7f8 fb43 	bl	800089c <__aeabi_ddiv>
 8008216:	f7f8 fcc7 	bl	8000ba8 <__aeabi_d2iz>
 800821a:	9002      	str	r0, [sp, #8]
 800821c:	f7f8 f9aa 	bl	8000574 <__aeabi_i2d>
 8008220:	4642      	mov	r2, r8
 8008222:	464b      	mov	r3, r9
 8008224:	f7f8 fa10 	bl	8000648 <__aeabi_dmul>
 8008228:	4602      	mov	r2, r0
 800822a:	460b      	mov	r3, r1
 800822c:	4630      	mov	r0, r6
 800822e:	4639      	mov	r1, r7
 8008230:	f7f8 f852 	bl	80002d8 <__aeabi_dsub>
 8008234:	9e02      	ldr	r6, [sp, #8]
 8008236:	9f01      	ldr	r7, [sp, #4]
 8008238:	3630      	adds	r6, #48	; 0x30
 800823a:	f805 6b01 	strb.w	r6, [r5], #1
 800823e:	9e00      	ldr	r6, [sp, #0]
 8008240:	1bae      	subs	r6, r5, r6
 8008242:	42b7      	cmp	r7, r6
 8008244:	4602      	mov	r2, r0
 8008246:	460b      	mov	r3, r1
 8008248:	d137      	bne.n	80082ba <_dtoa_r+0x722>
 800824a:	f7f8 f847 	bl	80002dc <__adddf3>
 800824e:	4642      	mov	r2, r8
 8008250:	464b      	mov	r3, r9
 8008252:	4606      	mov	r6, r0
 8008254:	460f      	mov	r7, r1
 8008256:	f7f8 fc87 	bl	8000b68 <__aeabi_dcmpgt>
 800825a:	b9c8      	cbnz	r0, 8008290 <_dtoa_r+0x6f8>
 800825c:	4642      	mov	r2, r8
 800825e:	464b      	mov	r3, r9
 8008260:	4630      	mov	r0, r6
 8008262:	4639      	mov	r1, r7
 8008264:	f7f8 fc58 	bl	8000b18 <__aeabi_dcmpeq>
 8008268:	b110      	cbz	r0, 8008270 <_dtoa_r+0x6d8>
 800826a:	9b02      	ldr	r3, [sp, #8]
 800826c:	07d9      	lsls	r1, r3, #31
 800826e:	d40f      	bmi.n	8008290 <_dtoa_r+0x6f8>
 8008270:	4620      	mov	r0, r4
 8008272:	4659      	mov	r1, fp
 8008274:	f000 fcec 	bl	8008c50 <_Bfree>
 8008278:	2300      	movs	r3, #0
 800827a:	702b      	strb	r3, [r5, #0]
 800827c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800827e:	f10a 0001 	add.w	r0, sl, #1
 8008282:	6018      	str	r0, [r3, #0]
 8008284:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008286:	2b00      	cmp	r3, #0
 8008288:	f43f acd8 	beq.w	8007c3c <_dtoa_r+0xa4>
 800828c:	601d      	str	r5, [r3, #0]
 800828e:	e4d5      	b.n	8007c3c <_dtoa_r+0xa4>
 8008290:	f8cd a01c 	str.w	sl, [sp, #28]
 8008294:	462b      	mov	r3, r5
 8008296:	461d      	mov	r5, r3
 8008298:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800829c:	2a39      	cmp	r2, #57	; 0x39
 800829e:	d108      	bne.n	80082b2 <_dtoa_r+0x71a>
 80082a0:	9a00      	ldr	r2, [sp, #0]
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d1f7      	bne.n	8008296 <_dtoa_r+0x6fe>
 80082a6:	9a07      	ldr	r2, [sp, #28]
 80082a8:	9900      	ldr	r1, [sp, #0]
 80082aa:	3201      	adds	r2, #1
 80082ac:	9207      	str	r2, [sp, #28]
 80082ae:	2230      	movs	r2, #48	; 0x30
 80082b0:	700a      	strb	r2, [r1, #0]
 80082b2:	781a      	ldrb	r2, [r3, #0]
 80082b4:	3201      	adds	r2, #1
 80082b6:	701a      	strb	r2, [r3, #0]
 80082b8:	e78c      	b.n	80081d4 <_dtoa_r+0x63c>
 80082ba:	4b7f      	ldr	r3, [pc, #508]	; (80084b8 <_dtoa_r+0x920>)
 80082bc:	2200      	movs	r2, #0
 80082be:	f7f8 f9c3 	bl	8000648 <__aeabi_dmul>
 80082c2:	2200      	movs	r2, #0
 80082c4:	2300      	movs	r3, #0
 80082c6:	4606      	mov	r6, r0
 80082c8:	460f      	mov	r7, r1
 80082ca:	f7f8 fc25 	bl	8000b18 <__aeabi_dcmpeq>
 80082ce:	2800      	cmp	r0, #0
 80082d0:	d09b      	beq.n	800820a <_dtoa_r+0x672>
 80082d2:	e7cd      	b.n	8008270 <_dtoa_r+0x6d8>
 80082d4:	9a08      	ldr	r2, [sp, #32]
 80082d6:	2a00      	cmp	r2, #0
 80082d8:	f000 80c4 	beq.w	8008464 <_dtoa_r+0x8cc>
 80082dc:	9a05      	ldr	r2, [sp, #20]
 80082de:	2a01      	cmp	r2, #1
 80082e0:	f300 80a8 	bgt.w	8008434 <_dtoa_r+0x89c>
 80082e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80082e6:	2a00      	cmp	r2, #0
 80082e8:	f000 80a0 	beq.w	800842c <_dtoa_r+0x894>
 80082ec:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80082f0:	9e06      	ldr	r6, [sp, #24]
 80082f2:	4645      	mov	r5, r8
 80082f4:	9a04      	ldr	r2, [sp, #16]
 80082f6:	2101      	movs	r1, #1
 80082f8:	441a      	add	r2, r3
 80082fa:	4620      	mov	r0, r4
 80082fc:	4498      	add	r8, r3
 80082fe:	9204      	str	r2, [sp, #16]
 8008300:	f000 fd62 	bl	8008dc8 <__i2b>
 8008304:	4607      	mov	r7, r0
 8008306:	2d00      	cmp	r5, #0
 8008308:	dd0b      	ble.n	8008322 <_dtoa_r+0x78a>
 800830a:	9b04      	ldr	r3, [sp, #16]
 800830c:	2b00      	cmp	r3, #0
 800830e:	dd08      	ble.n	8008322 <_dtoa_r+0x78a>
 8008310:	42ab      	cmp	r3, r5
 8008312:	9a04      	ldr	r2, [sp, #16]
 8008314:	bfa8      	it	ge
 8008316:	462b      	movge	r3, r5
 8008318:	eba8 0803 	sub.w	r8, r8, r3
 800831c:	1aed      	subs	r5, r5, r3
 800831e:	1ad3      	subs	r3, r2, r3
 8008320:	9304      	str	r3, [sp, #16]
 8008322:	9b06      	ldr	r3, [sp, #24]
 8008324:	b1fb      	cbz	r3, 8008366 <_dtoa_r+0x7ce>
 8008326:	9b08      	ldr	r3, [sp, #32]
 8008328:	2b00      	cmp	r3, #0
 800832a:	f000 809f 	beq.w	800846c <_dtoa_r+0x8d4>
 800832e:	2e00      	cmp	r6, #0
 8008330:	dd11      	ble.n	8008356 <_dtoa_r+0x7be>
 8008332:	4639      	mov	r1, r7
 8008334:	4632      	mov	r2, r6
 8008336:	4620      	mov	r0, r4
 8008338:	f000 fe02 	bl	8008f40 <__pow5mult>
 800833c:	465a      	mov	r2, fp
 800833e:	4601      	mov	r1, r0
 8008340:	4607      	mov	r7, r0
 8008342:	4620      	mov	r0, r4
 8008344:	f000 fd56 	bl	8008df4 <__multiply>
 8008348:	4659      	mov	r1, fp
 800834a:	9007      	str	r0, [sp, #28]
 800834c:	4620      	mov	r0, r4
 800834e:	f000 fc7f 	bl	8008c50 <_Bfree>
 8008352:	9b07      	ldr	r3, [sp, #28]
 8008354:	469b      	mov	fp, r3
 8008356:	9b06      	ldr	r3, [sp, #24]
 8008358:	1b9a      	subs	r2, r3, r6
 800835a:	d004      	beq.n	8008366 <_dtoa_r+0x7ce>
 800835c:	4659      	mov	r1, fp
 800835e:	4620      	mov	r0, r4
 8008360:	f000 fdee 	bl	8008f40 <__pow5mult>
 8008364:	4683      	mov	fp, r0
 8008366:	2101      	movs	r1, #1
 8008368:	4620      	mov	r0, r4
 800836a:	f000 fd2d 	bl	8008dc8 <__i2b>
 800836e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008370:	2b00      	cmp	r3, #0
 8008372:	4606      	mov	r6, r0
 8008374:	dd7c      	ble.n	8008470 <_dtoa_r+0x8d8>
 8008376:	461a      	mov	r2, r3
 8008378:	4601      	mov	r1, r0
 800837a:	4620      	mov	r0, r4
 800837c:	f000 fde0 	bl	8008f40 <__pow5mult>
 8008380:	9b05      	ldr	r3, [sp, #20]
 8008382:	2b01      	cmp	r3, #1
 8008384:	4606      	mov	r6, r0
 8008386:	dd76      	ble.n	8008476 <_dtoa_r+0x8de>
 8008388:	2300      	movs	r3, #0
 800838a:	9306      	str	r3, [sp, #24]
 800838c:	6933      	ldr	r3, [r6, #16]
 800838e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008392:	6918      	ldr	r0, [r3, #16]
 8008394:	f000 fcc8 	bl	8008d28 <__hi0bits>
 8008398:	f1c0 0020 	rsb	r0, r0, #32
 800839c:	9b04      	ldr	r3, [sp, #16]
 800839e:	4418      	add	r0, r3
 80083a0:	f010 001f 	ands.w	r0, r0, #31
 80083a4:	f000 8086 	beq.w	80084b4 <_dtoa_r+0x91c>
 80083a8:	f1c0 0320 	rsb	r3, r0, #32
 80083ac:	2b04      	cmp	r3, #4
 80083ae:	dd7f      	ble.n	80084b0 <_dtoa_r+0x918>
 80083b0:	f1c0 001c 	rsb	r0, r0, #28
 80083b4:	9b04      	ldr	r3, [sp, #16]
 80083b6:	4403      	add	r3, r0
 80083b8:	4480      	add	r8, r0
 80083ba:	4405      	add	r5, r0
 80083bc:	9304      	str	r3, [sp, #16]
 80083be:	f1b8 0f00 	cmp.w	r8, #0
 80083c2:	dd05      	ble.n	80083d0 <_dtoa_r+0x838>
 80083c4:	4659      	mov	r1, fp
 80083c6:	4642      	mov	r2, r8
 80083c8:	4620      	mov	r0, r4
 80083ca:	f000 fe13 	bl	8008ff4 <__lshift>
 80083ce:	4683      	mov	fp, r0
 80083d0:	9b04      	ldr	r3, [sp, #16]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	dd05      	ble.n	80083e2 <_dtoa_r+0x84a>
 80083d6:	4631      	mov	r1, r6
 80083d8:	461a      	mov	r2, r3
 80083da:	4620      	mov	r0, r4
 80083dc:	f000 fe0a 	bl	8008ff4 <__lshift>
 80083e0:	4606      	mov	r6, r0
 80083e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d069      	beq.n	80084bc <_dtoa_r+0x924>
 80083e8:	4631      	mov	r1, r6
 80083ea:	4658      	mov	r0, fp
 80083ec:	f000 fe6e 	bl	80090cc <__mcmp>
 80083f0:	2800      	cmp	r0, #0
 80083f2:	da63      	bge.n	80084bc <_dtoa_r+0x924>
 80083f4:	2300      	movs	r3, #0
 80083f6:	4659      	mov	r1, fp
 80083f8:	220a      	movs	r2, #10
 80083fa:	4620      	mov	r0, r4
 80083fc:	f000 fc4a 	bl	8008c94 <__multadd>
 8008400:	9b08      	ldr	r3, [sp, #32]
 8008402:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008406:	4683      	mov	fp, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	f000 818f 	beq.w	800872c <_dtoa_r+0xb94>
 800840e:	4639      	mov	r1, r7
 8008410:	2300      	movs	r3, #0
 8008412:	220a      	movs	r2, #10
 8008414:	4620      	mov	r0, r4
 8008416:	f000 fc3d 	bl	8008c94 <__multadd>
 800841a:	f1b9 0f00 	cmp.w	r9, #0
 800841e:	4607      	mov	r7, r0
 8008420:	f300 808e 	bgt.w	8008540 <_dtoa_r+0x9a8>
 8008424:	9b05      	ldr	r3, [sp, #20]
 8008426:	2b02      	cmp	r3, #2
 8008428:	dc50      	bgt.n	80084cc <_dtoa_r+0x934>
 800842a:	e089      	b.n	8008540 <_dtoa_r+0x9a8>
 800842c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800842e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008432:	e75d      	b.n	80082f0 <_dtoa_r+0x758>
 8008434:	9b01      	ldr	r3, [sp, #4]
 8008436:	1e5e      	subs	r6, r3, #1
 8008438:	9b06      	ldr	r3, [sp, #24]
 800843a:	42b3      	cmp	r3, r6
 800843c:	bfbf      	itttt	lt
 800843e:	9b06      	ldrlt	r3, [sp, #24]
 8008440:	9606      	strlt	r6, [sp, #24]
 8008442:	1af2      	sublt	r2, r6, r3
 8008444:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008446:	bfb6      	itet	lt
 8008448:	189b      	addlt	r3, r3, r2
 800844a:	1b9e      	subge	r6, r3, r6
 800844c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800844e:	9b01      	ldr	r3, [sp, #4]
 8008450:	bfb8      	it	lt
 8008452:	2600      	movlt	r6, #0
 8008454:	2b00      	cmp	r3, #0
 8008456:	bfb5      	itete	lt
 8008458:	eba8 0503 	sublt.w	r5, r8, r3
 800845c:	9b01      	ldrge	r3, [sp, #4]
 800845e:	2300      	movlt	r3, #0
 8008460:	4645      	movge	r5, r8
 8008462:	e747      	b.n	80082f4 <_dtoa_r+0x75c>
 8008464:	9e06      	ldr	r6, [sp, #24]
 8008466:	9f08      	ldr	r7, [sp, #32]
 8008468:	4645      	mov	r5, r8
 800846a:	e74c      	b.n	8008306 <_dtoa_r+0x76e>
 800846c:	9a06      	ldr	r2, [sp, #24]
 800846e:	e775      	b.n	800835c <_dtoa_r+0x7c4>
 8008470:	9b05      	ldr	r3, [sp, #20]
 8008472:	2b01      	cmp	r3, #1
 8008474:	dc18      	bgt.n	80084a8 <_dtoa_r+0x910>
 8008476:	9b02      	ldr	r3, [sp, #8]
 8008478:	b9b3      	cbnz	r3, 80084a8 <_dtoa_r+0x910>
 800847a:	9b03      	ldr	r3, [sp, #12]
 800847c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008480:	b9a3      	cbnz	r3, 80084ac <_dtoa_r+0x914>
 8008482:	9b03      	ldr	r3, [sp, #12]
 8008484:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008488:	0d1b      	lsrs	r3, r3, #20
 800848a:	051b      	lsls	r3, r3, #20
 800848c:	b12b      	cbz	r3, 800849a <_dtoa_r+0x902>
 800848e:	9b04      	ldr	r3, [sp, #16]
 8008490:	3301      	adds	r3, #1
 8008492:	9304      	str	r3, [sp, #16]
 8008494:	f108 0801 	add.w	r8, r8, #1
 8008498:	2301      	movs	r3, #1
 800849a:	9306      	str	r3, [sp, #24]
 800849c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f47f af74 	bne.w	800838c <_dtoa_r+0x7f4>
 80084a4:	2001      	movs	r0, #1
 80084a6:	e779      	b.n	800839c <_dtoa_r+0x804>
 80084a8:	2300      	movs	r3, #0
 80084aa:	e7f6      	b.n	800849a <_dtoa_r+0x902>
 80084ac:	9b02      	ldr	r3, [sp, #8]
 80084ae:	e7f4      	b.n	800849a <_dtoa_r+0x902>
 80084b0:	d085      	beq.n	80083be <_dtoa_r+0x826>
 80084b2:	4618      	mov	r0, r3
 80084b4:	301c      	adds	r0, #28
 80084b6:	e77d      	b.n	80083b4 <_dtoa_r+0x81c>
 80084b8:	40240000 	.word	0x40240000
 80084bc:	9b01      	ldr	r3, [sp, #4]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	dc38      	bgt.n	8008534 <_dtoa_r+0x99c>
 80084c2:	9b05      	ldr	r3, [sp, #20]
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	dd35      	ble.n	8008534 <_dtoa_r+0x99c>
 80084c8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80084cc:	f1b9 0f00 	cmp.w	r9, #0
 80084d0:	d10d      	bne.n	80084ee <_dtoa_r+0x956>
 80084d2:	4631      	mov	r1, r6
 80084d4:	464b      	mov	r3, r9
 80084d6:	2205      	movs	r2, #5
 80084d8:	4620      	mov	r0, r4
 80084da:	f000 fbdb 	bl	8008c94 <__multadd>
 80084de:	4601      	mov	r1, r0
 80084e0:	4606      	mov	r6, r0
 80084e2:	4658      	mov	r0, fp
 80084e4:	f000 fdf2 	bl	80090cc <__mcmp>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	f73f adbd 	bgt.w	8008068 <_dtoa_r+0x4d0>
 80084ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084f0:	9d00      	ldr	r5, [sp, #0]
 80084f2:	ea6f 0a03 	mvn.w	sl, r3
 80084f6:	f04f 0800 	mov.w	r8, #0
 80084fa:	4631      	mov	r1, r6
 80084fc:	4620      	mov	r0, r4
 80084fe:	f000 fba7 	bl	8008c50 <_Bfree>
 8008502:	2f00      	cmp	r7, #0
 8008504:	f43f aeb4 	beq.w	8008270 <_dtoa_r+0x6d8>
 8008508:	f1b8 0f00 	cmp.w	r8, #0
 800850c:	d005      	beq.n	800851a <_dtoa_r+0x982>
 800850e:	45b8      	cmp	r8, r7
 8008510:	d003      	beq.n	800851a <_dtoa_r+0x982>
 8008512:	4641      	mov	r1, r8
 8008514:	4620      	mov	r0, r4
 8008516:	f000 fb9b 	bl	8008c50 <_Bfree>
 800851a:	4639      	mov	r1, r7
 800851c:	4620      	mov	r0, r4
 800851e:	f000 fb97 	bl	8008c50 <_Bfree>
 8008522:	e6a5      	b.n	8008270 <_dtoa_r+0x6d8>
 8008524:	2600      	movs	r6, #0
 8008526:	4637      	mov	r7, r6
 8008528:	e7e1      	b.n	80084ee <_dtoa_r+0x956>
 800852a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800852c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008530:	4637      	mov	r7, r6
 8008532:	e599      	b.n	8008068 <_dtoa_r+0x4d0>
 8008534:	9b08      	ldr	r3, [sp, #32]
 8008536:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800853a:	2b00      	cmp	r3, #0
 800853c:	f000 80fd 	beq.w	800873a <_dtoa_r+0xba2>
 8008540:	2d00      	cmp	r5, #0
 8008542:	dd05      	ble.n	8008550 <_dtoa_r+0x9b8>
 8008544:	4639      	mov	r1, r7
 8008546:	462a      	mov	r2, r5
 8008548:	4620      	mov	r0, r4
 800854a:	f000 fd53 	bl	8008ff4 <__lshift>
 800854e:	4607      	mov	r7, r0
 8008550:	9b06      	ldr	r3, [sp, #24]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d05c      	beq.n	8008610 <_dtoa_r+0xa78>
 8008556:	6879      	ldr	r1, [r7, #4]
 8008558:	4620      	mov	r0, r4
 800855a:	f000 fb39 	bl	8008bd0 <_Balloc>
 800855e:	4605      	mov	r5, r0
 8008560:	b928      	cbnz	r0, 800856e <_dtoa_r+0x9d6>
 8008562:	4b80      	ldr	r3, [pc, #512]	; (8008764 <_dtoa_r+0xbcc>)
 8008564:	4602      	mov	r2, r0
 8008566:	f240 21ea 	movw	r1, #746	; 0x2ea
 800856a:	f7ff bb2e 	b.w	8007bca <_dtoa_r+0x32>
 800856e:	693a      	ldr	r2, [r7, #16]
 8008570:	3202      	adds	r2, #2
 8008572:	0092      	lsls	r2, r2, #2
 8008574:	f107 010c 	add.w	r1, r7, #12
 8008578:	300c      	adds	r0, #12
 800857a:	f7fe fbfb 	bl	8006d74 <memcpy>
 800857e:	2201      	movs	r2, #1
 8008580:	4629      	mov	r1, r5
 8008582:	4620      	mov	r0, r4
 8008584:	f000 fd36 	bl	8008ff4 <__lshift>
 8008588:	9b00      	ldr	r3, [sp, #0]
 800858a:	3301      	adds	r3, #1
 800858c:	9301      	str	r3, [sp, #4]
 800858e:	9b00      	ldr	r3, [sp, #0]
 8008590:	444b      	add	r3, r9
 8008592:	9307      	str	r3, [sp, #28]
 8008594:	9b02      	ldr	r3, [sp, #8]
 8008596:	f003 0301 	and.w	r3, r3, #1
 800859a:	46b8      	mov	r8, r7
 800859c:	9306      	str	r3, [sp, #24]
 800859e:	4607      	mov	r7, r0
 80085a0:	9b01      	ldr	r3, [sp, #4]
 80085a2:	4631      	mov	r1, r6
 80085a4:	3b01      	subs	r3, #1
 80085a6:	4658      	mov	r0, fp
 80085a8:	9302      	str	r3, [sp, #8]
 80085aa:	f7ff fa69 	bl	8007a80 <quorem>
 80085ae:	4603      	mov	r3, r0
 80085b0:	3330      	adds	r3, #48	; 0x30
 80085b2:	9004      	str	r0, [sp, #16]
 80085b4:	4641      	mov	r1, r8
 80085b6:	4658      	mov	r0, fp
 80085b8:	9308      	str	r3, [sp, #32]
 80085ba:	f000 fd87 	bl	80090cc <__mcmp>
 80085be:	463a      	mov	r2, r7
 80085c0:	4681      	mov	r9, r0
 80085c2:	4631      	mov	r1, r6
 80085c4:	4620      	mov	r0, r4
 80085c6:	f000 fd9d 	bl	8009104 <__mdiff>
 80085ca:	68c2      	ldr	r2, [r0, #12]
 80085cc:	9b08      	ldr	r3, [sp, #32]
 80085ce:	4605      	mov	r5, r0
 80085d0:	bb02      	cbnz	r2, 8008614 <_dtoa_r+0xa7c>
 80085d2:	4601      	mov	r1, r0
 80085d4:	4658      	mov	r0, fp
 80085d6:	f000 fd79 	bl	80090cc <__mcmp>
 80085da:	9b08      	ldr	r3, [sp, #32]
 80085dc:	4602      	mov	r2, r0
 80085de:	4629      	mov	r1, r5
 80085e0:	4620      	mov	r0, r4
 80085e2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80085e6:	f000 fb33 	bl	8008c50 <_Bfree>
 80085ea:	9b05      	ldr	r3, [sp, #20]
 80085ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085ee:	9d01      	ldr	r5, [sp, #4]
 80085f0:	ea43 0102 	orr.w	r1, r3, r2
 80085f4:	9b06      	ldr	r3, [sp, #24]
 80085f6:	430b      	orrs	r3, r1
 80085f8:	9b08      	ldr	r3, [sp, #32]
 80085fa:	d10d      	bne.n	8008618 <_dtoa_r+0xa80>
 80085fc:	2b39      	cmp	r3, #57	; 0x39
 80085fe:	d029      	beq.n	8008654 <_dtoa_r+0xabc>
 8008600:	f1b9 0f00 	cmp.w	r9, #0
 8008604:	dd01      	ble.n	800860a <_dtoa_r+0xa72>
 8008606:	9b04      	ldr	r3, [sp, #16]
 8008608:	3331      	adds	r3, #49	; 0x31
 800860a:	9a02      	ldr	r2, [sp, #8]
 800860c:	7013      	strb	r3, [r2, #0]
 800860e:	e774      	b.n	80084fa <_dtoa_r+0x962>
 8008610:	4638      	mov	r0, r7
 8008612:	e7b9      	b.n	8008588 <_dtoa_r+0x9f0>
 8008614:	2201      	movs	r2, #1
 8008616:	e7e2      	b.n	80085de <_dtoa_r+0xa46>
 8008618:	f1b9 0f00 	cmp.w	r9, #0
 800861c:	db06      	blt.n	800862c <_dtoa_r+0xa94>
 800861e:	9905      	ldr	r1, [sp, #20]
 8008620:	ea41 0909 	orr.w	r9, r1, r9
 8008624:	9906      	ldr	r1, [sp, #24]
 8008626:	ea59 0101 	orrs.w	r1, r9, r1
 800862a:	d120      	bne.n	800866e <_dtoa_r+0xad6>
 800862c:	2a00      	cmp	r2, #0
 800862e:	ddec      	ble.n	800860a <_dtoa_r+0xa72>
 8008630:	4659      	mov	r1, fp
 8008632:	2201      	movs	r2, #1
 8008634:	4620      	mov	r0, r4
 8008636:	9301      	str	r3, [sp, #4]
 8008638:	f000 fcdc 	bl	8008ff4 <__lshift>
 800863c:	4631      	mov	r1, r6
 800863e:	4683      	mov	fp, r0
 8008640:	f000 fd44 	bl	80090cc <__mcmp>
 8008644:	2800      	cmp	r0, #0
 8008646:	9b01      	ldr	r3, [sp, #4]
 8008648:	dc02      	bgt.n	8008650 <_dtoa_r+0xab8>
 800864a:	d1de      	bne.n	800860a <_dtoa_r+0xa72>
 800864c:	07da      	lsls	r2, r3, #31
 800864e:	d5dc      	bpl.n	800860a <_dtoa_r+0xa72>
 8008650:	2b39      	cmp	r3, #57	; 0x39
 8008652:	d1d8      	bne.n	8008606 <_dtoa_r+0xa6e>
 8008654:	9a02      	ldr	r2, [sp, #8]
 8008656:	2339      	movs	r3, #57	; 0x39
 8008658:	7013      	strb	r3, [r2, #0]
 800865a:	462b      	mov	r3, r5
 800865c:	461d      	mov	r5, r3
 800865e:	3b01      	subs	r3, #1
 8008660:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008664:	2a39      	cmp	r2, #57	; 0x39
 8008666:	d050      	beq.n	800870a <_dtoa_r+0xb72>
 8008668:	3201      	adds	r2, #1
 800866a:	701a      	strb	r2, [r3, #0]
 800866c:	e745      	b.n	80084fa <_dtoa_r+0x962>
 800866e:	2a00      	cmp	r2, #0
 8008670:	dd03      	ble.n	800867a <_dtoa_r+0xae2>
 8008672:	2b39      	cmp	r3, #57	; 0x39
 8008674:	d0ee      	beq.n	8008654 <_dtoa_r+0xabc>
 8008676:	3301      	adds	r3, #1
 8008678:	e7c7      	b.n	800860a <_dtoa_r+0xa72>
 800867a:	9a01      	ldr	r2, [sp, #4]
 800867c:	9907      	ldr	r1, [sp, #28]
 800867e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008682:	428a      	cmp	r2, r1
 8008684:	d02a      	beq.n	80086dc <_dtoa_r+0xb44>
 8008686:	4659      	mov	r1, fp
 8008688:	2300      	movs	r3, #0
 800868a:	220a      	movs	r2, #10
 800868c:	4620      	mov	r0, r4
 800868e:	f000 fb01 	bl	8008c94 <__multadd>
 8008692:	45b8      	cmp	r8, r7
 8008694:	4683      	mov	fp, r0
 8008696:	f04f 0300 	mov.w	r3, #0
 800869a:	f04f 020a 	mov.w	r2, #10
 800869e:	4641      	mov	r1, r8
 80086a0:	4620      	mov	r0, r4
 80086a2:	d107      	bne.n	80086b4 <_dtoa_r+0xb1c>
 80086a4:	f000 faf6 	bl	8008c94 <__multadd>
 80086a8:	4680      	mov	r8, r0
 80086aa:	4607      	mov	r7, r0
 80086ac:	9b01      	ldr	r3, [sp, #4]
 80086ae:	3301      	adds	r3, #1
 80086b0:	9301      	str	r3, [sp, #4]
 80086b2:	e775      	b.n	80085a0 <_dtoa_r+0xa08>
 80086b4:	f000 faee 	bl	8008c94 <__multadd>
 80086b8:	4639      	mov	r1, r7
 80086ba:	4680      	mov	r8, r0
 80086bc:	2300      	movs	r3, #0
 80086be:	220a      	movs	r2, #10
 80086c0:	4620      	mov	r0, r4
 80086c2:	f000 fae7 	bl	8008c94 <__multadd>
 80086c6:	4607      	mov	r7, r0
 80086c8:	e7f0      	b.n	80086ac <_dtoa_r+0xb14>
 80086ca:	f1b9 0f00 	cmp.w	r9, #0
 80086ce:	9a00      	ldr	r2, [sp, #0]
 80086d0:	bfcc      	ite	gt
 80086d2:	464d      	movgt	r5, r9
 80086d4:	2501      	movle	r5, #1
 80086d6:	4415      	add	r5, r2
 80086d8:	f04f 0800 	mov.w	r8, #0
 80086dc:	4659      	mov	r1, fp
 80086de:	2201      	movs	r2, #1
 80086e0:	4620      	mov	r0, r4
 80086e2:	9301      	str	r3, [sp, #4]
 80086e4:	f000 fc86 	bl	8008ff4 <__lshift>
 80086e8:	4631      	mov	r1, r6
 80086ea:	4683      	mov	fp, r0
 80086ec:	f000 fcee 	bl	80090cc <__mcmp>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	dcb2      	bgt.n	800865a <_dtoa_r+0xac2>
 80086f4:	d102      	bne.n	80086fc <_dtoa_r+0xb64>
 80086f6:	9b01      	ldr	r3, [sp, #4]
 80086f8:	07db      	lsls	r3, r3, #31
 80086fa:	d4ae      	bmi.n	800865a <_dtoa_r+0xac2>
 80086fc:	462b      	mov	r3, r5
 80086fe:	461d      	mov	r5, r3
 8008700:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008704:	2a30      	cmp	r2, #48	; 0x30
 8008706:	d0fa      	beq.n	80086fe <_dtoa_r+0xb66>
 8008708:	e6f7      	b.n	80084fa <_dtoa_r+0x962>
 800870a:	9a00      	ldr	r2, [sp, #0]
 800870c:	429a      	cmp	r2, r3
 800870e:	d1a5      	bne.n	800865c <_dtoa_r+0xac4>
 8008710:	f10a 0a01 	add.w	sl, sl, #1
 8008714:	2331      	movs	r3, #49	; 0x31
 8008716:	e779      	b.n	800860c <_dtoa_r+0xa74>
 8008718:	4b13      	ldr	r3, [pc, #76]	; (8008768 <_dtoa_r+0xbd0>)
 800871a:	f7ff baaf 	b.w	8007c7c <_dtoa_r+0xe4>
 800871e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008720:	2b00      	cmp	r3, #0
 8008722:	f47f aa86 	bne.w	8007c32 <_dtoa_r+0x9a>
 8008726:	4b11      	ldr	r3, [pc, #68]	; (800876c <_dtoa_r+0xbd4>)
 8008728:	f7ff baa8 	b.w	8007c7c <_dtoa_r+0xe4>
 800872c:	f1b9 0f00 	cmp.w	r9, #0
 8008730:	dc03      	bgt.n	800873a <_dtoa_r+0xba2>
 8008732:	9b05      	ldr	r3, [sp, #20]
 8008734:	2b02      	cmp	r3, #2
 8008736:	f73f aec9 	bgt.w	80084cc <_dtoa_r+0x934>
 800873a:	9d00      	ldr	r5, [sp, #0]
 800873c:	4631      	mov	r1, r6
 800873e:	4658      	mov	r0, fp
 8008740:	f7ff f99e 	bl	8007a80 <quorem>
 8008744:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008748:	f805 3b01 	strb.w	r3, [r5], #1
 800874c:	9a00      	ldr	r2, [sp, #0]
 800874e:	1aaa      	subs	r2, r5, r2
 8008750:	4591      	cmp	r9, r2
 8008752:	ddba      	ble.n	80086ca <_dtoa_r+0xb32>
 8008754:	4659      	mov	r1, fp
 8008756:	2300      	movs	r3, #0
 8008758:	220a      	movs	r2, #10
 800875a:	4620      	mov	r0, r4
 800875c:	f000 fa9a 	bl	8008c94 <__multadd>
 8008760:	4683      	mov	fp, r0
 8008762:	e7eb      	b.n	800873c <_dtoa_r+0xba4>
 8008764:	0800b10b 	.word	0x0800b10b
 8008768:	0800b064 	.word	0x0800b064
 800876c:	0800b088 	.word	0x0800b088

08008770 <__sflush_r>:
 8008770:	898a      	ldrh	r2, [r1, #12]
 8008772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008776:	4605      	mov	r5, r0
 8008778:	0710      	lsls	r0, r2, #28
 800877a:	460c      	mov	r4, r1
 800877c:	d458      	bmi.n	8008830 <__sflush_r+0xc0>
 800877e:	684b      	ldr	r3, [r1, #4]
 8008780:	2b00      	cmp	r3, #0
 8008782:	dc05      	bgt.n	8008790 <__sflush_r+0x20>
 8008784:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008786:	2b00      	cmp	r3, #0
 8008788:	dc02      	bgt.n	8008790 <__sflush_r+0x20>
 800878a:	2000      	movs	r0, #0
 800878c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008790:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008792:	2e00      	cmp	r6, #0
 8008794:	d0f9      	beq.n	800878a <__sflush_r+0x1a>
 8008796:	2300      	movs	r3, #0
 8008798:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800879c:	682f      	ldr	r7, [r5, #0]
 800879e:	602b      	str	r3, [r5, #0]
 80087a0:	d032      	beq.n	8008808 <__sflush_r+0x98>
 80087a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80087a4:	89a3      	ldrh	r3, [r4, #12]
 80087a6:	075a      	lsls	r2, r3, #29
 80087a8:	d505      	bpl.n	80087b6 <__sflush_r+0x46>
 80087aa:	6863      	ldr	r3, [r4, #4]
 80087ac:	1ac0      	subs	r0, r0, r3
 80087ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087b0:	b10b      	cbz	r3, 80087b6 <__sflush_r+0x46>
 80087b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087b4:	1ac0      	subs	r0, r0, r3
 80087b6:	2300      	movs	r3, #0
 80087b8:	4602      	mov	r2, r0
 80087ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087bc:	6a21      	ldr	r1, [r4, #32]
 80087be:	4628      	mov	r0, r5
 80087c0:	47b0      	blx	r6
 80087c2:	1c43      	adds	r3, r0, #1
 80087c4:	89a3      	ldrh	r3, [r4, #12]
 80087c6:	d106      	bne.n	80087d6 <__sflush_r+0x66>
 80087c8:	6829      	ldr	r1, [r5, #0]
 80087ca:	291d      	cmp	r1, #29
 80087cc:	d82c      	bhi.n	8008828 <__sflush_r+0xb8>
 80087ce:	4a2a      	ldr	r2, [pc, #168]	; (8008878 <__sflush_r+0x108>)
 80087d0:	40ca      	lsrs	r2, r1
 80087d2:	07d6      	lsls	r6, r2, #31
 80087d4:	d528      	bpl.n	8008828 <__sflush_r+0xb8>
 80087d6:	2200      	movs	r2, #0
 80087d8:	6062      	str	r2, [r4, #4]
 80087da:	04d9      	lsls	r1, r3, #19
 80087dc:	6922      	ldr	r2, [r4, #16]
 80087de:	6022      	str	r2, [r4, #0]
 80087e0:	d504      	bpl.n	80087ec <__sflush_r+0x7c>
 80087e2:	1c42      	adds	r2, r0, #1
 80087e4:	d101      	bne.n	80087ea <__sflush_r+0x7a>
 80087e6:	682b      	ldr	r3, [r5, #0]
 80087e8:	b903      	cbnz	r3, 80087ec <__sflush_r+0x7c>
 80087ea:	6560      	str	r0, [r4, #84]	; 0x54
 80087ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087ee:	602f      	str	r7, [r5, #0]
 80087f0:	2900      	cmp	r1, #0
 80087f2:	d0ca      	beq.n	800878a <__sflush_r+0x1a>
 80087f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087f8:	4299      	cmp	r1, r3
 80087fa:	d002      	beq.n	8008802 <__sflush_r+0x92>
 80087fc:	4628      	mov	r0, r5
 80087fe:	f7fe facf 	bl	8006da0 <_free_r>
 8008802:	2000      	movs	r0, #0
 8008804:	6360      	str	r0, [r4, #52]	; 0x34
 8008806:	e7c1      	b.n	800878c <__sflush_r+0x1c>
 8008808:	6a21      	ldr	r1, [r4, #32]
 800880a:	2301      	movs	r3, #1
 800880c:	4628      	mov	r0, r5
 800880e:	47b0      	blx	r6
 8008810:	1c41      	adds	r1, r0, #1
 8008812:	d1c7      	bne.n	80087a4 <__sflush_r+0x34>
 8008814:	682b      	ldr	r3, [r5, #0]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d0c4      	beq.n	80087a4 <__sflush_r+0x34>
 800881a:	2b1d      	cmp	r3, #29
 800881c:	d001      	beq.n	8008822 <__sflush_r+0xb2>
 800881e:	2b16      	cmp	r3, #22
 8008820:	d101      	bne.n	8008826 <__sflush_r+0xb6>
 8008822:	602f      	str	r7, [r5, #0]
 8008824:	e7b1      	b.n	800878a <__sflush_r+0x1a>
 8008826:	89a3      	ldrh	r3, [r4, #12]
 8008828:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800882c:	81a3      	strh	r3, [r4, #12]
 800882e:	e7ad      	b.n	800878c <__sflush_r+0x1c>
 8008830:	690f      	ldr	r7, [r1, #16]
 8008832:	2f00      	cmp	r7, #0
 8008834:	d0a9      	beq.n	800878a <__sflush_r+0x1a>
 8008836:	0793      	lsls	r3, r2, #30
 8008838:	680e      	ldr	r6, [r1, #0]
 800883a:	bf08      	it	eq
 800883c:	694b      	ldreq	r3, [r1, #20]
 800883e:	600f      	str	r7, [r1, #0]
 8008840:	bf18      	it	ne
 8008842:	2300      	movne	r3, #0
 8008844:	eba6 0807 	sub.w	r8, r6, r7
 8008848:	608b      	str	r3, [r1, #8]
 800884a:	f1b8 0f00 	cmp.w	r8, #0
 800884e:	dd9c      	ble.n	800878a <__sflush_r+0x1a>
 8008850:	6a21      	ldr	r1, [r4, #32]
 8008852:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008854:	4643      	mov	r3, r8
 8008856:	463a      	mov	r2, r7
 8008858:	4628      	mov	r0, r5
 800885a:	47b0      	blx	r6
 800885c:	2800      	cmp	r0, #0
 800885e:	dc06      	bgt.n	800886e <__sflush_r+0xfe>
 8008860:	89a3      	ldrh	r3, [r4, #12]
 8008862:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008866:	81a3      	strh	r3, [r4, #12]
 8008868:	f04f 30ff 	mov.w	r0, #4294967295
 800886c:	e78e      	b.n	800878c <__sflush_r+0x1c>
 800886e:	4407      	add	r7, r0
 8008870:	eba8 0800 	sub.w	r8, r8, r0
 8008874:	e7e9      	b.n	800884a <__sflush_r+0xda>
 8008876:	bf00      	nop
 8008878:	20400001 	.word	0x20400001

0800887c <_fflush_r>:
 800887c:	b538      	push	{r3, r4, r5, lr}
 800887e:	690b      	ldr	r3, [r1, #16]
 8008880:	4605      	mov	r5, r0
 8008882:	460c      	mov	r4, r1
 8008884:	b913      	cbnz	r3, 800888c <_fflush_r+0x10>
 8008886:	2500      	movs	r5, #0
 8008888:	4628      	mov	r0, r5
 800888a:	bd38      	pop	{r3, r4, r5, pc}
 800888c:	b118      	cbz	r0, 8008896 <_fflush_r+0x1a>
 800888e:	6983      	ldr	r3, [r0, #24]
 8008890:	b90b      	cbnz	r3, 8008896 <_fflush_r+0x1a>
 8008892:	f000 f887 	bl	80089a4 <__sinit>
 8008896:	4b14      	ldr	r3, [pc, #80]	; (80088e8 <_fflush_r+0x6c>)
 8008898:	429c      	cmp	r4, r3
 800889a:	d11b      	bne.n	80088d4 <_fflush_r+0x58>
 800889c:	686c      	ldr	r4, [r5, #4]
 800889e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d0ef      	beq.n	8008886 <_fflush_r+0xa>
 80088a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80088a8:	07d0      	lsls	r0, r2, #31
 80088aa:	d404      	bmi.n	80088b6 <_fflush_r+0x3a>
 80088ac:	0599      	lsls	r1, r3, #22
 80088ae:	d402      	bmi.n	80088b6 <_fflush_r+0x3a>
 80088b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088b2:	f000 f91a 	bl	8008aea <__retarget_lock_acquire_recursive>
 80088b6:	4628      	mov	r0, r5
 80088b8:	4621      	mov	r1, r4
 80088ba:	f7ff ff59 	bl	8008770 <__sflush_r>
 80088be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088c0:	07da      	lsls	r2, r3, #31
 80088c2:	4605      	mov	r5, r0
 80088c4:	d4e0      	bmi.n	8008888 <_fflush_r+0xc>
 80088c6:	89a3      	ldrh	r3, [r4, #12]
 80088c8:	059b      	lsls	r3, r3, #22
 80088ca:	d4dd      	bmi.n	8008888 <_fflush_r+0xc>
 80088cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088ce:	f000 f90d 	bl	8008aec <__retarget_lock_release_recursive>
 80088d2:	e7d9      	b.n	8008888 <_fflush_r+0xc>
 80088d4:	4b05      	ldr	r3, [pc, #20]	; (80088ec <_fflush_r+0x70>)
 80088d6:	429c      	cmp	r4, r3
 80088d8:	d101      	bne.n	80088de <_fflush_r+0x62>
 80088da:	68ac      	ldr	r4, [r5, #8]
 80088dc:	e7df      	b.n	800889e <_fflush_r+0x22>
 80088de:	4b04      	ldr	r3, [pc, #16]	; (80088f0 <_fflush_r+0x74>)
 80088e0:	429c      	cmp	r4, r3
 80088e2:	bf08      	it	eq
 80088e4:	68ec      	ldreq	r4, [r5, #12]
 80088e6:	e7da      	b.n	800889e <_fflush_r+0x22>
 80088e8:	0800b13c 	.word	0x0800b13c
 80088ec:	0800b15c 	.word	0x0800b15c
 80088f0:	0800b11c 	.word	0x0800b11c

080088f4 <std>:
 80088f4:	2300      	movs	r3, #0
 80088f6:	b510      	push	{r4, lr}
 80088f8:	4604      	mov	r4, r0
 80088fa:	e9c0 3300 	strd	r3, r3, [r0]
 80088fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008902:	6083      	str	r3, [r0, #8]
 8008904:	8181      	strh	r1, [r0, #12]
 8008906:	6643      	str	r3, [r0, #100]	; 0x64
 8008908:	81c2      	strh	r2, [r0, #14]
 800890a:	6183      	str	r3, [r0, #24]
 800890c:	4619      	mov	r1, r3
 800890e:	2208      	movs	r2, #8
 8008910:	305c      	adds	r0, #92	; 0x5c
 8008912:	f7fe fa3d 	bl	8006d90 <memset>
 8008916:	4b05      	ldr	r3, [pc, #20]	; (800892c <std+0x38>)
 8008918:	6263      	str	r3, [r4, #36]	; 0x24
 800891a:	4b05      	ldr	r3, [pc, #20]	; (8008930 <std+0x3c>)
 800891c:	62a3      	str	r3, [r4, #40]	; 0x28
 800891e:	4b05      	ldr	r3, [pc, #20]	; (8008934 <std+0x40>)
 8008920:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008922:	4b05      	ldr	r3, [pc, #20]	; (8008938 <std+0x44>)
 8008924:	6224      	str	r4, [r4, #32]
 8008926:	6323      	str	r3, [r4, #48]	; 0x30
 8008928:	bd10      	pop	{r4, pc}
 800892a:	bf00      	nop
 800892c:	0800937d 	.word	0x0800937d
 8008930:	0800939f 	.word	0x0800939f
 8008934:	080093d7 	.word	0x080093d7
 8008938:	080093fb 	.word	0x080093fb

0800893c <_cleanup_r>:
 800893c:	4901      	ldr	r1, [pc, #4]	; (8008944 <_cleanup_r+0x8>)
 800893e:	f000 b8af 	b.w	8008aa0 <_fwalk_reent>
 8008942:	bf00      	nop
 8008944:	0800887d 	.word	0x0800887d

08008948 <__sfmoreglue>:
 8008948:	b570      	push	{r4, r5, r6, lr}
 800894a:	1e4a      	subs	r2, r1, #1
 800894c:	2568      	movs	r5, #104	; 0x68
 800894e:	4355      	muls	r5, r2
 8008950:	460e      	mov	r6, r1
 8008952:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008956:	f7fe fa73 	bl	8006e40 <_malloc_r>
 800895a:	4604      	mov	r4, r0
 800895c:	b140      	cbz	r0, 8008970 <__sfmoreglue+0x28>
 800895e:	2100      	movs	r1, #0
 8008960:	e9c0 1600 	strd	r1, r6, [r0]
 8008964:	300c      	adds	r0, #12
 8008966:	60a0      	str	r0, [r4, #8]
 8008968:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800896c:	f7fe fa10 	bl	8006d90 <memset>
 8008970:	4620      	mov	r0, r4
 8008972:	bd70      	pop	{r4, r5, r6, pc}

08008974 <__sfp_lock_acquire>:
 8008974:	4801      	ldr	r0, [pc, #4]	; (800897c <__sfp_lock_acquire+0x8>)
 8008976:	f000 b8b8 	b.w	8008aea <__retarget_lock_acquire_recursive>
 800897a:	bf00      	nop
 800897c:	20004664 	.word	0x20004664

08008980 <__sfp_lock_release>:
 8008980:	4801      	ldr	r0, [pc, #4]	; (8008988 <__sfp_lock_release+0x8>)
 8008982:	f000 b8b3 	b.w	8008aec <__retarget_lock_release_recursive>
 8008986:	bf00      	nop
 8008988:	20004664 	.word	0x20004664

0800898c <__sinit_lock_acquire>:
 800898c:	4801      	ldr	r0, [pc, #4]	; (8008994 <__sinit_lock_acquire+0x8>)
 800898e:	f000 b8ac 	b.w	8008aea <__retarget_lock_acquire_recursive>
 8008992:	bf00      	nop
 8008994:	2000465f 	.word	0x2000465f

08008998 <__sinit_lock_release>:
 8008998:	4801      	ldr	r0, [pc, #4]	; (80089a0 <__sinit_lock_release+0x8>)
 800899a:	f000 b8a7 	b.w	8008aec <__retarget_lock_release_recursive>
 800899e:	bf00      	nop
 80089a0:	2000465f 	.word	0x2000465f

080089a4 <__sinit>:
 80089a4:	b510      	push	{r4, lr}
 80089a6:	4604      	mov	r4, r0
 80089a8:	f7ff fff0 	bl	800898c <__sinit_lock_acquire>
 80089ac:	69a3      	ldr	r3, [r4, #24]
 80089ae:	b11b      	cbz	r3, 80089b8 <__sinit+0x14>
 80089b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089b4:	f7ff bff0 	b.w	8008998 <__sinit_lock_release>
 80089b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80089bc:	6523      	str	r3, [r4, #80]	; 0x50
 80089be:	4b13      	ldr	r3, [pc, #76]	; (8008a0c <__sinit+0x68>)
 80089c0:	4a13      	ldr	r2, [pc, #76]	; (8008a10 <__sinit+0x6c>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	62a2      	str	r2, [r4, #40]	; 0x28
 80089c6:	42a3      	cmp	r3, r4
 80089c8:	bf04      	itt	eq
 80089ca:	2301      	moveq	r3, #1
 80089cc:	61a3      	streq	r3, [r4, #24]
 80089ce:	4620      	mov	r0, r4
 80089d0:	f000 f820 	bl	8008a14 <__sfp>
 80089d4:	6060      	str	r0, [r4, #4]
 80089d6:	4620      	mov	r0, r4
 80089d8:	f000 f81c 	bl	8008a14 <__sfp>
 80089dc:	60a0      	str	r0, [r4, #8]
 80089de:	4620      	mov	r0, r4
 80089e0:	f000 f818 	bl	8008a14 <__sfp>
 80089e4:	2200      	movs	r2, #0
 80089e6:	60e0      	str	r0, [r4, #12]
 80089e8:	2104      	movs	r1, #4
 80089ea:	6860      	ldr	r0, [r4, #4]
 80089ec:	f7ff ff82 	bl	80088f4 <std>
 80089f0:	68a0      	ldr	r0, [r4, #8]
 80089f2:	2201      	movs	r2, #1
 80089f4:	2109      	movs	r1, #9
 80089f6:	f7ff ff7d 	bl	80088f4 <std>
 80089fa:	68e0      	ldr	r0, [r4, #12]
 80089fc:	2202      	movs	r2, #2
 80089fe:	2112      	movs	r1, #18
 8008a00:	f7ff ff78 	bl	80088f4 <std>
 8008a04:	2301      	movs	r3, #1
 8008a06:	61a3      	str	r3, [r4, #24]
 8008a08:	e7d2      	b.n	80089b0 <__sinit+0xc>
 8008a0a:	bf00      	nop
 8008a0c:	0800b050 	.word	0x0800b050
 8008a10:	0800893d 	.word	0x0800893d

08008a14 <__sfp>:
 8008a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a16:	4607      	mov	r7, r0
 8008a18:	f7ff ffac 	bl	8008974 <__sfp_lock_acquire>
 8008a1c:	4b1e      	ldr	r3, [pc, #120]	; (8008a98 <__sfp+0x84>)
 8008a1e:	681e      	ldr	r6, [r3, #0]
 8008a20:	69b3      	ldr	r3, [r6, #24]
 8008a22:	b913      	cbnz	r3, 8008a2a <__sfp+0x16>
 8008a24:	4630      	mov	r0, r6
 8008a26:	f7ff ffbd 	bl	80089a4 <__sinit>
 8008a2a:	3648      	adds	r6, #72	; 0x48
 8008a2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a30:	3b01      	subs	r3, #1
 8008a32:	d503      	bpl.n	8008a3c <__sfp+0x28>
 8008a34:	6833      	ldr	r3, [r6, #0]
 8008a36:	b30b      	cbz	r3, 8008a7c <__sfp+0x68>
 8008a38:	6836      	ldr	r6, [r6, #0]
 8008a3a:	e7f7      	b.n	8008a2c <__sfp+0x18>
 8008a3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008a40:	b9d5      	cbnz	r5, 8008a78 <__sfp+0x64>
 8008a42:	4b16      	ldr	r3, [pc, #88]	; (8008a9c <__sfp+0x88>)
 8008a44:	60e3      	str	r3, [r4, #12]
 8008a46:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a4a:	6665      	str	r5, [r4, #100]	; 0x64
 8008a4c:	f000 f84c 	bl	8008ae8 <__retarget_lock_init_recursive>
 8008a50:	f7ff ff96 	bl	8008980 <__sfp_lock_release>
 8008a54:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008a58:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008a5c:	6025      	str	r5, [r4, #0]
 8008a5e:	61a5      	str	r5, [r4, #24]
 8008a60:	2208      	movs	r2, #8
 8008a62:	4629      	mov	r1, r5
 8008a64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a68:	f7fe f992 	bl	8006d90 <memset>
 8008a6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008a70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008a74:	4620      	mov	r0, r4
 8008a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a78:	3468      	adds	r4, #104	; 0x68
 8008a7a:	e7d9      	b.n	8008a30 <__sfp+0x1c>
 8008a7c:	2104      	movs	r1, #4
 8008a7e:	4638      	mov	r0, r7
 8008a80:	f7ff ff62 	bl	8008948 <__sfmoreglue>
 8008a84:	4604      	mov	r4, r0
 8008a86:	6030      	str	r0, [r6, #0]
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	d1d5      	bne.n	8008a38 <__sfp+0x24>
 8008a8c:	f7ff ff78 	bl	8008980 <__sfp_lock_release>
 8008a90:	230c      	movs	r3, #12
 8008a92:	603b      	str	r3, [r7, #0]
 8008a94:	e7ee      	b.n	8008a74 <__sfp+0x60>
 8008a96:	bf00      	nop
 8008a98:	0800b050 	.word	0x0800b050
 8008a9c:	ffff0001 	.word	0xffff0001

08008aa0 <_fwalk_reent>:
 8008aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008aa4:	4606      	mov	r6, r0
 8008aa6:	4688      	mov	r8, r1
 8008aa8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008aac:	2700      	movs	r7, #0
 8008aae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ab2:	f1b9 0901 	subs.w	r9, r9, #1
 8008ab6:	d505      	bpl.n	8008ac4 <_fwalk_reent+0x24>
 8008ab8:	6824      	ldr	r4, [r4, #0]
 8008aba:	2c00      	cmp	r4, #0
 8008abc:	d1f7      	bne.n	8008aae <_fwalk_reent+0xe>
 8008abe:	4638      	mov	r0, r7
 8008ac0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ac4:	89ab      	ldrh	r3, [r5, #12]
 8008ac6:	2b01      	cmp	r3, #1
 8008ac8:	d907      	bls.n	8008ada <_fwalk_reent+0x3a>
 8008aca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	d003      	beq.n	8008ada <_fwalk_reent+0x3a>
 8008ad2:	4629      	mov	r1, r5
 8008ad4:	4630      	mov	r0, r6
 8008ad6:	47c0      	blx	r8
 8008ad8:	4307      	orrs	r7, r0
 8008ada:	3568      	adds	r5, #104	; 0x68
 8008adc:	e7e9      	b.n	8008ab2 <_fwalk_reent+0x12>
	...

08008ae0 <_localeconv_r>:
 8008ae0:	4800      	ldr	r0, [pc, #0]	; (8008ae4 <_localeconv_r+0x4>)
 8008ae2:	4770      	bx	lr
 8008ae4:	20001ef0 	.word	0x20001ef0

08008ae8 <__retarget_lock_init_recursive>:
 8008ae8:	4770      	bx	lr

08008aea <__retarget_lock_acquire_recursive>:
 8008aea:	4770      	bx	lr

08008aec <__retarget_lock_release_recursive>:
 8008aec:	4770      	bx	lr

08008aee <__swhatbuf_r>:
 8008aee:	b570      	push	{r4, r5, r6, lr}
 8008af0:	460e      	mov	r6, r1
 8008af2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008af6:	2900      	cmp	r1, #0
 8008af8:	b096      	sub	sp, #88	; 0x58
 8008afa:	4614      	mov	r4, r2
 8008afc:	461d      	mov	r5, r3
 8008afe:	da07      	bge.n	8008b10 <__swhatbuf_r+0x22>
 8008b00:	2300      	movs	r3, #0
 8008b02:	602b      	str	r3, [r5, #0]
 8008b04:	89b3      	ldrh	r3, [r6, #12]
 8008b06:	061a      	lsls	r2, r3, #24
 8008b08:	d410      	bmi.n	8008b2c <__swhatbuf_r+0x3e>
 8008b0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b0e:	e00e      	b.n	8008b2e <__swhatbuf_r+0x40>
 8008b10:	466a      	mov	r2, sp
 8008b12:	f000 fcc9 	bl	80094a8 <_fstat_r>
 8008b16:	2800      	cmp	r0, #0
 8008b18:	dbf2      	blt.n	8008b00 <__swhatbuf_r+0x12>
 8008b1a:	9a01      	ldr	r2, [sp, #4]
 8008b1c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008b20:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008b24:	425a      	negs	r2, r3
 8008b26:	415a      	adcs	r2, r3
 8008b28:	602a      	str	r2, [r5, #0]
 8008b2a:	e7ee      	b.n	8008b0a <__swhatbuf_r+0x1c>
 8008b2c:	2340      	movs	r3, #64	; 0x40
 8008b2e:	2000      	movs	r0, #0
 8008b30:	6023      	str	r3, [r4, #0]
 8008b32:	b016      	add	sp, #88	; 0x58
 8008b34:	bd70      	pop	{r4, r5, r6, pc}
	...

08008b38 <__smakebuf_r>:
 8008b38:	898b      	ldrh	r3, [r1, #12]
 8008b3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b3c:	079d      	lsls	r5, r3, #30
 8008b3e:	4606      	mov	r6, r0
 8008b40:	460c      	mov	r4, r1
 8008b42:	d507      	bpl.n	8008b54 <__smakebuf_r+0x1c>
 8008b44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b48:	6023      	str	r3, [r4, #0]
 8008b4a:	6123      	str	r3, [r4, #16]
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	6163      	str	r3, [r4, #20]
 8008b50:	b002      	add	sp, #8
 8008b52:	bd70      	pop	{r4, r5, r6, pc}
 8008b54:	ab01      	add	r3, sp, #4
 8008b56:	466a      	mov	r2, sp
 8008b58:	f7ff ffc9 	bl	8008aee <__swhatbuf_r>
 8008b5c:	9900      	ldr	r1, [sp, #0]
 8008b5e:	4605      	mov	r5, r0
 8008b60:	4630      	mov	r0, r6
 8008b62:	f7fe f96d 	bl	8006e40 <_malloc_r>
 8008b66:	b948      	cbnz	r0, 8008b7c <__smakebuf_r+0x44>
 8008b68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b6c:	059a      	lsls	r2, r3, #22
 8008b6e:	d4ef      	bmi.n	8008b50 <__smakebuf_r+0x18>
 8008b70:	f023 0303 	bic.w	r3, r3, #3
 8008b74:	f043 0302 	orr.w	r3, r3, #2
 8008b78:	81a3      	strh	r3, [r4, #12]
 8008b7a:	e7e3      	b.n	8008b44 <__smakebuf_r+0xc>
 8008b7c:	4b0d      	ldr	r3, [pc, #52]	; (8008bb4 <__smakebuf_r+0x7c>)
 8008b7e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008b80:	89a3      	ldrh	r3, [r4, #12]
 8008b82:	6020      	str	r0, [r4, #0]
 8008b84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b88:	81a3      	strh	r3, [r4, #12]
 8008b8a:	9b00      	ldr	r3, [sp, #0]
 8008b8c:	6163      	str	r3, [r4, #20]
 8008b8e:	9b01      	ldr	r3, [sp, #4]
 8008b90:	6120      	str	r0, [r4, #16]
 8008b92:	b15b      	cbz	r3, 8008bac <__smakebuf_r+0x74>
 8008b94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b98:	4630      	mov	r0, r6
 8008b9a:	f000 fc97 	bl	80094cc <_isatty_r>
 8008b9e:	b128      	cbz	r0, 8008bac <__smakebuf_r+0x74>
 8008ba0:	89a3      	ldrh	r3, [r4, #12]
 8008ba2:	f023 0303 	bic.w	r3, r3, #3
 8008ba6:	f043 0301 	orr.w	r3, r3, #1
 8008baa:	81a3      	strh	r3, [r4, #12]
 8008bac:	89a0      	ldrh	r0, [r4, #12]
 8008bae:	4305      	orrs	r5, r0
 8008bb0:	81a5      	strh	r5, [r4, #12]
 8008bb2:	e7cd      	b.n	8008b50 <__smakebuf_r+0x18>
 8008bb4:	0800893d 	.word	0x0800893d

08008bb8 <__malloc_lock>:
 8008bb8:	4801      	ldr	r0, [pc, #4]	; (8008bc0 <__malloc_lock+0x8>)
 8008bba:	f7ff bf96 	b.w	8008aea <__retarget_lock_acquire_recursive>
 8008bbe:	bf00      	nop
 8008bc0:	20004660 	.word	0x20004660

08008bc4 <__malloc_unlock>:
 8008bc4:	4801      	ldr	r0, [pc, #4]	; (8008bcc <__malloc_unlock+0x8>)
 8008bc6:	f7ff bf91 	b.w	8008aec <__retarget_lock_release_recursive>
 8008bca:	bf00      	nop
 8008bcc:	20004660 	.word	0x20004660

08008bd0 <_Balloc>:
 8008bd0:	b570      	push	{r4, r5, r6, lr}
 8008bd2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008bd4:	4604      	mov	r4, r0
 8008bd6:	460d      	mov	r5, r1
 8008bd8:	b976      	cbnz	r6, 8008bf8 <_Balloc+0x28>
 8008bda:	2010      	movs	r0, #16
 8008bdc:	f7fe f8c2 	bl	8006d64 <malloc>
 8008be0:	4602      	mov	r2, r0
 8008be2:	6260      	str	r0, [r4, #36]	; 0x24
 8008be4:	b920      	cbnz	r0, 8008bf0 <_Balloc+0x20>
 8008be6:	4b18      	ldr	r3, [pc, #96]	; (8008c48 <_Balloc+0x78>)
 8008be8:	4818      	ldr	r0, [pc, #96]	; (8008c4c <_Balloc+0x7c>)
 8008bea:	2166      	movs	r1, #102	; 0x66
 8008bec:	f000 fc1c 	bl	8009428 <__assert_func>
 8008bf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bf4:	6006      	str	r6, [r0, #0]
 8008bf6:	60c6      	str	r6, [r0, #12]
 8008bf8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008bfa:	68f3      	ldr	r3, [r6, #12]
 8008bfc:	b183      	cbz	r3, 8008c20 <_Balloc+0x50>
 8008bfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c06:	b9b8      	cbnz	r0, 8008c38 <_Balloc+0x68>
 8008c08:	2101      	movs	r1, #1
 8008c0a:	fa01 f605 	lsl.w	r6, r1, r5
 8008c0e:	1d72      	adds	r2, r6, #5
 8008c10:	0092      	lsls	r2, r2, #2
 8008c12:	4620      	mov	r0, r4
 8008c14:	f000 fb5a 	bl	80092cc <_calloc_r>
 8008c18:	b160      	cbz	r0, 8008c34 <_Balloc+0x64>
 8008c1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c1e:	e00e      	b.n	8008c3e <_Balloc+0x6e>
 8008c20:	2221      	movs	r2, #33	; 0x21
 8008c22:	2104      	movs	r1, #4
 8008c24:	4620      	mov	r0, r4
 8008c26:	f000 fb51 	bl	80092cc <_calloc_r>
 8008c2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c2c:	60f0      	str	r0, [r6, #12]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d1e4      	bne.n	8008bfe <_Balloc+0x2e>
 8008c34:	2000      	movs	r0, #0
 8008c36:	bd70      	pop	{r4, r5, r6, pc}
 8008c38:	6802      	ldr	r2, [r0, #0]
 8008c3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c3e:	2300      	movs	r3, #0
 8008c40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c44:	e7f7      	b.n	8008c36 <_Balloc+0x66>
 8008c46:	bf00      	nop
 8008c48:	0800b095 	.word	0x0800b095
 8008c4c:	0800b17c 	.word	0x0800b17c

08008c50 <_Bfree>:
 8008c50:	b570      	push	{r4, r5, r6, lr}
 8008c52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c54:	4605      	mov	r5, r0
 8008c56:	460c      	mov	r4, r1
 8008c58:	b976      	cbnz	r6, 8008c78 <_Bfree+0x28>
 8008c5a:	2010      	movs	r0, #16
 8008c5c:	f7fe f882 	bl	8006d64 <malloc>
 8008c60:	4602      	mov	r2, r0
 8008c62:	6268      	str	r0, [r5, #36]	; 0x24
 8008c64:	b920      	cbnz	r0, 8008c70 <_Bfree+0x20>
 8008c66:	4b09      	ldr	r3, [pc, #36]	; (8008c8c <_Bfree+0x3c>)
 8008c68:	4809      	ldr	r0, [pc, #36]	; (8008c90 <_Bfree+0x40>)
 8008c6a:	218a      	movs	r1, #138	; 0x8a
 8008c6c:	f000 fbdc 	bl	8009428 <__assert_func>
 8008c70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c74:	6006      	str	r6, [r0, #0]
 8008c76:	60c6      	str	r6, [r0, #12]
 8008c78:	b13c      	cbz	r4, 8008c8a <_Bfree+0x3a>
 8008c7a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c7c:	6862      	ldr	r2, [r4, #4]
 8008c7e:	68db      	ldr	r3, [r3, #12]
 8008c80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c84:	6021      	str	r1, [r4, #0]
 8008c86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c8a:	bd70      	pop	{r4, r5, r6, pc}
 8008c8c:	0800b095 	.word	0x0800b095
 8008c90:	0800b17c 	.word	0x0800b17c

08008c94 <__multadd>:
 8008c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c98:	690e      	ldr	r6, [r1, #16]
 8008c9a:	4607      	mov	r7, r0
 8008c9c:	4698      	mov	r8, r3
 8008c9e:	460c      	mov	r4, r1
 8008ca0:	f101 0014 	add.w	r0, r1, #20
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	6805      	ldr	r5, [r0, #0]
 8008ca8:	b2a9      	uxth	r1, r5
 8008caa:	fb02 8101 	mla	r1, r2, r1, r8
 8008cae:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008cb2:	0c2d      	lsrs	r5, r5, #16
 8008cb4:	fb02 c505 	mla	r5, r2, r5, ip
 8008cb8:	b289      	uxth	r1, r1
 8008cba:	3301      	adds	r3, #1
 8008cbc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008cc0:	429e      	cmp	r6, r3
 8008cc2:	f840 1b04 	str.w	r1, [r0], #4
 8008cc6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008cca:	dcec      	bgt.n	8008ca6 <__multadd+0x12>
 8008ccc:	f1b8 0f00 	cmp.w	r8, #0
 8008cd0:	d022      	beq.n	8008d18 <__multadd+0x84>
 8008cd2:	68a3      	ldr	r3, [r4, #8]
 8008cd4:	42b3      	cmp	r3, r6
 8008cd6:	dc19      	bgt.n	8008d0c <__multadd+0x78>
 8008cd8:	6861      	ldr	r1, [r4, #4]
 8008cda:	4638      	mov	r0, r7
 8008cdc:	3101      	adds	r1, #1
 8008cde:	f7ff ff77 	bl	8008bd0 <_Balloc>
 8008ce2:	4605      	mov	r5, r0
 8008ce4:	b928      	cbnz	r0, 8008cf2 <__multadd+0x5e>
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	4b0d      	ldr	r3, [pc, #52]	; (8008d20 <__multadd+0x8c>)
 8008cea:	480e      	ldr	r0, [pc, #56]	; (8008d24 <__multadd+0x90>)
 8008cec:	21b5      	movs	r1, #181	; 0xb5
 8008cee:	f000 fb9b 	bl	8009428 <__assert_func>
 8008cf2:	6922      	ldr	r2, [r4, #16]
 8008cf4:	3202      	adds	r2, #2
 8008cf6:	f104 010c 	add.w	r1, r4, #12
 8008cfa:	0092      	lsls	r2, r2, #2
 8008cfc:	300c      	adds	r0, #12
 8008cfe:	f7fe f839 	bl	8006d74 <memcpy>
 8008d02:	4621      	mov	r1, r4
 8008d04:	4638      	mov	r0, r7
 8008d06:	f7ff ffa3 	bl	8008c50 <_Bfree>
 8008d0a:	462c      	mov	r4, r5
 8008d0c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008d10:	3601      	adds	r6, #1
 8008d12:	f8c3 8014 	str.w	r8, [r3, #20]
 8008d16:	6126      	str	r6, [r4, #16]
 8008d18:	4620      	mov	r0, r4
 8008d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d1e:	bf00      	nop
 8008d20:	0800b10b 	.word	0x0800b10b
 8008d24:	0800b17c 	.word	0x0800b17c

08008d28 <__hi0bits>:
 8008d28:	0c03      	lsrs	r3, r0, #16
 8008d2a:	041b      	lsls	r3, r3, #16
 8008d2c:	b9d3      	cbnz	r3, 8008d64 <__hi0bits+0x3c>
 8008d2e:	0400      	lsls	r0, r0, #16
 8008d30:	2310      	movs	r3, #16
 8008d32:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008d36:	bf04      	itt	eq
 8008d38:	0200      	lsleq	r0, r0, #8
 8008d3a:	3308      	addeq	r3, #8
 8008d3c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008d40:	bf04      	itt	eq
 8008d42:	0100      	lsleq	r0, r0, #4
 8008d44:	3304      	addeq	r3, #4
 8008d46:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008d4a:	bf04      	itt	eq
 8008d4c:	0080      	lsleq	r0, r0, #2
 8008d4e:	3302      	addeq	r3, #2
 8008d50:	2800      	cmp	r0, #0
 8008d52:	db05      	blt.n	8008d60 <__hi0bits+0x38>
 8008d54:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008d58:	f103 0301 	add.w	r3, r3, #1
 8008d5c:	bf08      	it	eq
 8008d5e:	2320      	moveq	r3, #32
 8008d60:	4618      	mov	r0, r3
 8008d62:	4770      	bx	lr
 8008d64:	2300      	movs	r3, #0
 8008d66:	e7e4      	b.n	8008d32 <__hi0bits+0xa>

08008d68 <__lo0bits>:
 8008d68:	6803      	ldr	r3, [r0, #0]
 8008d6a:	f013 0207 	ands.w	r2, r3, #7
 8008d6e:	4601      	mov	r1, r0
 8008d70:	d00b      	beq.n	8008d8a <__lo0bits+0x22>
 8008d72:	07da      	lsls	r2, r3, #31
 8008d74:	d424      	bmi.n	8008dc0 <__lo0bits+0x58>
 8008d76:	0798      	lsls	r0, r3, #30
 8008d78:	bf49      	itett	mi
 8008d7a:	085b      	lsrmi	r3, r3, #1
 8008d7c:	089b      	lsrpl	r3, r3, #2
 8008d7e:	2001      	movmi	r0, #1
 8008d80:	600b      	strmi	r3, [r1, #0]
 8008d82:	bf5c      	itt	pl
 8008d84:	600b      	strpl	r3, [r1, #0]
 8008d86:	2002      	movpl	r0, #2
 8008d88:	4770      	bx	lr
 8008d8a:	b298      	uxth	r0, r3
 8008d8c:	b9b0      	cbnz	r0, 8008dbc <__lo0bits+0x54>
 8008d8e:	0c1b      	lsrs	r3, r3, #16
 8008d90:	2010      	movs	r0, #16
 8008d92:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008d96:	bf04      	itt	eq
 8008d98:	0a1b      	lsreq	r3, r3, #8
 8008d9a:	3008      	addeq	r0, #8
 8008d9c:	071a      	lsls	r2, r3, #28
 8008d9e:	bf04      	itt	eq
 8008da0:	091b      	lsreq	r3, r3, #4
 8008da2:	3004      	addeq	r0, #4
 8008da4:	079a      	lsls	r2, r3, #30
 8008da6:	bf04      	itt	eq
 8008da8:	089b      	lsreq	r3, r3, #2
 8008daa:	3002      	addeq	r0, #2
 8008dac:	07da      	lsls	r2, r3, #31
 8008dae:	d403      	bmi.n	8008db8 <__lo0bits+0x50>
 8008db0:	085b      	lsrs	r3, r3, #1
 8008db2:	f100 0001 	add.w	r0, r0, #1
 8008db6:	d005      	beq.n	8008dc4 <__lo0bits+0x5c>
 8008db8:	600b      	str	r3, [r1, #0]
 8008dba:	4770      	bx	lr
 8008dbc:	4610      	mov	r0, r2
 8008dbe:	e7e8      	b.n	8008d92 <__lo0bits+0x2a>
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	4770      	bx	lr
 8008dc4:	2020      	movs	r0, #32
 8008dc6:	4770      	bx	lr

08008dc8 <__i2b>:
 8008dc8:	b510      	push	{r4, lr}
 8008dca:	460c      	mov	r4, r1
 8008dcc:	2101      	movs	r1, #1
 8008dce:	f7ff feff 	bl	8008bd0 <_Balloc>
 8008dd2:	4602      	mov	r2, r0
 8008dd4:	b928      	cbnz	r0, 8008de2 <__i2b+0x1a>
 8008dd6:	4b05      	ldr	r3, [pc, #20]	; (8008dec <__i2b+0x24>)
 8008dd8:	4805      	ldr	r0, [pc, #20]	; (8008df0 <__i2b+0x28>)
 8008dda:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008dde:	f000 fb23 	bl	8009428 <__assert_func>
 8008de2:	2301      	movs	r3, #1
 8008de4:	6144      	str	r4, [r0, #20]
 8008de6:	6103      	str	r3, [r0, #16]
 8008de8:	bd10      	pop	{r4, pc}
 8008dea:	bf00      	nop
 8008dec:	0800b10b 	.word	0x0800b10b
 8008df0:	0800b17c 	.word	0x0800b17c

08008df4 <__multiply>:
 8008df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008df8:	4614      	mov	r4, r2
 8008dfa:	690a      	ldr	r2, [r1, #16]
 8008dfc:	6923      	ldr	r3, [r4, #16]
 8008dfe:	429a      	cmp	r2, r3
 8008e00:	bfb8      	it	lt
 8008e02:	460b      	movlt	r3, r1
 8008e04:	460d      	mov	r5, r1
 8008e06:	bfbc      	itt	lt
 8008e08:	4625      	movlt	r5, r4
 8008e0a:	461c      	movlt	r4, r3
 8008e0c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008e10:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008e14:	68ab      	ldr	r3, [r5, #8]
 8008e16:	6869      	ldr	r1, [r5, #4]
 8008e18:	eb0a 0709 	add.w	r7, sl, r9
 8008e1c:	42bb      	cmp	r3, r7
 8008e1e:	b085      	sub	sp, #20
 8008e20:	bfb8      	it	lt
 8008e22:	3101      	addlt	r1, #1
 8008e24:	f7ff fed4 	bl	8008bd0 <_Balloc>
 8008e28:	b930      	cbnz	r0, 8008e38 <__multiply+0x44>
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	4b42      	ldr	r3, [pc, #264]	; (8008f38 <__multiply+0x144>)
 8008e2e:	4843      	ldr	r0, [pc, #268]	; (8008f3c <__multiply+0x148>)
 8008e30:	f240 115d 	movw	r1, #349	; 0x15d
 8008e34:	f000 faf8 	bl	8009428 <__assert_func>
 8008e38:	f100 0614 	add.w	r6, r0, #20
 8008e3c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008e40:	4633      	mov	r3, r6
 8008e42:	2200      	movs	r2, #0
 8008e44:	4543      	cmp	r3, r8
 8008e46:	d31e      	bcc.n	8008e86 <__multiply+0x92>
 8008e48:	f105 0c14 	add.w	ip, r5, #20
 8008e4c:	f104 0314 	add.w	r3, r4, #20
 8008e50:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008e54:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008e58:	9202      	str	r2, [sp, #8]
 8008e5a:	ebac 0205 	sub.w	r2, ip, r5
 8008e5e:	3a15      	subs	r2, #21
 8008e60:	f022 0203 	bic.w	r2, r2, #3
 8008e64:	3204      	adds	r2, #4
 8008e66:	f105 0115 	add.w	r1, r5, #21
 8008e6a:	458c      	cmp	ip, r1
 8008e6c:	bf38      	it	cc
 8008e6e:	2204      	movcc	r2, #4
 8008e70:	9201      	str	r2, [sp, #4]
 8008e72:	9a02      	ldr	r2, [sp, #8]
 8008e74:	9303      	str	r3, [sp, #12]
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d808      	bhi.n	8008e8c <__multiply+0x98>
 8008e7a:	2f00      	cmp	r7, #0
 8008e7c:	dc55      	bgt.n	8008f2a <__multiply+0x136>
 8008e7e:	6107      	str	r7, [r0, #16]
 8008e80:	b005      	add	sp, #20
 8008e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e86:	f843 2b04 	str.w	r2, [r3], #4
 8008e8a:	e7db      	b.n	8008e44 <__multiply+0x50>
 8008e8c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e90:	f1ba 0f00 	cmp.w	sl, #0
 8008e94:	d020      	beq.n	8008ed8 <__multiply+0xe4>
 8008e96:	f105 0e14 	add.w	lr, r5, #20
 8008e9a:	46b1      	mov	r9, r6
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008ea2:	f8d9 b000 	ldr.w	fp, [r9]
 8008ea6:	b2a1      	uxth	r1, r4
 8008ea8:	fa1f fb8b 	uxth.w	fp, fp
 8008eac:	fb0a b101 	mla	r1, sl, r1, fp
 8008eb0:	4411      	add	r1, r2
 8008eb2:	f8d9 2000 	ldr.w	r2, [r9]
 8008eb6:	0c24      	lsrs	r4, r4, #16
 8008eb8:	0c12      	lsrs	r2, r2, #16
 8008eba:	fb0a 2404 	mla	r4, sl, r4, r2
 8008ebe:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008ec2:	b289      	uxth	r1, r1
 8008ec4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008ec8:	45f4      	cmp	ip, lr
 8008eca:	f849 1b04 	str.w	r1, [r9], #4
 8008ece:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008ed2:	d8e4      	bhi.n	8008e9e <__multiply+0xaa>
 8008ed4:	9901      	ldr	r1, [sp, #4]
 8008ed6:	5072      	str	r2, [r6, r1]
 8008ed8:	9a03      	ldr	r2, [sp, #12]
 8008eda:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ede:	3304      	adds	r3, #4
 8008ee0:	f1b9 0f00 	cmp.w	r9, #0
 8008ee4:	d01f      	beq.n	8008f26 <__multiply+0x132>
 8008ee6:	6834      	ldr	r4, [r6, #0]
 8008ee8:	f105 0114 	add.w	r1, r5, #20
 8008eec:	46b6      	mov	lr, r6
 8008eee:	f04f 0a00 	mov.w	sl, #0
 8008ef2:	880a      	ldrh	r2, [r1, #0]
 8008ef4:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008ef8:	fb09 b202 	mla	r2, r9, r2, fp
 8008efc:	4492      	add	sl, r2
 8008efe:	b2a4      	uxth	r4, r4
 8008f00:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008f04:	f84e 4b04 	str.w	r4, [lr], #4
 8008f08:	f851 4b04 	ldr.w	r4, [r1], #4
 8008f0c:	f8be 2000 	ldrh.w	r2, [lr]
 8008f10:	0c24      	lsrs	r4, r4, #16
 8008f12:	fb09 2404 	mla	r4, r9, r4, r2
 8008f16:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008f1a:	458c      	cmp	ip, r1
 8008f1c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008f20:	d8e7      	bhi.n	8008ef2 <__multiply+0xfe>
 8008f22:	9a01      	ldr	r2, [sp, #4]
 8008f24:	50b4      	str	r4, [r6, r2]
 8008f26:	3604      	adds	r6, #4
 8008f28:	e7a3      	b.n	8008e72 <__multiply+0x7e>
 8008f2a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d1a5      	bne.n	8008e7e <__multiply+0x8a>
 8008f32:	3f01      	subs	r7, #1
 8008f34:	e7a1      	b.n	8008e7a <__multiply+0x86>
 8008f36:	bf00      	nop
 8008f38:	0800b10b 	.word	0x0800b10b
 8008f3c:	0800b17c 	.word	0x0800b17c

08008f40 <__pow5mult>:
 8008f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f44:	4615      	mov	r5, r2
 8008f46:	f012 0203 	ands.w	r2, r2, #3
 8008f4a:	4606      	mov	r6, r0
 8008f4c:	460f      	mov	r7, r1
 8008f4e:	d007      	beq.n	8008f60 <__pow5mult+0x20>
 8008f50:	4c25      	ldr	r4, [pc, #148]	; (8008fe8 <__pow5mult+0xa8>)
 8008f52:	3a01      	subs	r2, #1
 8008f54:	2300      	movs	r3, #0
 8008f56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f5a:	f7ff fe9b 	bl	8008c94 <__multadd>
 8008f5e:	4607      	mov	r7, r0
 8008f60:	10ad      	asrs	r5, r5, #2
 8008f62:	d03d      	beq.n	8008fe0 <__pow5mult+0xa0>
 8008f64:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f66:	b97c      	cbnz	r4, 8008f88 <__pow5mult+0x48>
 8008f68:	2010      	movs	r0, #16
 8008f6a:	f7fd fefb 	bl	8006d64 <malloc>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	6270      	str	r0, [r6, #36]	; 0x24
 8008f72:	b928      	cbnz	r0, 8008f80 <__pow5mult+0x40>
 8008f74:	4b1d      	ldr	r3, [pc, #116]	; (8008fec <__pow5mult+0xac>)
 8008f76:	481e      	ldr	r0, [pc, #120]	; (8008ff0 <__pow5mult+0xb0>)
 8008f78:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008f7c:	f000 fa54 	bl	8009428 <__assert_func>
 8008f80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f84:	6004      	str	r4, [r0, #0]
 8008f86:	60c4      	str	r4, [r0, #12]
 8008f88:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f90:	b94c      	cbnz	r4, 8008fa6 <__pow5mult+0x66>
 8008f92:	f240 2171 	movw	r1, #625	; 0x271
 8008f96:	4630      	mov	r0, r6
 8008f98:	f7ff ff16 	bl	8008dc8 <__i2b>
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fa2:	4604      	mov	r4, r0
 8008fa4:	6003      	str	r3, [r0, #0]
 8008fa6:	f04f 0900 	mov.w	r9, #0
 8008faa:	07eb      	lsls	r3, r5, #31
 8008fac:	d50a      	bpl.n	8008fc4 <__pow5mult+0x84>
 8008fae:	4639      	mov	r1, r7
 8008fb0:	4622      	mov	r2, r4
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	f7ff ff1e 	bl	8008df4 <__multiply>
 8008fb8:	4639      	mov	r1, r7
 8008fba:	4680      	mov	r8, r0
 8008fbc:	4630      	mov	r0, r6
 8008fbe:	f7ff fe47 	bl	8008c50 <_Bfree>
 8008fc2:	4647      	mov	r7, r8
 8008fc4:	106d      	asrs	r5, r5, #1
 8008fc6:	d00b      	beq.n	8008fe0 <__pow5mult+0xa0>
 8008fc8:	6820      	ldr	r0, [r4, #0]
 8008fca:	b938      	cbnz	r0, 8008fdc <__pow5mult+0x9c>
 8008fcc:	4622      	mov	r2, r4
 8008fce:	4621      	mov	r1, r4
 8008fd0:	4630      	mov	r0, r6
 8008fd2:	f7ff ff0f 	bl	8008df4 <__multiply>
 8008fd6:	6020      	str	r0, [r4, #0]
 8008fd8:	f8c0 9000 	str.w	r9, [r0]
 8008fdc:	4604      	mov	r4, r0
 8008fde:	e7e4      	b.n	8008faa <__pow5mult+0x6a>
 8008fe0:	4638      	mov	r0, r7
 8008fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fe6:	bf00      	nop
 8008fe8:	0800b2d0 	.word	0x0800b2d0
 8008fec:	0800b095 	.word	0x0800b095
 8008ff0:	0800b17c 	.word	0x0800b17c

08008ff4 <__lshift>:
 8008ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ff8:	460c      	mov	r4, r1
 8008ffa:	6849      	ldr	r1, [r1, #4]
 8008ffc:	6923      	ldr	r3, [r4, #16]
 8008ffe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009002:	68a3      	ldr	r3, [r4, #8]
 8009004:	4607      	mov	r7, r0
 8009006:	4691      	mov	r9, r2
 8009008:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800900c:	f108 0601 	add.w	r6, r8, #1
 8009010:	42b3      	cmp	r3, r6
 8009012:	db0b      	blt.n	800902c <__lshift+0x38>
 8009014:	4638      	mov	r0, r7
 8009016:	f7ff fddb 	bl	8008bd0 <_Balloc>
 800901a:	4605      	mov	r5, r0
 800901c:	b948      	cbnz	r0, 8009032 <__lshift+0x3e>
 800901e:	4602      	mov	r2, r0
 8009020:	4b28      	ldr	r3, [pc, #160]	; (80090c4 <__lshift+0xd0>)
 8009022:	4829      	ldr	r0, [pc, #164]	; (80090c8 <__lshift+0xd4>)
 8009024:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009028:	f000 f9fe 	bl	8009428 <__assert_func>
 800902c:	3101      	adds	r1, #1
 800902e:	005b      	lsls	r3, r3, #1
 8009030:	e7ee      	b.n	8009010 <__lshift+0x1c>
 8009032:	2300      	movs	r3, #0
 8009034:	f100 0114 	add.w	r1, r0, #20
 8009038:	f100 0210 	add.w	r2, r0, #16
 800903c:	4618      	mov	r0, r3
 800903e:	4553      	cmp	r3, sl
 8009040:	db33      	blt.n	80090aa <__lshift+0xb6>
 8009042:	6920      	ldr	r0, [r4, #16]
 8009044:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009048:	f104 0314 	add.w	r3, r4, #20
 800904c:	f019 091f 	ands.w	r9, r9, #31
 8009050:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009054:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009058:	d02b      	beq.n	80090b2 <__lshift+0xbe>
 800905a:	f1c9 0e20 	rsb	lr, r9, #32
 800905e:	468a      	mov	sl, r1
 8009060:	2200      	movs	r2, #0
 8009062:	6818      	ldr	r0, [r3, #0]
 8009064:	fa00 f009 	lsl.w	r0, r0, r9
 8009068:	4302      	orrs	r2, r0
 800906a:	f84a 2b04 	str.w	r2, [sl], #4
 800906e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009072:	459c      	cmp	ip, r3
 8009074:	fa22 f20e 	lsr.w	r2, r2, lr
 8009078:	d8f3      	bhi.n	8009062 <__lshift+0x6e>
 800907a:	ebac 0304 	sub.w	r3, ip, r4
 800907e:	3b15      	subs	r3, #21
 8009080:	f023 0303 	bic.w	r3, r3, #3
 8009084:	3304      	adds	r3, #4
 8009086:	f104 0015 	add.w	r0, r4, #21
 800908a:	4584      	cmp	ip, r0
 800908c:	bf38      	it	cc
 800908e:	2304      	movcc	r3, #4
 8009090:	50ca      	str	r2, [r1, r3]
 8009092:	b10a      	cbz	r2, 8009098 <__lshift+0xa4>
 8009094:	f108 0602 	add.w	r6, r8, #2
 8009098:	3e01      	subs	r6, #1
 800909a:	4638      	mov	r0, r7
 800909c:	612e      	str	r6, [r5, #16]
 800909e:	4621      	mov	r1, r4
 80090a0:	f7ff fdd6 	bl	8008c50 <_Bfree>
 80090a4:	4628      	mov	r0, r5
 80090a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80090ae:	3301      	adds	r3, #1
 80090b0:	e7c5      	b.n	800903e <__lshift+0x4a>
 80090b2:	3904      	subs	r1, #4
 80090b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80090b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80090bc:	459c      	cmp	ip, r3
 80090be:	d8f9      	bhi.n	80090b4 <__lshift+0xc0>
 80090c0:	e7ea      	b.n	8009098 <__lshift+0xa4>
 80090c2:	bf00      	nop
 80090c4:	0800b10b 	.word	0x0800b10b
 80090c8:	0800b17c 	.word	0x0800b17c

080090cc <__mcmp>:
 80090cc:	b530      	push	{r4, r5, lr}
 80090ce:	6902      	ldr	r2, [r0, #16]
 80090d0:	690c      	ldr	r4, [r1, #16]
 80090d2:	1b12      	subs	r2, r2, r4
 80090d4:	d10e      	bne.n	80090f4 <__mcmp+0x28>
 80090d6:	f100 0314 	add.w	r3, r0, #20
 80090da:	3114      	adds	r1, #20
 80090dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80090e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80090e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80090e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80090ec:	42a5      	cmp	r5, r4
 80090ee:	d003      	beq.n	80090f8 <__mcmp+0x2c>
 80090f0:	d305      	bcc.n	80090fe <__mcmp+0x32>
 80090f2:	2201      	movs	r2, #1
 80090f4:	4610      	mov	r0, r2
 80090f6:	bd30      	pop	{r4, r5, pc}
 80090f8:	4283      	cmp	r3, r0
 80090fa:	d3f3      	bcc.n	80090e4 <__mcmp+0x18>
 80090fc:	e7fa      	b.n	80090f4 <__mcmp+0x28>
 80090fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009102:	e7f7      	b.n	80090f4 <__mcmp+0x28>

08009104 <__mdiff>:
 8009104:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009108:	460c      	mov	r4, r1
 800910a:	4606      	mov	r6, r0
 800910c:	4611      	mov	r1, r2
 800910e:	4620      	mov	r0, r4
 8009110:	4617      	mov	r7, r2
 8009112:	f7ff ffdb 	bl	80090cc <__mcmp>
 8009116:	1e05      	subs	r5, r0, #0
 8009118:	d110      	bne.n	800913c <__mdiff+0x38>
 800911a:	4629      	mov	r1, r5
 800911c:	4630      	mov	r0, r6
 800911e:	f7ff fd57 	bl	8008bd0 <_Balloc>
 8009122:	b930      	cbnz	r0, 8009132 <__mdiff+0x2e>
 8009124:	4b39      	ldr	r3, [pc, #228]	; (800920c <__mdiff+0x108>)
 8009126:	4602      	mov	r2, r0
 8009128:	f240 2132 	movw	r1, #562	; 0x232
 800912c:	4838      	ldr	r0, [pc, #224]	; (8009210 <__mdiff+0x10c>)
 800912e:	f000 f97b 	bl	8009428 <__assert_func>
 8009132:	2301      	movs	r3, #1
 8009134:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009138:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800913c:	bfa4      	itt	ge
 800913e:	463b      	movge	r3, r7
 8009140:	4627      	movge	r7, r4
 8009142:	4630      	mov	r0, r6
 8009144:	6879      	ldr	r1, [r7, #4]
 8009146:	bfa6      	itte	ge
 8009148:	461c      	movge	r4, r3
 800914a:	2500      	movge	r5, #0
 800914c:	2501      	movlt	r5, #1
 800914e:	f7ff fd3f 	bl	8008bd0 <_Balloc>
 8009152:	b920      	cbnz	r0, 800915e <__mdiff+0x5a>
 8009154:	4b2d      	ldr	r3, [pc, #180]	; (800920c <__mdiff+0x108>)
 8009156:	4602      	mov	r2, r0
 8009158:	f44f 7110 	mov.w	r1, #576	; 0x240
 800915c:	e7e6      	b.n	800912c <__mdiff+0x28>
 800915e:	693e      	ldr	r6, [r7, #16]
 8009160:	60c5      	str	r5, [r0, #12]
 8009162:	6925      	ldr	r5, [r4, #16]
 8009164:	f107 0114 	add.w	r1, r7, #20
 8009168:	f104 0914 	add.w	r9, r4, #20
 800916c:	f100 0e14 	add.w	lr, r0, #20
 8009170:	f107 0210 	add.w	r2, r7, #16
 8009174:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009178:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800917c:	46f2      	mov	sl, lr
 800917e:	2700      	movs	r7, #0
 8009180:	f859 3b04 	ldr.w	r3, [r9], #4
 8009184:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009188:	fa1f f883 	uxth.w	r8, r3
 800918c:	fa17 f78b 	uxtah	r7, r7, fp
 8009190:	0c1b      	lsrs	r3, r3, #16
 8009192:	eba7 0808 	sub.w	r8, r7, r8
 8009196:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800919a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800919e:	fa1f f888 	uxth.w	r8, r8
 80091a2:	141f      	asrs	r7, r3, #16
 80091a4:	454d      	cmp	r5, r9
 80091a6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80091aa:	f84a 3b04 	str.w	r3, [sl], #4
 80091ae:	d8e7      	bhi.n	8009180 <__mdiff+0x7c>
 80091b0:	1b2b      	subs	r3, r5, r4
 80091b2:	3b15      	subs	r3, #21
 80091b4:	f023 0303 	bic.w	r3, r3, #3
 80091b8:	3304      	adds	r3, #4
 80091ba:	3415      	adds	r4, #21
 80091bc:	42a5      	cmp	r5, r4
 80091be:	bf38      	it	cc
 80091c0:	2304      	movcc	r3, #4
 80091c2:	4419      	add	r1, r3
 80091c4:	4473      	add	r3, lr
 80091c6:	469e      	mov	lr, r3
 80091c8:	460d      	mov	r5, r1
 80091ca:	4565      	cmp	r5, ip
 80091cc:	d30e      	bcc.n	80091ec <__mdiff+0xe8>
 80091ce:	f10c 0203 	add.w	r2, ip, #3
 80091d2:	1a52      	subs	r2, r2, r1
 80091d4:	f022 0203 	bic.w	r2, r2, #3
 80091d8:	3903      	subs	r1, #3
 80091da:	458c      	cmp	ip, r1
 80091dc:	bf38      	it	cc
 80091de:	2200      	movcc	r2, #0
 80091e0:	441a      	add	r2, r3
 80091e2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80091e6:	b17b      	cbz	r3, 8009208 <__mdiff+0x104>
 80091e8:	6106      	str	r6, [r0, #16]
 80091ea:	e7a5      	b.n	8009138 <__mdiff+0x34>
 80091ec:	f855 8b04 	ldr.w	r8, [r5], #4
 80091f0:	fa17 f488 	uxtah	r4, r7, r8
 80091f4:	1422      	asrs	r2, r4, #16
 80091f6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80091fa:	b2a4      	uxth	r4, r4
 80091fc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009200:	f84e 4b04 	str.w	r4, [lr], #4
 8009204:	1417      	asrs	r7, r2, #16
 8009206:	e7e0      	b.n	80091ca <__mdiff+0xc6>
 8009208:	3e01      	subs	r6, #1
 800920a:	e7ea      	b.n	80091e2 <__mdiff+0xde>
 800920c:	0800b10b 	.word	0x0800b10b
 8009210:	0800b17c 	.word	0x0800b17c

08009214 <__d2b>:
 8009214:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009218:	4689      	mov	r9, r1
 800921a:	2101      	movs	r1, #1
 800921c:	ec57 6b10 	vmov	r6, r7, d0
 8009220:	4690      	mov	r8, r2
 8009222:	f7ff fcd5 	bl	8008bd0 <_Balloc>
 8009226:	4604      	mov	r4, r0
 8009228:	b930      	cbnz	r0, 8009238 <__d2b+0x24>
 800922a:	4602      	mov	r2, r0
 800922c:	4b25      	ldr	r3, [pc, #148]	; (80092c4 <__d2b+0xb0>)
 800922e:	4826      	ldr	r0, [pc, #152]	; (80092c8 <__d2b+0xb4>)
 8009230:	f240 310a 	movw	r1, #778	; 0x30a
 8009234:	f000 f8f8 	bl	8009428 <__assert_func>
 8009238:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800923c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009240:	bb35      	cbnz	r5, 8009290 <__d2b+0x7c>
 8009242:	2e00      	cmp	r6, #0
 8009244:	9301      	str	r3, [sp, #4]
 8009246:	d028      	beq.n	800929a <__d2b+0x86>
 8009248:	4668      	mov	r0, sp
 800924a:	9600      	str	r6, [sp, #0]
 800924c:	f7ff fd8c 	bl	8008d68 <__lo0bits>
 8009250:	9900      	ldr	r1, [sp, #0]
 8009252:	b300      	cbz	r0, 8009296 <__d2b+0x82>
 8009254:	9a01      	ldr	r2, [sp, #4]
 8009256:	f1c0 0320 	rsb	r3, r0, #32
 800925a:	fa02 f303 	lsl.w	r3, r2, r3
 800925e:	430b      	orrs	r3, r1
 8009260:	40c2      	lsrs	r2, r0
 8009262:	6163      	str	r3, [r4, #20]
 8009264:	9201      	str	r2, [sp, #4]
 8009266:	9b01      	ldr	r3, [sp, #4]
 8009268:	61a3      	str	r3, [r4, #24]
 800926a:	2b00      	cmp	r3, #0
 800926c:	bf14      	ite	ne
 800926e:	2202      	movne	r2, #2
 8009270:	2201      	moveq	r2, #1
 8009272:	6122      	str	r2, [r4, #16]
 8009274:	b1d5      	cbz	r5, 80092ac <__d2b+0x98>
 8009276:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800927a:	4405      	add	r5, r0
 800927c:	f8c9 5000 	str.w	r5, [r9]
 8009280:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009284:	f8c8 0000 	str.w	r0, [r8]
 8009288:	4620      	mov	r0, r4
 800928a:	b003      	add	sp, #12
 800928c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009290:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009294:	e7d5      	b.n	8009242 <__d2b+0x2e>
 8009296:	6161      	str	r1, [r4, #20]
 8009298:	e7e5      	b.n	8009266 <__d2b+0x52>
 800929a:	a801      	add	r0, sp, #4
 800929c:	f7ff fd64 	bl	8008d68 <__lo0bits>
 80092a0:	9b01      	ldr	r3, [sp, #4]
 80092a2:	6163      	str	r3, [r4, #20]
 80092a4:	2201      	movs	r2, #1
 80092a6:	6122      	str	r2, [r4, #16]
 80092a8:	3020      	adds	r0, #32
 80092aa:	e7e3      	b.n	8009274 <__d2b+0x60>
 80092ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80092b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80092b4:	f8c9 0000 	str.w	r0, [r9]
 80092b8:	6918      	ldr	r0, [r3, #16]
 80092ba:	f7ff fd35 	bl	8008d28 <__hi0bits>
 80092be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092c2:	e7df      	b.n	8009284 <__d2b+0x70>
 80092c4:	0800b10b 	.word	0x0800b10b
 80092c8:	0800b17c 	.word	0x0800b17c

080092cc <_calloc_r>:
 80092cc:	b513      	push	{r0, r1, r4, lr}
 80092ce:	434a      	muls	r2, r1
 80092d0:	4611      	mov	r1, r2
 80092d2:	9201      	str	r2, [sp, #4]
 80092d4:	f7fd fdb4 	bl	8006e40 <_malloc_r>
 80092d8:	4604      	mov	r4, r0
 80092da:	b118      	cbz	r0, 80092e4 <_calloc_r+0x18>
 80092dc:	9a01      	ldr	r2, [sp, #4]
 80092de:	2100      	movs	r1, #0
 80092e0:	f7fd fd56 	bl	8006d90 <memset>
 80092e4:	4620      	mov	r0, r4
 80092e6:	b002      	add	sp, #8
 80092e8:	bd10      	pop	{r4, pc}
	...

080092ec <_putc_r>:
 80092ec:	b570      	push	{r4, r5, r6, lr}
 80092ee:	460d      	mov	r5, r1
 80092f0:	4614      	mov	r4, r2
 80092f2:	4606      	mov	r6, r0
 80092f4:	b118      	cbz	r0, 80092fe <_putc_r+0x12>
 80092f6:	6983      	ldr	r3, [r0, #24]
 80092f8:	b90b      	cbnz	r3, 80092fe <_putc_r+0x12>
 80092fa:	f7ff fb53 	bl	80089a4 <__sinit>
 80092fe:	4b1c      	ldr	r3, [pc, #112]	; (8009370 <_putc_r+0x84>)
 8009300:	429c      	cmp	r4, r3
 8009302:	d124      	bne.n	800934e <_putc_r+0x62>
 8009304:	6874      	ldr	r4, [r6, #4]
 8009306:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009308:	07d8      	lsls	r0, r3, #31
 800930a:	d405      	bmi.n	8009318 <_putc_r+0x2c>
 800930c:	89a3      	ldrh	r3, [r4, #12]
 800930e:	0599      	lsls	r1, r3, #22
 8009310:	d402      	bmi.n	8009318 <_putc_r+0x2c>
 8009312:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009314:	f7ff fbe9 	bl	8008aea <__retarget_lock_acquire_recursive>
 8009318:	68a3      	ldr	r3, [r4, #8]
 800931a:	3b01      	subs	r3, #1
 800931c:	2b00      	cmp	r3, #0
 800931e:	60a3      	str	r3, [r4, #8]
 8009320:	da05      	bge.n	800932e <_putc_r+0x42>
 8009322:	69a2      	ldr	r2, [r4, #24]
 8009324:	4293      	cmp	r3, r2
 8009326:	db1c      	blt.n	8009362 <_putc_r+0x76>
 8009328:	b2eb      	uxtb	r3, r5
 800932a:	2b0a      	cmp	r3, #10
 800932c:	d019      	beq.n	8009362 <_putc_r+0x76>
 800932e:	6823      	ldr	r3, [r4, #0]
 8009330:	1c5a      	adds	r2, r3, #1
 8009332:	6022      	str	r2, [r4, #0]
 8009334:	701d      	strb	r5, [r3, #0]
 8009336:	b2ed      	uxtb	r5, r5
 8009338:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800933a:	07da      	lsls	r2, r3, #31
 800933c:	d405      	bmi.n	800934a <_putc_r+0x5e>
 800933e:	89a3      	ldrh	r3, [r4, #12]
 8009340:	059b      	lsls	r3, r3, #22
 8009342:	d402      	bmi.n	800934a <_putc_r+0x5e>
 8009344:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009346:	f7ff fbd1 	bl	8008aec <__retarget_lock_release_recursive>
 800934a:	4628      	mov	r0, r5
 800934c:	bd70      	pop	{r4, r5, r6, pc}
 800934e:	4b09      	ldr	r3, [pc, #36]	; (8009374 <_putc_r+0x88>)
 8009350:	429c      	cmp	r4, r3
 8009352:	d101      	bne.n	8009358 <_putc_r+0x6c>
 8009354:	68b4      	ldr	r4, [r6, #8]
 8009356:	e7d6      	b.n	8009306 <_putc_r+0x1a>
 8009358:	4b07      	ldr	r3, [pc, #28]	; (8009378 <_putc_r+0x8c>)
 800935a:	429c      	cmp	r4, r3
 800935c:	bf08      	it	eq
 800935e:	68f4      	ldreq	r4, [r6, #12]
 8009360:	e7d1      	b.n	8009306 <_putc_r+0x1a>
 8009362:	4629      	mov	r1, r5
 8009364:	4622      	mov	r2, r4
 8009366:	4630      	mov	r0, r6
 8009368:	f7fe faca 	bl	8007900 <__swbuf_r>
 800936c:	4605      	mov	r5, r0
 800936e:	e7e3      	b.n	8009338 <_putc_r+0x4c>
 8009370:	0800b13c 	.word	0x0800b13c
 8009374:	0800b15c 	.word	0x0800b15c
 8009378:	0800b11c 	.word	0x0800b11c

0800937c <__sread>:
 800937c:	b510      	push	{r4, lr}
 800937e:	460c      	mov	r4, r1
 8009380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009384:	f000 fa30 	bl	80097e8 <_read_r>
 8009388:	2800      	cmp	r0, #0
 800938a:	bfab      	itete	ge
 800938c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800938e:	89a3      	ldrhlt	r3, [r4, #12]
 8009390:	181b      	addge	r3, r3, r0
 8009392:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009396:	bfac      	ite	ge
 8009398:	6563      	strge	r3, [r4, #84]	; 0x54
 800939a:	81a3      	strhlt	r3, [r4, #12]
 800939c:	bd10      	pop	{r4, pc}

0800939e <__swrite>:
 800939e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093a2:	461f      	mov	r7, r3
 80093a4:	898b      	ldrh	r3, [r1, #12]
 80093a6:	05db      	lsls	r3, r3, #23
 80093a8:	4605      	mov	r5, r0
 80093aa:	460c      	mov	r4, r1
 80093ac:	4616      	mov	r6, r2
 80093ae:	d505      	bpl.n	80093bc <__swrite+0x1e>
 80093b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093b4:	2302      	movs	r3, #2
 80093b6:	2200      	movs	r2, #0
 80093b8:	f000 f898 	bl	80094ec <_lseek_r>
 80093bc:	89a3      	ldrh	r3, [r4, #12]
 80093be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80093c6:	81a3      	strh	r3, [r4, #12]
 80093c8:	4632      	mov	r2, r6
 80093ca:	463b      	mov	r3, r7
 80093cc:	4628      	mov	r0, r5
 80093ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093d2:	f000 b817 	b.w	8009404 <_write_r>

080093d6 <__sseek>:
 80093d6:	b510      	push	{r4, lr}
 80093d8:	460c      	mov	r4, r1
 80093da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093de:	f000 f885 	bl	80094ec <_lseek_r>
 80093e2:	1c43      	adds	r3, r0, #1
 80093e4:	89a3      	ldrh	r3, [r4, #12]
 80093e6:	bf15      	itete	ne
 80093e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80093ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80093ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80093f2:	81a3      	strheq	r3, [r4, #12]
 80093f4:	bf18      	it	ne
 80093f6:	81a3      	strhne	r3, [r4, #12]
 80093f8:	bd10      	pop	{r4, pc}

080093fa <__sclose>:
 80093fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093fe:	f000 b831 	b.w	8009464 <_close_r>
	...

08009404 <_write_r>:
 8009404:	b538      	push	{r3, r4, r5, lr}
 8009406:	4d07      	ldr	r5, [pc, #28]	; (8009424 <_write_r+0x20>)
 8009408:	4604      	mov	r4, r0
 800940a:	4608      	mov	r0, r1
 800940c:	4611      	mov	r1, r2
 800940e:	2200      	movs	r2, #0
 8009410:	602a      	str	r2, [r5, #0]
 8009412:	461a      	mov	r2, r3
 8009414:	f7f7 ff8a 	bl	800132c <_write>
 8009418:	1c43      	adds	r3, r0, #1
 800941a:	d102      	bne.n	8009422 <_write_r+0x1e>
 800941c:	682b      	ldr	r3, [r5, #0]
 800941e:	b103      	cbz	r3, 8009422 <_write_r+0x1e>
 8009420:	6023      	str	r3, [r4, #0]
 8009422:	bd38      	pop	{r3, r4, r5, pc}
 8009424:	20004668 	.word	0x20004668

08009428 <__assert_func>:
 8009428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800942a:	4614      	mov	r4, r2
 800942c:	461a      	mov	r2, r3
 800942e:	4b09      	ldr	r3, [pc, #36]	; (8009454 <__assert_func+0x2c>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	4605      	mov	r5, r0
 8009434:	68d8      	ldr	r0, [r3, #12]
 8009436:	b14c      	cbz	r4, 800944c <__assert_func+0x24>
 8009438:	4b07      	ldr	r3, [pc, #28]	; (8009458 <__assert_func+0x30>)
 800943a:	9100      	str	r1, [sp, #0]
 800943c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009440:	4906      	ldr	r1, [pc, #24]	; (800945c <__assert_func+0x34>)
 8009442:	462b      	mov	r3, r5
 8009444:	f000 f81e 	bl	8009484 <fiprintf>
 8009448:	f000 f9ed 	bl	8009826 <abort>
 800944c:	4b04      	ldr	r3, [pc, #16]	; (8009460 <__assert_func+0x38>)
 800944e:	461c      	mov	r4, r3
 8009450:	e7f3      	b.n	800943a <__assert_func+0x12>
 8009452:	bf00      	nop
 8009454:	20001d9c 	.word	0x20001d9c
 8009458:	0800b2dc 	.word	0x0800b2dc
 800945c:	0800b2e9 	.word	0x0800b2e9
 8009460:	0800b317 	.word	0x0800b317

08009464 <_close_r>:
 8009464:	b538      	push	{r3, r4, r5, lr}
 8009466:	4d06      	ldr	r5, [pc, #24]	; (8009480 <_close_r+0x1c>)
 8009468:	2300      	movs	r3, #0
 800946a:	4604      	mov	r4, r0
 800946c:	4608      	mov	r0, r1
 800946e:	602b      	str	r3, [r5, #0]
 8009470:	f7f8 f982 	bl	8001778 <_close>
 8009474:	1c43      	adds	r3, r0, #1
 8009476:	d102      	bne.n	800947e <_close_r+0x1a>
 8009478:	682b      	ldr	r3, [r5, #0]
 800947a:	b103      	cbz	r3, 800947e <_close_r+0x1a>
 800947c:	6023      	str	r3, [r4, #0]
 800947e:	bd38      	pop	{r3, r4, r5, pc}
 8009480:	20004668 	.word	0x20004668

08009484 <fiprintf>:
 8009484:	b40e      	push	{r1, r2, r3}
 8009486:	b503      	push	{r0, r1, lr}
 8009488:	4601      	mov	r1, r0
 800948a:	ab03      	add	r3, sp, #12
 800948c:	4805      	ldr	r0, [pc, #20]	; (80094a4 <fiprintf+0x20>)
 800948e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009492:	6800      	ldr	r0, [r0, #0]
 8009494:	9301      	str	r3, [sp, #4]
 8009496:	f000 f877 	bl	8009588 <_vfiprintf_r>
 800949a:	b002      	add	sp, #8
 800949c:	f85d eb04 	ldr.w	lr, [sp], #4
 80094a0:	b003      	add	sp, #12
 80094a2:	4770      	bx	lr
 80094a4:	20001d9c 	.word	0x20001d9c

080094a8 <_fstat_r>:
 80094a8:	b538      	push	{r3, r4, r5, lr}
 80094aa:	4d07      	ldr	r5, [pc, #28]	; (80094c8 <_fstat_r+0x20>)
 80094ac:	2300      	movs	r3, #0
 80094ae:	4604      	mov	r4, r0
 80094b0:	4608      	mov	r0, r1
 80094b2:	4611      	mov	r1, r2
 80094b4:	602b      	str	r3, [r5, #0]
 80094b6:	f7f8 f962 	bl	800177e <_fstat>
 80094ba:	1c43      	adds	r3, r0, #1
 80094bc:	d102      	bne.n	80094c4 <_fstat_r+0x1c>
 80094be:	682b      	ldr	r3, [r5, #0]
 80094c0:	b103      	cbz	r3, 80094c4 <_fstat_r+0x1c>
 80094c2:	6023      	str	r3, [r4, #0]
 80094c4:	bd38      	pop	{r3, r4, r5, pc}
 80094c6:	bf00      	nop
 80094c8:	20004668 	.word	0x20004668

080094cc <_isatty_r>:
 80094cc:	b538      	push	{r3, r4, r5, lr}
 80094ce:	4d06      	ldr	r5, [pc, #24]	; (80094e8 <_isatty_r+0x1c>)
 80094d0:	2300      	movs	r3, #0
 80094d2:	4604      	mov	r4, r0
 80094d4:	4608      	mov	r0, r1
 80094d6:	602b      	str	r3, [r5, #0]
 80094d8:	f7f8 f956 	bl	8001788 <_isatty>
 80094dc:	1c43      	adds	r3, r0, #1
 80094de:	d102      	bne.n	80094e6 <_isatty_r+0x1a>
 80094e0:	682b      	ldr	r3, [r5, #0]
 80094e2:	b103      	cbz	r3, 80094e6 <_isatty_r+0x1a>
 80094e4:	6023      	str	r3, [r4, #0]
 80094e6:	bd38      	pop	{r3, r4, r5, pc}
 80094e8:	20004668 	.word	0x20004668

080094ec <_lseek_r>:
 80094ec:	b538      	push	{r3, r4, r5, lr}
 80094ee:	4d07      	ldr	r5, [pc, #28]	; (800950c <_lseek_r+0x20>)
 80094f0:	4604      	mov	r4, r0
 80094f2:	4608      	mov	r0, r1
 80094f4:	4611      	mov	r1, r2
 80094f6:	2200      	movs	r2, #0
 80094f8:	602a      	str	r2, [r5, #0]
 80094fa:	461a      	mov	r2, r3
 80094fc:	f7f8 f946 	bl	800178c <_lseek>
 8009500:	1c43      	adds	r3, r0, #1
 8009502:	d102      	bne.n	800950a <_lseek_r+0x1e>
 8009504:	682b      	ldr	r3, [r5, #0]
 8009506:	b103      	cbz	r3, 800950a <_lseek_r+0x1e>
 8009508:	6023      	str	r3, [r4, #0]
 800950a:	bd38      	pop	{r3, r4, r5, pc}
 800950c:	20004668 	.word	0x20004668

08009510 <__ascii_mbtowc>:
 8009510:	b082      	sub	sp, #8
 8009512:	b901      	cbnz	r1, 8009516 <__ascii_mbtowc+0x6>
 8009514:	a901      	add	r1, sp, #4
 8009516:	b142      	cbz	r2, 800952a <__ascii_mbtowc+0x1a>
 8009518:	b14b      	cbz	r3, 800952e <__ascii_mbtowc+0x1e>
 800951a:	7813      	ldrb	r3, [r2, #0]
 800951c:	600b      	str	r3, [r1, #0]
 800951e:	7812      	ldrb	r2, [r2, #0]
 8009520:	1e10      	subs	r0, r2, #0
 8009522:	bf18      	it	ne
 8009524:	2001      	movne	r0, #1
 8009526:	b002      	add	sp, #8
 8009528:	4770      	bx	lr
 800952a:	4610      	mov	r0, r2
 800952c:	e7fb      	b.n	8009526 <__ascii_mbtowc+0x16>
 800952e:	f06f 0001 	mvn.w	r0, #1
 8009532:	e7f8      	b.n	8009526 <__ascii_mbtowc+0x16>

08009534 <__sfputc_r>:
 8009534:	6893      	ldr	r3, [r2, #8]
 8009536:	3b01      	subs	r3, #1
 8009538:	2b00      	cmp	r3, #0
 800953a:	b410      	push	{r4}
 800953c:	6093      	str	r3, [r2, #8]
 800953e:	da08      	bge.n	8009552 <__sfputc_r+0x1e>
 8009540:	6994      	ldr	r4, [r2, #24]
 8009542:	42a3      	cmp	r3, r4
 8009544:	db01      	blt.n	800954a <__sfputc_r+0x16>
 8009546:	290a      	cmp	r1, #10
 8009548:	d103      	bne.n	8009552 <__sfputc_r+0x1e>
 800954a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800954e:	f7fe b9d7 	b.w	8007900 <__swbuf_r>
 8009552:	6813      	ldr	r3, [r2, #0]
 8009554:	1c58      	adds	r0, r3, #1
 8009556:	6010      	str	r0, [r2, #0]
 8009558:	7019      	strb	r1, [r3, #0]
 800955a:	4608      	mov	r0, r1
 800955c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009560:	4770      	bx	lr

08009562 <__sfputs_r>:
 8009562:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009564:	4606      	mov	r6, r0
 8009566:	460f      	mov	r7, r1
 8009568:	4614      	mov	r4, r2
 800956a:	18d5      	adds	r5, r2, r3
 800956c:	42ac      	cmp	r4, r5
 800956e:	d101      	bne.n	8009574 <__sfputs_r+0x12>
 8009570:	2000      	movs	r0, #0
 8009572:	e007      	b.n	8009584 <__sfputs_r+0x22>
 8009574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009578:	463a      	mov	r2, r7
 800957a:	4630      	mov	r0, r6
 800957c:	f7ff ffda 	bl	8009534 <__sfputc_r>
 8009580:	1c43      	adds	r3, r0, #1
 8009582:	d1f3      	bne.n	800956c <__sfputs_r+0xa>
 8009584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009588 <_vfiprintf_r>:
 8009588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800958c:	460d      	mov	r5, r1
 800958e:	b09d      	sub	sp, #116	; 0x74
 8009590:	4614      	mov	r4, r2
 8009592:	4698      	mov	r8, r3
 8009594:	4606      	mov	r6, r0
 8009596:	b118      	cbz	r0, 80095a0 <_vfiprintf_r+0x18>
 8009598:	6983      	ldr	r3, [r0, #24]
 800959a:	b90b      	cbnz	r3, 80095a0 <_vfiprintf_r+0x18>
 800959c:	f7ff fa02 	bl	80089a4 <__sinit>
 80095a0:	4b89      	ldr	r3, [pc, #548]	; (80097c8 <_vfiprintf_r+0x240>)
 80095a2:	429d      	cmp	r5, r3
 80095a4:	d11b      	bne.n	80095de <_vfiprintf_r+0x56>
 80095a6:	6875      	ldr	r5, [r6, #4]
 80095a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095aa:	07d9      	lsls	r1, r3, #31
 80095ac:	d405      	bmi.n	80095ba <_vfiprintf_r+0x32>
 80095ae:	89ab      	ldrh	r3, [r5, #12]
 80095b0:	059a      	lsls	r2, r3, #22
 80095b2:	d402      	bmi.n	80095ba <_vfiprintf_r+0x32>
 80095b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095b6:	f7ff fa98 	bl	8008aea <__retarget_lock_acquire_recursive>
 80095ba:	89ab      	ldrh	r3, [r5, #12]
 80095bc:	071b      	lsls	r3, r3, #28
 80095be:	d501      	bpl.n	80095c4 <_vfiprintf_r+0x3c>
 80095c0:	692b      	ldr	r3, [r5, #16]
 80095c2:	b9eb      	cbnz	r3, 8009600 <_vfiprintf_r+0x78>
 80095c4:	4629      	mov	r1, r5
 80095c6:	4630      	mov	r0, r6
 80095c8:	f7fe f9ec 	bl	80079a4 <__swsetup_r>
 80095cc:	b1c0      	cbz	r0, 8009600 <_vfiprintf_r+0x78>
 80095ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095d0:	07dc      	lsls	r4, r3, #31
 80095d2:	d50e      	bpl.n	80095f2 <_vfiprintf_r+0x6a>
 80095d4:	f04f 30ff 	mov.w	r0, #4294967295
 80095d8:	b01d      	add	sp, #116	; 0x74
 80095da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095de:	4b7b      	ldr	r3, [pc, #492]	; (80097cc <_vfiprintf_r+0x244>)
 80095e0:	429d      	cmp	r5, r3
 80095e2:	d101      	bne.n	80095e8 <_vfiprintf_r+0x60>
 80095e4:	68b5      	ldr	r5, [r6, #8]
 80095e6:	e7df      	b.n	80095a8 <_vfiprintf_r+0x20>
 80095e8:	4b79      	ldr	r3, [pc, #484]	; (80097d0 <_vfiprintf_r+0x248>)
 80095ea:	429d      	cmp	r5, r3
 80095ec:	bf08      	it	eq
 80095ee:	68f5      	ldreq	r5, [r6, #12]
 80095f0:	e7da      	b.n	80095a8 <_vfiprintf_r+0x20>
 80095f2:	89ab      	ldrh	r3, [r5, #12]
 80095f4:	0598      	lsls	r0, r3, #22
 80095f6:	d4ed      	bmi.n	80095d4 <_vfiprintf_r+0x4c>
 80095f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095fa:	f7ff fa77 	bl	8008aec <__retarget_lock_release_recursive>
 80095fe:	e7e9      	b.n	80095d4 <_vfiprintf_r+0x4c>
 8009600:	2300      	movs	r3, #0
 8009602:	9309      	str	r3, [sp, #36]	; 0x24
 8009604:	2320      	movs	r3, #32
 8009606:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800960a:	f8cd 800c 	str.w	r8, [sp, #12]
 800960e:	2330      	movs	r3, #48	; 0x30
 8009610:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80097d4 <_vfiprintf_r+0x24c>
 8009614:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009618:	f04f 0901 	mov.w	r9, #1
 800961c:	4623      	mov	r3, r4
 800961e:	469a      	mov	sl, r3
 8009620:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009624:	b10a      	cbz	r2, 800962a <_vfiprintf_r+0xa2>
 8009626:	2a25      	cmp	r2, #37	; 0x25
 8009628:	d1f9      	bne.n	800961e <_vfiprintf_r+0x96>
 800962a:	ebba 0b04 	subs.w	fp, sl, r4
 800962e:	d00b      	beq.n	8009648 <_vfiprintf_r+0xc0>
 8009630:	465b      	mov	r3, fp
 8009632:	4622      	mov	r2, r4
 8009634:	4629      	mov	r1, r5
 8009636:	4630      	mov	r0, r6
 8009638:	f7ff ff93 	bl	8009562 <__sfputs_r>
 800963c:	3001      	adds	r0, #1
 800963e:	f000 80aa 	beq.w	8009796 <_vfiprintf_r+0x20e>
 8009642:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009644:	445a      	add	r2, fp
 8009646:	9209      	str	r2, [sp, #36]	; 0x24
 8009648:	f89a 3000 	ldrb.w	r3, [sl]
 800964c:	2b00      	cmp	r3, #0
 800964e:	f000 80a2 	beq.w	8009796 <_vfiprintf_r+0x20e>
 8009652:	2300      	movs	r3, #0
 8009654:	f04f 32ff 	mov.w	r2, #4294967295
 8009658:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800965c:	f10a 0a01 	add.w	sl, sl, #1
 8009660:	9304      	str	r3, [sp, #16]
 8009662:	9307      	str	r3, [sp, #28]
 8009664:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009668:	931a      	str	r3, [sp, #104]	; 0x68
 800966a:	4654      	mov	r4, sl
 800966c:	2205      	movs	r2, #5
 800966e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009672:	4858      	ldr	r0, [pc, #352]	; (80097d4 <_vfiprintf_r+0x24c>)
 8009674:	f7f6 fddc 	bl	8000230 <memchr>
 8009678:	9a04      	ldr	r2, [sp, #16]
 800967a:	b9d8      	cbnz	r0, 80096b4 <_vfiprintf_r+0x12c>
 800967c:	06d1      	lsls	r1, r2, #27
 800967e:	bf44      	itt	mi
 8009680:	2320      	movmi	r3, #32
 8009682:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009686:	0713      	lsls	r3, r2, #28
 8009688:	bf44      	itt	mi
 800968a:	232b      	movmi	r3, #43	; 0x2b
 800968c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009690:	f89a 3000 	ldrb.w	r3, [sl]
 8009694:	2b2a      	cmp	r3, #42	; 0x2a
 8009696:	d015      	beq.n	80096c4 <_vfiprintf_r+0x13c>
 8009698:	9a07      	ldr	r2, [sp, #28]
 800969a:	4654      	mov	r4, sl
 800969c:	2000      	movs	r0, #0
 800969e:	f04f 0c0a 	mov.w	ip, #10
 80096a2:	4621      	mov	r1, r4
 80096a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096a8:	3b30      	subs	r3, #48	; 0x30
 80096aa:	2b09      	cmp	r3, #9
 80096ac:	d94e      	bls.n	800974c <_vfiprintf_r+0x1c4>
 80096ae:	b1b0      	cbz	r0, 80096de <_vfiprintf_r+0x156>
 80096b0:	9207      	str	r2, [sp, #28]
 80096b2:	e014      	b.n	80096de <_vfiprintf_r+0x156>
 80096b4:	eba0 0308 	sub.w	r3, r0, r8
 80096b8:	fa09 f303 	lsl.w	r3, r9, r3
 80096bc:	4313      	orrs	r3, r2
 80096be:	9304      	str	r3, [sp, #16]
 80096c0:	46a2      	mov	sl, r4
 80096c2:	e7d2      	b.n	800966a <_vfiprintf_r+0xe2>
 80096c4:	9b03      	ldr	r3, [sp, #12]
 80096c6:	1d19      	adds	r1, r3, #4
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	9103      	str	r1, [sp, #12]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	bfbb      	ittet	lt
 80096d0:	425b      	neglt	r3, r3
 80096d2:	f042 0202 	orrlt.w	r2, r2, #2
 80096d6:	9307      	strge	r3, [sp, #28]
 80096d8:	9307      	strlt	r3, [sp, #28]
 80096da:	bfb8      	it	lt
 80096dc:	9204      	strlt	r2, [sp, #16]
 80096de:	7823      	ldrb	r3, [r4, #0]
 80096e0:	2b2e      	cmp	r3, #46	; 0x2e
 80096e2:	d10c      	bne.n	80096fe <_vfiprintf_r+0x176>
 80096e4:	7863      	ldrb	r3, [r4, #1]
 80096e6:	2b2a      	cmp	r3, #42	; 0x2a
 80096e8:	d135      	bne.n	8009756 <_vfiprintf_r+0x1ce>
 80096ea:	9b03      	ldr	r3, [sp, #12]
 80096ec:	1d1a      	adds	r2, r3, #4
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	9203      	str	r2, [sp, #12]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	bfb8      	it	lt
 80096f6:	f04f 33ff 	movlt.w	r3, #4294967295
 80096fa:	3402      	adds	r4, #2
 80096fc:	9305      	str	r3, [sp, #20]
 80096fe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80097e4 <_vfiprintf_r+0x25c>
 8009702:	7821      	ldrb	r1, [r4, #0]
 8009704:	2203      	movs	r2, #3
 8009706:	4650      	mov	r0, sl
 8009708:	f7f6 fd92 	bl	8000230 <memchr>
 800970c:	b140      	cbz	r0, 8009720 <_vfiprintf_r+0x198>
 800970e:	2340      	movs	r3, #64	; 0x40
 8009710:	eba0 000a 	sub.w	r0, r0, sl
 8009714:	fa03 f000 	lsl.w	r0, r3, r0
 8009718:	9b04      	ldr	r3, [sp, #16]
 800971a:	4303      	orrs	r3, r0
 800971c:	3401      	adds	r4, #1
 800971e:	9304      	str	r3, [sp, #16]
 8009720:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009724:	482c      	ldr	r0, [pc, #176]	; (80097d8 <_vfiprintf_r+0x250>)
 8009726:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800972a:	2206      	movs	r2, #6
 800972c:	f7f6 fd80 	bl	8000230 <memchr>
 8009730:	2800      	cmp	r0, #0
 8009732:	d03f      	beq.n	80097b4 <_vfiprintf_r+0x22c>
 8009734:	4b29      	ldr	r3, [pc, #164]	; (80097dc <_vfiprintf_r+0x254>)
 8009736:	bb1b      	cbnz	r3, 8009780 <_vfiprintf_r+0x1f8>
 8009738:	9b03      	ldr	r3, [sp, #12]
 800973a:	3307      	adds	r3, #7
 800973c:	f023 0307 	bic.w	r3, r3, #7
 8009740:	3308      	adds	r3, #8
 8009742:	9303      	str	r3, [sp, #12]
 8009744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009746:	443b      	add	r3, r7
 8009748:	9309      	str	r3, [sp, #36]	; 0x24
 800974a:	e767      	b.n	800961c <_vfiprintf_r+0x94>
 800974c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009750:	460c      	mov	r4, r1
 8009752:	2001      	movs	r0, #1
 8009754:	e7a5      	b.n	80096a2 <_vfiprintf_r+0x11a>
 8009756:	2300      	movs	r3, #0
 8009758:	3401      	adds	r4, #1
 800975a:	9305      	str	r3, [sp, #20]
 800975c:	4619      	mov	r1, r3
 800975e:	f04f 0c0a 	mov.w	ip, #10
 8009762:	4620      	mov	r0, r4
 8009764:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009768:	3a30      	subs	r2, #48	; 0x30
 800976a:	2a09      	cmp	r2, #9
 800976c:	d903      	bls.n	8009776 <_vfiprintf_r+0x1ee>
 800976e:	2b00      	cmp	r3, #0
 8009770:	d0c5      	beq.n	80096fe <_vfiprintf_r+0x176>
 8009772:	9105      	str	r1, [sp, #20]
 8009774:	e7c3      	b.n	80096fe <_vfiprintf_r+0x176>
 8009776:	fb0c 2101 	mla	r1, ip, r1, r2
 800977a:	4604      	mov	r4, r0
 800977c:	2301      	movs	r3, #1
 800977e:	e7f0      	b.n	8009762 <_vfiprintf_r+0x1da>
 8009780:	ab03      	add	r3, sp, #12
 8009782:	9300      	str	r3, [sp, #0]
 8009784:	462a      	mov	r2, r5
 8009786:	4b16      	ldr	r3, [pc, #88]	; (80097e0 <_vfiprintf_r+0x258>)
 8009788:	a904      	add	r1, sp, #16
 800978a:	4630      	mov	r0, r6
 800978c:	f7fd fc52 	bl	8007034 <_printf_float>
 8009790:	4607      	mov	r7, r0
 8009792:	1c78      	adds	r0, r7, #1
 8009794:	d1d6      	bne.n	8009744 <_vfiprintf_r+0x1bc>
 8009796:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009798:	07d9      	lsls	r1, r3, #31
 800979a:	d405      	bmi.n	80097a8 <_vfiprintf_r+0x220>
 800979c:	89ab      	ldrh	r3, [r5, #12]
 800979e:	059a      	lsls	r2, r3, #22
 80097a0:	d402      	bmi.n	80097a8 <_vfiprintf_r+0x220>
 80097a2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097a4:	f7ff f9a2 	bl	8008aec <__retarget_lock_release_recursive>
 80097a8:	89ab      	ldrh	r3, [r5, #12]
 80097aa:	065b      	lsls	r3, r3, #25
 80097ac:	f53f af12 	bmi.w	80095d4 <_vfiprintf_r+0x4c>
 80097b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097b2:	e711      	b.n	80095d8 <_vfiprintf_r+0x50>
 80097b4:	ab03      	add	r3, sp, #12
 80097b6:	9300      	str	r3, [sp, #0]
 80097b8:	462a      	mov	r2, r5
 80097ba:	4b09      	ldr	r3, [pc, #36]	; (80097e0 <_vfiprintf_r+0x258>)
 80097bc:	a904      	add	r1, sp, #16
 80097be:	4630      	mov	r0, r6
 80097c0:	f7fd fedc 	bl	800757c <_printf_i>
 80097c4:	e7e4      	b.n	8009790 <_vfiprintf_r+0x208>
 80097c6:	bf00      	nop
 80097c8:	0800b13c 	.word	0x0800b13c
 80097cc:	0800b15c 	.word	0x0800b15c
 80097d0:	0800b11c 	.word	0x0800b11c
 80097d4:	0800b322 	.word	0x0800b322
 80097d8:	0800b32c 	.word	0x0800b32c
 80097dc:	08007035 	.word	0x08007035
 80097e0:	08009563 	.word	0x08009563
 80097e4:	0800b328 	.word	0x0800b328

080097e8 <_read_r>:
 80097e8:	b538      	push	{r3, r4, r5, lr}
 80097ea:	4d07      	ldr	r5, [pc, #28]	; (8009808 <_read_r+0x20>)
 80097ec:	4604      	mov	r4, r0
 80097ee:	4608      	mov	r0, r1
 80097f0:	4611      	mov	r1, r2
 80097f2:	2200      	movs	r2, #0
 80097f4:	602a      	str	r2, [r5, #0]
 80097f6:	461a      	mov	r2, r3
 80097f8:	f7f7 ffae 	bl	8001758 <_read>
 80097fc:	1c43      	adds	r3, r0, #1
 80097fe:	d102      	bne.n	8009806 <_read_r+0x1e>
 8009800:	682b      	ldr	r3, [r5, #0]
 8009802:	b103      	cbz	r3, 8009806 <_read_r+0x1e>
 8009804:	6023      	str	r3, [r4, #0]
 8009806:	bd38      	pop	{r3, r4, r5, pc}
 8009808:	20004668 	.word	0x20004668

0800980c <__ascii_wctomb>:
 800980c:	b149      	cbz	r1, 8009822 <__ascii_wctomb+0x16>
 800980e:	2aff      	cmp	r2, #255	; 0xff
 8009810:	bf85      	ittet	hi
 8009812:	238a      	movhi	r3, #138	; 0x8a
 8009814:	6003      	strhi	r3, [r0, #0]
 8009816:	700a      	strbls	r2, [r1, #0]
 8009818:	f04f 30ff 	movhi.w	r0, #4294967295
 800981c:	bf98      	it	ls
 800981e:	2001      	movls	r0, #1
 8009820:	4770      	bx	lr
 8009822:	4608      	mov	r0, r1
 8009824:	4770      	bx	lr

08009826 <abort>:
 8009826:	b508      	push	{r3, lr}
 8009828:	2006      	movs	r0, #6
 800982a:	f000 f82b 	bl	8009884 <raise>
 800982e:	2001      	movs	r0, #1
 8009830:	f7f7 ff8c 	bl	800174c <_exit>

08009834 <_raise_r>:
 8009834:	291f      	cmp	r1, #31
 8009836:	b538      	push	{r3, r4, r5, lr}
 8009838:	4604      	mov	r4, r0
 800983a:	460d      	mov	r5, r1
 800983c:	d904      	bls.n	8009848 <_raise_r+0x14>
 800983e:	2316      	movs	r3, #22
 8009840:	6003      	str	r3, [r0, #0]
 8009842:	f04f 30ff 	mov.w	r0, #4294967295
 8009846:	bd38      	pop	{r3, r4, r5, pc}
 8009848:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800984a:	b112      	cbz	r2, 8009852 <_raise_r+0x1e>
 800984c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009850:	b94b      	cbnz	r3, 8009866 <_raise_r+0x32>
 8009852:	4620      	mov	r0, r4
 8009854:	f000 f830 	bl	80098b8 <_getpid_r>
 8009858:	462a      	mov	r2, r5
 800985a:	4601      	mov	r1, r0
 800985c:	4620      	mov	r0, r4
 800985e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009862:	f000 b817 	b.w	8009894 <_kill_r>
 8009866:	2b01      	cmp	r3, #1
 8009868:	d00a      	beq.n	8009880 <_raise_r+0x4c>
 800986a:	1c59      	adds	r1, r3, #1
 800986c:	d103      	bne.n	8009876 <_raise_r+0x42>
 800986e:	2316      	movs	r3, #22
 8009870:	6003      	str	r3, [r0, #0]
 8009872:	2001      	movs	r0, #1
 8009874:	e7e7      	b.n	8009846 <_raise_r+0x12>
 8009876:	2400      	movs	r4, #0
 8009878:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800987c:	4628      	mov	r0, r5
 800987e:	4798      	blx	r3
 8009880:	2000      	movs	r0, #0
 8009882:	e7e0      	b.n	8009846 <_raise_r+0x12>

08009884 <raise>:
 8009884:	4b02      	ldr	r3, [pc, #8]	; (8009890 <raise+0xc>)
 8009886:	4601      	mov	r1, r0
 8009888:	6818      	ldr	r0, [r3, #0]
 800988a:	f7ff bfd3 	b.w	8009834 <_raise_r>
 800988e:	bf00      	nop
 8009890:	20001d9c 	.word	0x20001d9c

08009894 <_kill_r>:
 8009894:	b538      	push	{r3, r4, r5, lr}
 8009896:	4d07      	ldr	r5, [pc, #28]	; (80098b4 <_kill_r+0x20>)
 8009898:	2300      	movs	r3, #0
 800989a:	4604      	mov	r4, r0
 800989c:	4608      	mov	r0, r1
 800989e:	4611      	mov	r1, r2
 80098a0:	602b      	str	r3, [r5, #0]
 80098a2:	f7f7 ff4b 	bl	800173c <_kill>
 80098a6:	1c43      	adds	r3, r0, #1
 80098a8:	d102      	bne.n	80098b0 <_kill_r+0x1c>
 80098aa:	682b      	ldr	r3, [r5, #0]
 80098ac:	b103      	cbz	r3, 80098b0 <_kill_r+0x1c>
 80098ae:	6023      	str	r3, [r4, #0]
 80098b0:	bd38      	pop	{r3, r4, r5, pc}
 80098b2:	bf00      	nop
 80098b4:	20004668 	.word	0x20004668

080098b8 <_getpid_r>:
 80098b8:	f7f7 bf3e 	b.w	8001738 <_getpid>

080098bc <pow>:
 80098bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098c0:	ec59 8b10 	vmov	r8, r9, d0
 80098c4:	ec57 6b11 	vmov	r6, r7, d1
 80098c8:	f000 f8da 	bl	8009a80 <__ieee754_pow>
 80098cc:	4b4e      	ldr	r3, [pc, #312]	; (8009a08 <pow+0x14c>)
 80098ce:	f993 3000 	ldrsb.w	r3, [r3]
 80098d2:	3301      	adds	r3, #1
 80098d4:	ec55 4b10 	vmov	r4, r5, d0
 80098d8:	d015      	beq.n	8009906 <pow+0x4a>
 80098da:	4632      	mov	r2, r6
 80098dc:	463b      	mov	r3, r7
 80098de:	4630      	mov	r0, r6
 80098e0:	4639      	mov	r1, r7
 80098e2:	f7f7 f94b 	bl	8000b7c <__aeabi_dcmpun>
 80098e6:	b970      	cbnz	r0, 8009906 <pow+0x4a>
 80098e8:	4642      	mov	r2, r8
 80098ea:	464b      	mov	r3, r9
 80098ec:	4640      	mov	r0, r8
 80098ee:	4649      	mov	r1, r9
 80098f0:	f7f7 f944 	bl	8000b7c <__aeabi_dcmpun>
 80098f4:	2200      	movs	r2, #0
 80098f6:	2300      	movs	r3, #0
 80098f8:	b148      	cbz	r0, 800990e <pow+0x52>
 80098fa:	4630      	mov	r0, r6
 80098fc:	4639      	mov	r1, r7
 80098fe:	f7f7 f90b 	bl	8000b18 <__aeabi_dcmpeq>
 8009902:	2800      	cmp	r0, #0
 8009904:	d17d      	bne.n	8009a02 <pow+0x146>
 8009906:	ec45 4b10 	vmov	d0, r4, r5
 800990a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800990e:	4640      	mov	r0, r8
 8009910:	4649      	mov	r1, r9
 8009912:	f7f7 f901 	bl	8000b18 <__aeabi_dcmpeq>
 8009916:	b1e0      	cbz	r0, 8009952 <pow+0x96>
 8009918:	2200      	movs	r2, #0
 800991a:	2300      	movs	r3, #0
 800991c:	4630      	mov	r0, r6
 800991e:	4639      	mov	r1, r7
 8009920:	f7f7 f8fa 	bl	8000b18 <__aeabi_dcmpeq>
 8009924:	2800      	cmp	r0, #0
 8009926:	d16c      	bne.n	8009a02 <pow+0x146>
 8009928:	ec47 6b10 	vmov	d0, r6, r7
 800992c:	f000 fe87 	bl	800a63e <finite>
 8009930:	2800      	cmp	r0, #0
 8009932:	d0e8      	beq.n	8009906 <pow+0x4a>
 8009934:	2200      	movs	r2, #0
 8009936:	2300      	movs	r3, #0
 8009938:	4630      	mov	r0, r6
 800993a:	4639      	mov	r1, r7
 800993c:	f7f7 f8f6 	bl	8000b2c <__aeabi_dcmplt>
 8009940:	2800      	cmp	r0, #0
 8009942:	d0e0      	beq.n	8009906 <pow+0x4a>
 8009944:	f7fd f9e4 	bl	8006d10 <__errno>
 8009948:	2321      	movs	r3, #33	; 0x21
 800994a:	6003      	str	r3, [r0, #0]
 800994c:	2400      	movs	r4, #0
 800994e:	4d2f      	ldr	r5, [pc, #188]	; (8009a0c <pow+0x150>)
 8009950:	e7d9      	b.n	8009906 <pow+0x4a>
 8009952:	ec45 4b10 	vmov	d0, r4, r5
 8009956:	f000 fe72 	bl	800a63e <finite>
 800995a:	bbb8      	cbnz	r0, 80099cc <pow+0x110>
 800995c:	ec49 8b10 	vmov	d0, r8, r9
 8009960:	f000 fe6d 	bl	800a63e <finite>
 8009964:	b390      	cbz	r0, 80099cc <pow+0x110>
 8009966:	ec47 6b10 	vmov	d0, r6, r7
 800996a:	f000 fe68 	bl	800a63e <finite>
 800996e:	b368      	cbz	r0, 80099cc <pow+0x110>
 8009970:	4622      	mov	r2, r4
 8009972:	462b      	mov	r3, r5
 8009974:	4620      	mov	r0, r4
 8009976:	4629      	mov	r1, r5
 8009978:	f7f7 f900 	bl	8000b7c <__aeabi_dcmpun>
 800997c:	b160      	cbz	r0, 8009998 <pow+0xdc>
 800997e:	f7fd f9c7 	bl	8006d10 <__errno>
 8009982:	2321      	movs	r3, #33	; 0x21
 8009984:	6003      	str	r3, [r0, #0]
 8009986:	2200      	movs	r2, #0
 8009988:	2300      	movs	r3, #0
 800998a:	4610      	mov	r0, r2
 800998c:	4619      	mov	r1, r3
 800998e:	f7f6 ff85 	bl	800089c <__aeabi_ddiv>
 8009992:	4604      	mov	r4, r0
 8009994:	460d      	mov	r5, r1
 8009996:	e7b6      	b.n	8009906 <pow+0x4a>
 8009998:	f7fd f9ba 	bl	8006d10 <__errno>
 800999c:	2322      	movs	r3, #34	; 0x22
 800999e:	6003      	str	r3, [r0, #0]
 80099a0:	2200      	movs	r2, #0
 80099a2:	2300      	movs	r3, #0
 80099a4:	4640      	mov	r0, r8
 80099a6:	4649      	mov	r1, r9
 80099a8:	f7f7 f8c0 	bl	8000b2c <__aeabi_dcmplt>
 80099ac:	2400      	movs	r4, #0
 80099ae:	b158      	cbz	r0, 80099c8 <pow+0x10c>
 80099b0:	ec47 6b10 	vmov	d0, r6, r7
 80099b4:	f000 fe58 	bl	800a668 <rint>
 80099b8:	4632      	mov	r2, r6
 80099ba:	ec51 0b10 	vmov	r0, r1, d0
 80099be:	463b      	mov	r3, r7
 80099c0:	f7f7 f8aa 	bl	8000b18 <__aeabi_dcmpeq>
 80099c4:	2800      	cmp	r0, #0
 80099c6:	d0c2      	beq.n	800994e <pow+0x92>
 80099c8:	4d11      	ldr	r5, [pc, #68]	; (8009a10 <pow+0x154>)
 80099ca:	e79c      	b.n	8009906 <pow+0x4a>
 80099cc:	2200      	movs	r2, #0
 80099ce:	2300      	movs	r3, #0
 80099d0:	4620      	mov	r0, r4
 80099d2:	4629      	mov	r1, r5
 80099d4:	f7f7 f8a0 	bl	8000b18 <__aeabi_dcmpeq>
 80099d8:	2800      	cmp	r0, #0
 80099da:	d094      	beq.n	8009906 <pow+0x4a>
 80099dc:	ec49 8b10 	vmov	d0, r8, r9
 80099e0:	f000 fe2d 	bl	800a63e <finite>
 80099e4:	2800      	cmp	r0, #0
 80099e6:	d08e      	beq.n	8009906 <pow+0x4a>
 80099e8:	ec47 6b10 	vmov	d0, r6, r7
 80099ec:	f000 fe27 	bl	800a63e <finite>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	d088      	beq.n	8009906 <pow+0x4a>
 80099f4:	f7fd f98c 	bl	8006d10 <__errno>
 80099f8:	2322      	movs	r3, #34	; 0x22
 80099fa:	6003      	str	r3, [r0, #0]
 80099fc:	2400      	movs	r4, #0
 80099fe:	2500      	movs	r5, #0
 8009a00:	e781      	b.n	8009906 <pow+0x4a>
 8009a02:	4d04      	ldr	r5, [pc, #16]	; (8009a14 <pow+0x158>)
 8009a04:	2400      	movs	r4, #0
 8009a06:	e77e      	b.n	8009906 <pow+0x4a>
 8009a08:	20001f6c 	.word	0x20001f6c
 8009a0c:	fff00000 	.word	0xfff00000
 8009a10:	7ff00000 	.word	0x7ff00000
 8009a14:	3ff00000 	.word	0x3ff00000

08009a18 <sqrt>:
 8009a18:	b538      	push	{r3, r4, r5, lr}
 8009a1a:	ed2d 8b02 	vpush	{d8}
 8009a1e:	ec55 4b10 	vmov	r4, r5, d0
 8009a22:	f000 fd4f 	bl	800a4c4 <__ieee754_sqrt>
 8009a26:	4b15      	ldr	r3, [pc, #84]	; (8009a7c <sqrt+0x64>)
 8009a28:	eeb0 8a40 	vmov.f32	s16, s0
 8009a2c:	eef0 8a60 	vmov.f32	s17, s1
 8009a30:	f993 3000 	ldrsb.w	r3, [r3]
 8009a34:	3301      	adds	r3, #1
 8009a36:	d019      	beq.n	8009a6c <sqrt+0x54>
 8009a38:	4622      	mov	r2, r4
 8009a3a:	462b      	mov	r3, r5
 8009a3c:	4620      	mov	r0, r4
 8009a3e:	4629      	mov	r1, r5
 8009a40:	f7f7 f89c 	bl	8000b7c <__aeabi_dcmpun>
 8009a44:	b990      	cbnz	r0, 8009a6c <sqrt+0x54>
 8009a46:	2200      	movs	r2, #0
 8009a48:	2300      	movs	r3, #0
 8009a4a:	4620      	mov	r0, r4
 8009a4c:	4629      	mov	r1, r5
 8009a4e:	f7f7 f86d 	bl	8000b2c <__aeabi_dcmplt>
 8009a52:	b158      	cbz	r0, 8009a6c <sqrt+0x54>
 8009a54:	f7fd f95c 	bl	8006d10 <__errno>
 8009a58:	2321      	movs	r3, #33	; 0x21
 8009a5a:	6003      	str	r3, [r0, #0]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	2300      	movs	r3, #0
 8009a60:	4610      	mov	r0, r2
 8009a62:	4619      	mov	r1, r3
 8009a64:	f7f6 ff1a 	bl	800089c <__aeabi_ddiv>
 8009a68:	ec41 0b18 	vmov	d8, r0, r1
 8009a6c:	eeb0 0a48 	vmov.f32	s0, s16
 8009a70:	eef0 0a68 	vmov.f32	s1, s17
 8009a74:	ecbd 8b02 	vpop	{d8}
 8009a78:	bd38      	pop	{r3, r4, r5, pc}
 8009a7a:	bf00      	nop
 8009a7c:	20001f6c 	.word	0x20001f6c

08009a80 <__ieee754_pow>:
 8009a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a84:	ed2d 8b06 	vpush	{d8-d10}
 8009a88:	b08d      	sub	sp, #52	; 0x34
 8009a8a:	ed8d 1b02 	vstr	d1, [sp, #8]
 8009a8e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8009a92:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8009a96:	ea56 0100 	orrs.w	r1, r6, r0
 8009a9a:	ec53 2b10 	vmov	r2, r3, d0
 8009a9e:	f000 84d1 	beq.w	800a444 <__ieee754_pow+0x9c4>
 8009aa2:	497f      	ldr	r1, [pc, #508]	; (8009ca0 <__ieee754_pow+0x220>)
 8009aa4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8009aa8:	428c      	cmp	r4, r1
 8009aaa:	ee10 8a10 	vmov	r8, s0
 8009aae:	4699      	mov	r9, r3
 8009ab0:	dc09      	bgt.n	8009ac6 <__ieee754_pow+0x46>
 8009ab2:	d103      	bne.n	8009abc <__ieee754_pow+0x3c>
 8009ab4:	b97a      	cbnz	r2, 8009ad6 <__ieee754_pow+0x56>
 8009ab6:	42a6      	cmp	r6, r4
 8009ab8:	dd02      	ble.n	8009ac0 <__ieee754_pow+0x40>
 8009aba:	e00c      	b.n	8009ad6 <__ieee754_pow+0x56>
 8009abc:	428e      	cmp	r6, r1
 8009abe:	dc02      	bgt.n	8009ac6 <__ieee754_pow+0x46>
 8009ac0:	428e      	cmp	r6, r1
 8009ac2:	d110      	bne.n	8009ae6 <__ieee754_pow+0x66>
 8009ac4:	b178      	cbz	r0, 8009ae6 <__ieee754_pow+0x66>
 8009ac6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009aca:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009ace:	ea54 0308 	orrs.w	r3, r4, r8
 8009ad2:	f000 84b7 	beq.w	800a444 <__ieee754_pow+0x9c4>
 8009ad6:	4873      	ldr	r0, [pc, #460]	; (8009ca4 <__ieee754_pow+0x224>)
 8009ad8:	b00d      	add	sp, #52	; 0x34
 8009ada:	ecbd 8b06 	vpop	{d8-d10}
 8009ade:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ae2:	f000 bdb9 	b.w	800a658 <nan>
 8009ae6:	f1b9 0f00 	cmp.w	r9, #0
 8009aea:	da36      	bge.n	8009b5a <__ieee754_pow+0xda>
 8009aec:	496e      	ldr	r1, [pc, #440]	; (8009ca8 <__ieee754_pow+0x228>)
 8009aee:	428e      	cmp	r6, r1
 8009af0:	dc51      	bgt.n	8009b96 <__ieee754_pow+0x116>
 8009af2:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8009af6:	428e      	cmp	r6, r1
 8009af8:	f340 84af 	ble.w	800a45a <__ieee754_pow+0x9da>
 8009afc:	1531      	asrs	r1, r6, #20
 8009afe:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8009b02:	2914      	cmp	r1, #20
 8009b04:	dd0f      	ble.n	8009b26 <__ieee754_pow+0xa6>
 8009b06:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8009b0a:	fa20 fc01 	lsr.w	ip, r0, r1
 8009b0e:	fa0c f101 	lsl.w	r1, ip, r1
 8009b12:	4281      	cmp	r1, r0
 8009b14:	f040 84a1 	bne.w	800a45a <__ieee754_pow+0x9da>
 8009b18:	f00c 0c01 	and.w	ip, ip, #1
 8009b1c:	f1cc 0102 	rsb	r1, ip, #2
 8009b20:	9100      	str	r1, [sp, #0]
 8009b22:	b180      	cbz	r0, 8009b46 <__ieee754_pow+0xc6>
 8009b24:	e059      	b.n	8009bda <__ieee754_pow+0x15a>
 8009b26:	2800      	cmp	r0, #0
 8009b28:	d155      	bne.n	8009bd6 <__ieee754_pow+0x156>
 8009b2a:	f1c1 0114 	rsb	r1, r1, #20
 8009b2e:	fa46 fc01 	asr.w	ip, r6, r1
 8009b32:	fa0c f101 	lsl.w	r1, ip, r1
 8009b36:	42b1      	cmp	r1, r6
 8009b38:	f040 848c 	bne.w	800a454 <__ieee754_pow+0x9d4>
 8009b3c:	f00c 0c01 	and.w	ip, ip, #1
 8009b40:	f1cc 0102 	rsb	r1, ip, #2
 8009b44:	9100      	str	r1, [sp, #0]
 8009b46:	4959      	ldr	r1, [pc, #356]	; (8009cac <__ieee754_pow+0x22c>)
 8009b48:	428e      	cmp	r6, r1
 8009b4a:	d12d      	bne.n	8009ba8 <__ieee754_pow+0x128>
 8009b4c:	2f00      	cmp	r7, #0
 8009b4e:	da79      	bge.n	8009c44 <__ieee754_pow+0x1c4>
 8009b50:	4956      	ldr	r1, [pc, #344]	; (8009cac <__ieee754_pow+0x22c>)
 8009b52:	2000      	movs	r0, #0
 8009b54:	f7f6 fea2 	bl	800089c <__aeabi_ddiv>
 8009b58:	e016      	b.n	8009b88 <__ieee754_pow+0x108>
 8009b5a:	2100      	movs	r1, #0
 8009b5c:	9100      	str	r1, [sp, #0]
 8009b5e:	2800      	cmp	r0, #0
 8009b60:	d13b      	bne.n	8009bda <__ieee754_pow+0x15a>
 8009b62:	494f      	ldr	r1, [pc, #316]	; (8009ca0 <__ieee754_pow+0x220>)
 8009b64:	428e      	cmp	r6, r1
 8009b66:	d1ee      	bne.n	8009b46 <__ieee754_pow+0xc6>
 8009b68:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009b6c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009b70:	ea53 0308 	orrs.w	r3, r3, r8
 8009b74:	f000 8466 	beq.w	800a444 <__ieee754_pow+0x9c4>
 8009b78:	4b4d      	ldr	r3, [pc, #308]	; (8009cb0 <__ieee754_pow+0x230>)
 8009b7a:	429c      	cmp	r4, r3
 8009b7c:	dd0d      	ble.n	8009b9a <__ieee754_pow+0x11a>
 8009b7e:	2f00      	cmp	r7, #0
 8009b80:	f280 8464 	bge.w	800a44c <__ieee754_pow+0x9cc>
 8009b84:	2000      	movs	r0, #0
 8009b86:	2100      	movs	r1, #0
 8009b88:	ec41 0b10 	vmov	d0, r0, r1
 8009b8c:	b00d      	add	sp, #52	; 0x34
 8009b8e:	ecbd 8b06 	vpop	{d8-d10}
 8009b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b96:	2102      	movs	r1, #2
 8009b98:	e7e0      	b.n	8009b5c <__ieee754_pow+0xdc>
 8009b9a:	2f00      	cmp	r7, #0
 8009b9c:	daf2      	bge.n	8009b84 <__ieee754_pow+0x104>
 8009b9e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8009ba2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009ba6:	e7ef      	b.n	8009b88 <__ieee754_pow+0x108>
 8009ba8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8009bac:	d104      	bne.n	8009bb8 <__ieee754_pow+0x138>
 8009bae:	4610      	mov	r0, r2
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	f7f6 fd49 	bl	8000648 <__aeabi_dmul>
 8009bb6:	e7e7      	b.n	8009b88 <__ieee754_pow+0x108>
 8009bb8:	493e      	ldr	r1, [pc, #248]	; (8009cb4 <__ieee754_pow+0x234>)
 8009bba:	428f      	cmp	r7, r1
 8009bbc:	d10d      	bne.n	8009bda <__ieee754_pow+0x15a>
 8009bbe:	f1b9 0f00 	cmp.w	r9, #0
 8009bc2:	db0a      	blt.n	8009bda <__ieee754_pow+0x15a>
 8009bc4:	ec43 2b10 	vmov	d0, r2, r3
 8009bc8:	b00d      	add	sp, #52	; 0x34
 8009bca:	ecbd 8b06 	vpop	{d8-d10}
 8009bce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd2:	f000 bc77 	b.w	800a4c4 <__ieee754_sqrt>
 8009bd6:	2100      	movs	r1, #0
 8009bd8:	9100      	str	r1, [sp, #0]
 8009bda:	ec43 2b10 	vmov	d0, r2, r3
 8009bde:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009be2:	f000 fd23 	bl	800a62c <fabs>
 8009be6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bea:	ec51 0b10 	vmov	r0, r1, d0
 8009bee:	f1b8 0f00 	cmp.w	r8, #0
 8009bf2:	d12a      	bne.n	8009c4a <__ieee754_pow+0x1ca>
 8009bf4:	b12c      	cbz	r4, 8009c02 <__ieee754_pow+0x182>
 8009bf6:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8009cac <__ieee754_pow+0x22c>
 8009bfa:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8009bfe:	45e6      	cmp	lr, ip
 8009c00:	d123      	bne.n	8009c4a <__ieee754_pow+0x1ca>
 8009c02:	2f00      	cmp	r7, #0
 8009c04:	da05      	bge.n	8009c12 <__ieee754_pow+0x192>
 8009c06:	4602      	mov	r2, r0
 8009c08:	460b      	mov	r3, r1
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	4927      	ldr	r1, [pc, #156]	; (8009cac <__ieee754_pow+0x22c>)
 8009c0e:	f7f6 fe45 	bl	800089c <__aeabi_ddiv>
 8009c12:	f1b9 0f00 	cmp.w	r9, #0
 8009c16:	dab7      	bge.n	8009b88 <__ieee754_pow+0x108>
 8009c18:	9b00      	ldr	r3, [sp, #0]
 8009c1a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009c1e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009c22:	4323      	orrs	r3, r4
 8009c24:	d108      	bne.n	8009c38 <__ieee754_pow+0x1b8>
 8009c26:	4602      	mov	r2, r0
 8009c28:	460b      	mov	r3, r1
 8009c2a:	4610      	mov	r0, r2
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	f7f6 fb53 	bl	80002d8 <__aeabi_dsub>
 8009c32:	4602      	mov	r2, r0
 8009c34:	460b      	mov	r3, r1
 8009c36:	e78d      	b.n	8009b54 <__ieee754_pow+0xd4>
 8009c38:	9b00      	ldr	r3, [sp, #0]
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d1a4      	bne.n	8009b88 <__ieee754_pow+0x108>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009c44:	4610      	mov	r0, r2
 8009c46:	4619      	mov	r1, r3
 8009c48:	e79e      	b.n	8009b88 <__ieee754_pow+0x108>
 8009c4a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8009c4e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8009c52:	950a      	str	r5, [sp, #40]	; 0x28
 8009c54:	9d00      	ldr	r5, [sp, #0]
 8009c56:	46ac      	mov	ip, r5
 8009c58:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009c5a:	ea5c 0505 	orrs.w	r5, ip, r5
 8009c5e:	d0e4      	beq.n	8009c2a <__ieee754_pow+0x1aa>
 8009c60:	4b15      	ldr	r3, [pc, #84]	; (8009cb8 <__ieee754_pow+0x238>)
 8009c62:	429e      	cmp	r6, r3
 8009c64:	f340 80fc 	ble.w	8009e60 <__ieee754_pow+0x3e0>
 8009c68:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009c6c:	429e      	cmp	r6, r3
 8009c6e:	4b10      	ldr	r3, [pc, #64]	; (8009cb0 <__ieee754_pow+0x230>)
 8009c70:	dd07      	ble.n	8009c82 <__ieee754_pow+0x202>
 8009c72:	429c      	cmp	r4, r3
 8009c74:	dc0a      	bgt.n	8009c8c <__ieee754_pow+0x20c>
 8009c76:	2f00      	cmp	r7, #0
 8009c78:	da84      	bge.n	8009b84 <__ieee754_pow+0x104>
 8009c7a:	a307      	add	r3, pc, #28	; (adr r3, 8009c98 <__ieee754_pow+0x218>)
 8009c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c80:	e795      	b.n	8009bae <__ieee754_pow+0x12e>
 8009c82:	429c      	cmp	r4, r3
 8009c84:	dbf7      	blt.n	8009c76 <__ieee754_pow+0x1f6>
 8009c86:	4b09      	ldr	r3, [pc, #36]	; (8009cac <__ieee754_pow+0x22c>)
 8009c88:	429c      	cmp	r4, r3
 8009c8a:	dd17      	ble.n	8009cbc <__ieee754_pow+0x23c>
 8009c8c:	2f00      	cmp	r7, #0
 8009c8e:	dcf4      	bgt.n	8009c7a <__ieee754_pow+0x1fa>
 8009c90:	e778      	b.n	8009b84 <__ieee754_pow+0x104>
 8009c92:	bf00      	nop
 8009c94:	f3af 8000 	nop.w
 8009c98:	8800759c 	.word	0x8800759c
 8009c9c:	7e37e43c 	.word	0x7e37e43c
 8009ca0:	7ff00000 	.word	0x7ff00000
 8009ca4:	0800b317 	.word	0x0800b317
 8009ca8:	433fffff 	.word	0x433fffff
 8009cac:	3ff00000 	.word	0x3ff00000
 8009cb0:	3fefffff 	.word	0x3fefffff
 8009cb4:	3fe00000 	.word	0x3fe00000
 8009cb8:	41e00000 	.word	0x41e00000
 8009cbc:	4b64      	ldr	r3, [pc, #400]	; (8009e50 <__ieee754_pow+0x3d0>)
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f7f6 fb0a 	bl	80002d8 <__aeabi_dsub>
 8009cc4:	a356      	add	r3, pc, #344	; (adr r3, 8009e20 <__ieee754_pow+0x3a0>)
 8009cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cca:	4604      	mov	r4, r0
 8009ccc:	460d      	mov	r5, r1
 8009cce:	f7f6 fcbb 	bl	8000648 <__aeabi_dmul>
 8009cd2:	a355      	add	r3, pc, #340	; (adr r3, 8009e28 <__ieee754_pow+0x3a8>)
 8009cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd8:	4606      	mov	r6, r0
 8009cda:	460f      	mov	r7, r1
 8009cdc:	4620      	mov	r0, r4
 8009cde:	4629      	mov	r1, r5
 8009ce0:	f7f6 fcb2 	bl	8000648 <__aeabi_dmul>
 8009ce4:	4b5b      	ldr	r3, [pc, #364]	; (8009e54 <__ieee754_pow+0x3d4>)
 8009ce6:	4682      	mov	sl, r0
 8009ce8:	468b      	mov	fp, r1
 8009cea:	2200      	movs	r2, #0
 8009cec:	4620      	mov	r0, r4
 8009cee:	4629      	mov	r1, r5
 8009cf0:	f7f6 fcaa 	bl	8000648 <__aeabi_dmul>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	460b      	mov	r3, r1
 8009cf8:	a14d      	add	r1, pc, #308	; (adr r1, 8009e30 <__ieee754_pow+0x3b0>)
 8009cfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cfe:	f7f6 faeb 	bl	80002d8 <__aeabi_dsub>
 8009d02:	4622      	mov	r2, r4
 8009d04:	462b      	mov	r3, r5
 8009d06:	f7f6 fc9f 	bl	8000648 <__aeabi_dmul>
 8009d0a:	4602      	mov	r2, r0
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	2000      	movs	r0, #0
 8009d10:	4951      	ldr	r1, [pc, #324]	; (8009e58 <__ieee754_pow+0x3d8>)
 8009d12:	f7f6 fae1 	bl	80002d8 <__aeabi_dsub>
 8009d16:	4622      	mov	r2, r4
 8009d18:	4680      	mov	r8, r0
 8009d1a:	4689      	mov	r9, r1
 8009d1c:	462b      	mov	r3, r5
 8009d1e:	4620      	mov	r0, r4
 8009d20:	4629      	mov	r1, r5
 8009d22:	f7f6 fc91 	bl	8000648 <__aeabi_dmul>
 8009d26:	4602      	mov	r2, r0
 8009d28:	460b      	mov	r3, r1
 8009d2a:	4640      	mov	r0, r8
 8009d2c:	4649      	mov	r1, r9
 8009d2e:	f7f6 fc8b 	bl	8000648 <__aeabi_dmul>
 8009d32:	a341      	add	r3, pc, #260	; (adr r3, 8009e38 <__ieee754_pow+0x3b8>)
 8009d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d38:	f7f6 fc86 	bl	8000648 <__aeabi_dmul>
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	460b      	mov	r3, r1
 8009d40:	4650      	mov	r0, sl
 8009d42:	4659      	mov	r1, fp
 8009d44:	f7f6 fac8 	bl	80002d8 <__aeabi_dsub>
 8009d48:	4602      	mov	r2, r0
 8009d4a:	460b      	mov	r3, r1
 8009d4c:	4680      	mov	r8, r0
 8009d4e:	4689      	mov	r9, r1
 8009d50:	4630      	mov	r0, r6
 8009d52:	4639      	mov	r1, r7
 8009d54:	f7f6 fac2 	bl	80002dc <__adddf3>
 8009d58:	2400      	movs	r4, #0
 8009d5a:	4632      	mov	r2, r6
 8009d5c:	463b      	mov	r3, r7
 8009d5e:	4620      	mov	r0, r4
 8009d60:	460d      	mov	r5, r1
 8009d62:	f7f6 fab9 	bl	80002d8 <__aeabi_dsub>
 8009d66:	4602      	mov	r2, r0
 8009d68:	460b      	mov	r3, r1
 8009d6a:	4640      	mov	r0, r8
 8009d6c:	4649      	mov	r1, r9
 8009d6e:	f7f6 fab3 	bl	80002d8 <__aeabi_dsub>
 8009d72:	9b00      	ldr	r3, [sp, #0]
 8009d74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d76:	3b01      	subs	r3, #1
 8009d78:	4313      	orrs	r3, r2
 8009d7a:	4682      	mov	sl, r0
 8009d7c:	468b      	mov	fp, r1
 8009d7e:	f040 81f1 	bne.w	800a164 <__ieee754_pow+0x6e4>
 8009d82:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8009e40 <__ieee754_pow+0x3c0>
 8009d86:	eeb0 8a47 	vmov.f32	s16, s14
 8009d8a:	eef0 8a67 	vmov.f32	s17, s15
 8009d8e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009d92:	2600      	movs	r6, #0
 8009d94:	4632      	mov	r2, r6
 8009d96:	463b      	mov	r3, r7
 8009d98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d9c:	f7f6 fa9c 	bl	80002d8 <__aeabi_dsub>
 8009da0:	4622      	mov	r2, r4
 8009da2:	462b      	mov	r3, r5
 8009da4:	f7f6 fc50 	bl	8000648 <__aeabi_dmul>
 8009da8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009dac:	4680      	mov	r8, r0
 8009dae:	4689      	mov	r9, r1
 8009db0:	4650      	mov	r0, sl
 8009db2:	4659      	mov	r1, fp
 8009db4:	f7f6 fc48 	bl	8000648 <__aeabi_dmul>
 8009db8:	4602      	mov	r2, r0
 8009dba:	460b      	mov	r3, r1
 8009dbc:	4640      	mov	r0, r8
 8009dbe:	4649      	mov	r1, r9
 8009dc0:	f7f6 fa8c 	bl	80002dc <__adddf3>
 8009dc4:	4632      	mov	r2, r6
 8009dc6:	463b      	mov	r3, r7
 8009dc8:	4680      	mov	r8, r0
 8009dca:	4689      	mov	r9, r1
 8009dcc:	4620      	mov	r0, r4
 8009dce:	4629      	mov	r1, r5
 8009dd0:	f7f6 fc3a 	bl	8000648 <__aeabi_dmul>
 8009dd4:	460b      	mov	r3, r1
 8009dd6:	4604      	mov	r4, r0
 8009dd8:	460d      	mov	r5, r1
 8009dda:	4602      	mov	r2, r0
 8009ddc:	4649      	mov	r1, r9
 8009dde:	4640      	mov	r0, r8
 8009de0:	f7f6 fa7c 	bl	80002dc <__adddf3>
 8009de4:	4b1d      	ldr	r3, [pc, #116]	; (8009e5c <__ieee754_pow+0x3dc>)
 8009de6:	4299      	cmp	r1, r3
 8009de8:	ec45 4b19 	vmov	d9, r4, r5
 8009dec:	4606      	mov	r6, r0
 8009dee:	460f      	mov	r7, r1
 8009df0:	468b      	mov	fp, r1
 8009df2:	f340 82fe 	ble.w	800a3f2 <__ieee754_pow+0x972>
 8009df6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009dfa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009dfe:	4303      	orrs	r3, r0
 8009e00:	f000 81f0 	beq.w	800a1e4 <__ieee754_pow+0x764>
 8009e04:	a310      	add	r3, pc, #64	; (adr r3, 8009e48 <__ieee754_pow+0x3c8>)
 8009e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0a:	ec51 0b18 	vmov	r0, r1, d8
 8009e0e:	f7f6 fc1b 	bl	8000648 <__aeabi_dmul>
 8009e12:	a30d      	add	r3, pc, #52	; (adr r3, 8009e48 <__ieee754_pow+0x3c8>)
 8009e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e18:	e6cb      	b.n	8009bb2 <__ieee754_pow+0x132>
 8009e1a:	bf00      	nop
 8009e1c:	f3af 8000 	nop.w
 8009e20:	60000000 	.word	0x60000000
 8009e24:	3ff71547 	.word	0x3ff71547
 8009e28:	f85ddf44 	.word	0xf85ddf44
 8009e2c:	3e54ae0b 	.word	0x3e54ae0b
 8009e30:	55555555 	.word	0x55555555
 8009e34:	3fd55555 	.word	0x3fd55555
 8009e38:	652b82fe 	.word	0x652b82fe
 8009e3c:	3ff71547 	.word	0x3ff71547
 8009e40:	00000000 	.word	0x00000000
 8009e44:	bff00000 	.word	0xbff00000
 8009e48:	8800759c 	.word	0x8800759c
 8009e4c:	7e37e43c 	.word	0x7e37e43c
 8009e50:	3ff00000 	.word	0x3ff00000
 8009e54:	3fd00000 	.word	0x3fd00000
 8009e58:	3fe00000 	.word	0x3fe00000
 8009e5c:	408fffff 	.word	0x408fffff
 8009e60:	4bd7      	ldr	r3, [pc, #860]	; (800a1c0 <__ieee754_pow+0x740>)
 8009e62:	ea03 0309 	and.w	r3, r3, r9
 8009e66:	2200      	movs	r2, #0
 8009e68:	b92b      	cbnz	r3, 8009e76 <__ieee754_pow+0x3f6>
 8009e6a:	4bd6      	ldr	r3, [pc, #856]	; (800a1c4 <__ieee754_pow+0x744>)
 8009e6c:	f7f6 fbec 	bl	8000648 <__aeabi_dmul>
 8009e70:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8009e74:	460c      	mov	r4, r1
 8009e76:	1523      	asrs	r3, r4, #20
 8009e78:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009e7c:	4413      	add	r3, r2
 8009e7e:	9309      	str	r3, [sp, #36]	; 0x24
 8009e80:	4bd1      	ldr	r3, [pc, #836]	; (800a1c8 <__ieee754_pow+0x748>)
 8009e82:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009e86:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009e8a:	429c      	cmp	r4, r3
 8009e8c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009e90:	dd08      	ble.n	8009ea4 <__ieee754_pow+0x424>
 8009e92:	4bce      	ldr	r3, [pc, #824]	; (800a1cc <__ieee754_pow+0x74c>)
 8009e94:	429c      	cmp	r4, r3
 8009e96:	f340 8163 	ble.w	800a160 <__ieee754_pow+0x6e0>
 8009e9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8009ea0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8009ea4:	2400      	movs	r4, #0
 8009ea6:	00e3      	lsls	r3, r4, #3
 8009ea8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009eaa:	4bc9      	ldr	r3, [pc, #804]	; (800a1d0 <__ieee754_pow+0x750>)
 8009eac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009eb0:	ed93 7b00 	vldr	d7, [r3]
 8009eb4:	4629      	mov	r1, r5
 8009eb6:	ec53 2b17 	vmov	r2, r3, d7
 8009eba:	eeb0 8a47 	vmov.f32	s16, s14
 8009ebe:	eef0 8a67 	vmov.f32	s17, s15
 8009ec2:	4682      	mov	sl, r0
 8009ec4:	f7f6 fa08 	bl	80002d8 <__aeabi_dsub>
 8009ec8:	4652      	mov	r2, sl
 8009eca:	4606      	mov	r6, r0
 8009ecc:	460f      	mov	r7, r1
 8009ece:	462b      	mov	r3, r5
 8009ed0:	ec51 0b18 	vmov	r0, r1, d8
 8009ed4:	f7f6 fa02 	bl	80002dc <__adddf3>
 8009ed8:	4602      	mov	r2, r0
 8009eda:	460b      	mov	r3, r1
 8009edc:	2000      	movs	r0, #0
 8009ede:	49bd      	ldr	r1, [pc, #756]	; (800a1d4 <__ieee754_pow+0x754>)
 8009ee0:	f7f6 fcdc 	bl	800089c <__aeabi_ddiv>
 8009ee4:	ec41 0b19 	vmov	d9, r0, r1
 8009ee8:	4602      	mov	r2, r0
 8009eea:	460b      	mov	r3, r1
 8009eec:	4630      	mov	r0, r6
 8009eee:	4639      	mov	r1, r7
 8009ef0:	f7f6 fbaa 	bl	8000648 <__aeabi_dmul>
 8009ef4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009ef8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009efc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009f00:	2300      	movs	r3, #0
 8009f02:	9304      	str	r3, [sp, #16]
 8009f04:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009f08:	46ab      	mov	fp, r5
 8009f0a:	106d      	asrs	r5, r5, #1
 8009f0c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009f10:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009f14:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8009f18:	2200      	movs	r2, #0
 8009f1a:	4640      	mov	r0, r8
 8009f1c:	4649      	mov	r1, r9
 8009f1e:	4614      	mov	r4, r2
 8009f20:	461d      	mov	r5, r3
 8009f22:	f7f6 fb91 	bl	8000648 <__aeabi_dmul>
 8009f26:	4602      	mov	r2, r0
 8009f28:	460b      	mov	r3, r1
 8009f2a:	4630      	mov	r0, r6
 8009f2c:	4639      	mov	r1, r7
 8009f2e:	f7f6 f9d3 	bl	80002d8 <__aeabi_dsub>
 8009f32:	ec53 2b18 	vmov	r2, r3, d8
 8009f36:	4606      	mov	r6, r0
 8009f38:	460f      	mov	r7, r1
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	4629      	mov	r1, r5
 8009f3e:	f7f6 f9cb 	bl	80002d8 <__aeabi_dsub>
 8009f42:	4602      	mov	r2, r0
 8009f44:	460b      	mov	r3, r1
 8009f46:	4650      	mov	r0, sl
 8009f48:	4659      	mov	r1, fp
 8009f4a:	f7f6 f9c5 	bl	80002d8 <__aeabi_dsub>
 8009f4e:	4642      	mov	r2, r8
 8009f50:	464b      	mov	r3, r9
 8009f52:	f7f6 fb79 	bl	8000648 <__aeabi_dmul>
 8009f56:	4602      	mov	r2, r0
 8009f58:	460b      	mov	r3, r1
 8009f5a:	4630      	mov	r0, r6
 8009f5c:	4639      	mov	r1, r7
 8009f5e:	f7f6 f9bb 	bl	80002d8 <__aeabi_dsub>
 8009f62:	ec53 2b19 	vmov	r2, r3, d9
 8009f66:	f7f6 fb6f 	bl	8000648 <__aeabi_dmul>
 8009f6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009f6e:	ec41 0b18 	vmov	d8, r0, r1
 8009f72:	4610      	mov	r0, r2
 8009f74:	4619      	mov	r1, r3
 8009f76:	f7f6 fb67 	bl	8000648 <__aeabi_dmul>
 8009f7a:	a37d      	add	r3, pc, #500	; (adr r3, 800a170 <__ieee754_pow+0x6f0>)
 8009f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f80:	4604      	mov	r4, r0
 8009f82:	460d      	mov	r5, r1
 8009f84:	f7f6 fb60 	bl	8000648 <__aeabi_dmul>
 8009f88:	a37b      	add	r3, pc, #492	; (adr r3, 800a178 <__ieee754_pow+0x6f8>)
 8009f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f8e:	f7f6 f9a5 	bl	80002dc <__adddf3>
 8009f92:	4622      	mov	r2, r4
 8009f94:	462b      	mov	r3, r5
 8009f96:	f7f6 fb57 	bl	8000648 <__aeabi_dmul>
 8009f9a:	a379      	add	r3, pc, #484	; (adr r3, 800a180 <__ieee754_pow+0x700>)
 8009f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa0:	f7f6 f99c 	bl	80002dc <__adddf3>
 8009fa4:	4622      	mov	r2, r4
 8009fa6:	462b      	mov	r3, r5
 8009fa8:	f7f6 fb4e 	bl	8000648 <__aeabi_dmul>
 8009fac:	a376      	add	r3, pc, #472	; (adr r3, 800a188 <__ieee754_pow+0x708>)
 8009fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb2:	f7f6 f993 	bl	80002dc <__adddf3>
 8009fb6:	4622      	mov	r2, r4
 8009fb8:	462b      	mov	r3, r5
 8009fba:	f7f6 fb45 	bl	8000648 <__aeabi_dmul>
 8009fbe:	a374      	add	r3, pc, #464	; (adr r3, 800a190 <__ieee754_pow+0x710>)
 8009fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc4:	f7f6 f98a 	bl	80002dc <__adddf3>
 8009fc8:	4622      	mov	r2, r4
 8009fca:	462b      	mov	r3, r5
 8009fcc:	f7f6 fb3c 	bl	8000648 <__aeabi_dmul>
 8009fd0:	a371      	add	r3, pc, #452	; (adr r3, 800a198 <__ieee754_pow+0x718>)
 8009fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd6:	f7f6 f981 	bl	80002dc <__adddf3>
 8009fda:	4622      	mov	r2, r4
 8009fdc:	4606      	mov	r6, r0
 8009fde:	460f      	mov	r7, r1
 8009fe0:	462b      	mov	r3, r5
 8009fe2:	4620      	mov	r0, r4
 8009fe4:	4629      	mov	r1, r5
 8009fe6:	f7f6 fb2f 	bl	8000648 <__aeabi_dmul>
 8009fea:	4602      	mov	r2, r0
 8009fec:	460b      	mov	r3, r1
 8009fee:	4630      	mov	r0, r6
 8009ff0:	4639      	mov	r1, r7
 8009ff2:	f7f6 fb29 	bl	8000648 <__aeabi_dmul>
 8009ff6:	4642      	mov	r2, r8
 8009ff8:	4604      	mov	r4, r0
 8009ffa:	460d      	mov	r5, r1
 8009ffc:	464b      	mov	r3, r9
 8009ffe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a002:	f7f6 f96b 	bl	80002dc <__adddf3>
 800a006:	ec53 2b18 	vmov	r2, r3, d8
 800a00a:	f7f6 fb1d 	bl	8000648 <__aeabi_dmul>
 800a00e:	4622      	mov	r2, r4
 800a010:	462b      	mov	r3, r5
 800a012:	f7f6 f963 	bl	80002dc <__adddf3>
 800a016:	4642      	mov	r2, r8
 800a018:	4682      	mov	sl, r0
 800a01a:	468b      	mov	fp, r1
 800a01c:	464b      	mov	r3, r9
 800a01e:	4640      	mov	r0, r8
 800a020:	4649      	mov	r1, r9
 800a022:	f7f6 fb11 	bl	8000648 <__aeabi_dmul>
 800a026:	4b6c      	ldr	r3, [pc, #432]	; (800a1d8 <__ieee754_pow+0x758>)
 800a028:	2200      	movs	r2, #0
 800a02a:	4606      	mov	r6, r0
 800a02c:	460f      	mov	r7, r1
 800a02e:	f7f6 f955 	bl	80002dc <__adddf3>
 800a032:	4652      	mov	r2, sl
 800a034:	465b      	mov	r3, fp
 800a036:	f7f6 f951 	bl	80002dc <__adddf3>
 800a03a:	9c04      	ldr	r4, [sp, #16]
 800a03c:	460d      	mov	r5, r1
 800a03e:	4622      	mov	r2, r4
 800a040:	460b      	mov	r3, r1
 800a042:	4640      	mov	r0, r8
 800a044:	4649      	mov	r1, r9
 800a046:	f7f6 faff 	bl	8000648 <__aeabi_dmul>
 800a04a:	4b63      	ldr	r3, [pc, #396]	; (800a1d8 <__ieee754_pow+0x758>)
 800a04c:	4680      	mov	r8, r0
 800a04e:	4689      	mov	r9, r1
 800a050:	2200      	movs	r2, #0
 800a052:	4620      	mov	r0, r4
 800a054:	4629      	mov	r1, r5
 800a056:	f7f6 f93f 	bl	80002d8 <__aeabi_dsub>
 800a05a:	4632      	mov	r2, r6
 800a05c:	463b      	mov	r3, r7
 800a05e:	f7f6 f93b 	bl	80002d8 <__aeabi_dsub>
 800a062:	4602      	mov	r2, r0
 800a064:	460b      	mov	r3, r1
 800a066:	4650      	mov	r0, sl
 800a068:	4659      	mov	r1, fp
 800a06a:	f7f6 f935 	bl	80002d8 <__aeabi_dsub>
 800a06e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a072:	f7f6 fae9 	bl	8000648 <__aeabi_dmul>
 800a076:	4622      	mov	r2, r4
 800a078:	4606      	mov	r6, r0
 800a07a:	460f      	mov	r7, r1
 800a07c:	462b      	mov	r3, r5
 800a07e:	ec51 0b18 	vmov	r0, r1, d8
 800a082:	f7f6 fae1 	bl	8000648 <__aeabi_dmul>
 800a086:	4602      	mov	r2, r0
 800a088:	460b      	mov	r3, r1
 800a08a:	4630      	mov	r0, r6
 800a08c:	4639      	mov	r1, r7
 800a08e:	f7f6 f925 	bl	80002dc <__adddf3>
 800a092:	4606      	mov	r6, r0
 800a094:	460f      	mov	r7, r1
 800a096:	4602      	mov	r2, r0
 800a098:	460b      	mov	r3, r1
 800a09a:	4640      	mov	r0, r8
 800a09c:	4649      	mov	r1, r9
 800a09e:	f7f6 f91d 	bl	80002dc <__adddf3>
 800a0a2:	9c04      	ldr	r4, [sp, #16]
 800a0a4:	a33e      	add	r3, pc, #248	; (adr r3, 800a1a0 <__ieee754_pow+0x720>)
 800a0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0aa:	4620      	mov	r0, r4
 800a0ac:	460d      	mov	r5, r1
 800a0ae:	f7f6 facb 	bl	8000648 <__aeabi_dmul>
 800a0b2:	4642      	mov	r2, r8
 800a0b4:	ec41 0b18 	vmov	d8, r0, r1
 800a0b8:	464b      	mov	r3, r9
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	4629      	mov	r1, r5
 800a0be:	f7f6 f90b 	bl	80002d8 <__aeabi_dsub>
 800a0c2:	4602      	mov	r2, r0
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	4630      	mov	r0, r6
 800a0c8:	4639      	mov	r1, r7
 800a0ca:	f7f6 f905 	bl	80002d8 <__aeabi_dsub>
 800a0ce:	a336      	add	r3, pc, #216	; (adr r3, 800a1a8 <__ieee754_pow+0x728>)
 800a0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d4:	f7f6 fab8 	bl	8000648 <__aeabi_dmul>
 800a0d8:	a335      	add	r3, pc, #212	; (adr r3, 800a1b0 <__ieee754_pow+0x730>)
 800a0da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0de:	4606      	mov	r6, r0
 800a0e0:	460f      	mov	r7, r1
 800a0e2:	4620      	mov	r0, r4
 800a0e4:	4629      	mov	r1, r5
 800a0e6:	f7f6 faaf 	bl	8000648 <__aeabi_dmul>
 800a0ea:	4602      	mov	r2, r0
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	4630      	mov	r0, r6
 800a0f0:	4639      	mov	r1, r7
 800a0f2:	f7f6 f8f3 	bl	80002dc <__adddf3>
 800a0f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a0f8:	4b38      	ldr	r3, [pc, #224]	; (800a1dc <__ieee754_pow+0x75c>)
 800a0fa:	4413      	add	r3, r2
 800a0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a100:	f7f6 f8ec 	bl	80002dc <__adddf3>
 800a104:	4682      	mov	sl, r0
 800a106:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a108:	468b      	mov	fp, r1
 800a10a:	f7f6 fa33 	bl	8000574 <__aeabi_i2d>
 800a10e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a110:	4b33      	ldr	r3, [pc, #204]	; (800a1e0 <__ieee754_pow+0x760>)
 800a112:	4413      	add	r3, r2
 800a114:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a118:	4606      	mov	r6, r0
 800a11a:	460f      	mov	r7, r1
 800a11c:	4652      	mov	r2, sl
 800a11e:	465b      	mov	r3, fp
 800a120:	ec51 0b18 	vmov	r0, r1, d8
 800a124:	f7f6 f8da 	bl	80002dc <__adddf3>
 800a128:	4642      	mov	r2, r8
 800a12a:	464b      	mov	r3, r9
 800a12c:	f7f6 f8d6 	bl	80002dc <__adddf3>
 800a130:	4632      	mov	r2, r6
 800a132:	463b      	mov	r3, r7
 800a134:	f7f6 f8d2 	bl	80002dc <__adddf3>
 800a138:	9c04      	ldr	r4, [sp, #16]
 800a13a:	4632      	mov	r2, r6
 800a13c:	463b      	mov	r3, r7
 800a13e:	4620      	mov	r0, r4
 800a140:	460d      	mov	r5, r1
 800a142:	f7f6 f8c9 	bl	80002d8 <__aeabi_dsub>
 800a146:	4642      	mov	r2, r8
 800a148:	464b      	mov	r3, r9
 800a14a:	f7f6 f8c5 	bl	80002d8 <__aeabi_dsub>
 800a14e:	ec53 2b18 	vmov	r2, r3, d8
 800a152:	f7f6 f8c1 	bl	80002d8 <__aeabi_dsub>
 800a156:	4602      	mov	r2, r0
 800a158:	460b      	mov	r3, r1
 800a15a:	4650      	mov	r0, sl
 800a15c:	4659      	mov	r1, fp
 800a15e:	e606      	b.n	8009d6e <__ieee754_pow+0x2ee>
 800a160:	2401      	movs	r4, #1
 800a162:	e6a0      	b.n	8009ea6 <__ieee754_pow+0x426>
 800a164:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800a1b8 <__ieee754_pow+0x738>
 800a168:	e60d      	b.n	8009d86 <__ieee754_pow+0x306>
 800a16a:	bf00      	nop
 800a16c:	f3af 8000 	nop.w
 800a170:	4a454eef 	.word	0x4a454eef
 800a174:	3fca7e28 	.word	0x3fca7e28
 800a178:	93c9db65 	.word	0x93c9db65
 800a17c:	3fcd864a 	.word	0x3fcd864a
 800a180:	a91d4101 	.word	0xa91d4101
 800a184:	3fd17460 	.word	0x3fd17460
 800a188:	518f264d 	.word	0x518f264d
 800a18c:	3fd55555 	.word	0x3fd55555
 800a190:	db6fabff 	.word	0xdb6fabff
 800a194:	3fdb6db6 	.word	0x3fdb6db6
 800a198:	33333303 	.word	0x33333303
 800a19c:	3fe33333 	.word	0x3fe33333
 800a1a0:	e0000000 	.word	0xe0000000
 800a1a4:	3feec709 	.word	0x3feec709
 800a1a8:	dc3a03fd 	.word	0xdc3a03fd
 800a1ac:	3feec709 	.word	0x3feec709
 800a1b0:	145b01f5 	.word	0x145b01f5
 800a1b4:	be3e2fe0 	.word	0xbe3e2fe0
 800a1b8:	00000000 	.word	0x00000000
 800a1bc:	3ff00000 	.word	0x3ff00000
 800a1c0:	7ff00000 	.word	0x7ff00000
 800a1c4:	43400000 	.word	0x43400000
 800a1c8:	0003988e 	.word	0x0003988e
 800a1cc:	000bb679 	.word	0x000bb679
 800a1d0:	0800b438 	.word	0x0800b438
 800a1d4:	3ff00000 	.word	0x3ff00000
 800a1d8:	40080000 	.word	0x40080000
 800a1dc:	0800b458 	.word	0x0800b458
 800a1e0:	0800b448 	.word	0x0800b448
 800a1e4:	a3b5      	add	r3, pc, #724	; (adr r3, 800a4bc <__ieee754_pow+0xa3c>)
 800a1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ea:	4640      	mov	r0, r8
 800a1ec:	4649      	mov	r1, r9
 800a1ee:	f7f6 f875 	bl	80002dc <__adddf3>
 800a1f2:	4622      	mov	r2, r4
 800a1f4:	ec41 0b1a 	vmov	d10, r0, r1
 800a1f8:	462b      	mov	r3, r5
 800a1fa:	4630      	mov	r0, r6
 800a1fc:	4639      	mov	r1, r7
 800a1fe:	f7f6 f86b 	bl	80002d8 <__aeabi_dsub>
 800a202:	4602      	mov	r2, r0
 800a204:	460b      	mov	r3, r1
 800a206:	ec51 0b1a 	vmov	r0, r1, d10
 800a20a:	f7f6 fcad 	bl	8000b68 <__aeabi_dcmpgt>
 800a20e:	2800      	cmp	r0, #0
 800a210:	f47f adf8 	bne.w	8009e04 <__ieee754_pow+0x384>
 800a214:	4aa4      	ldr	r2, [pc, #656]	; (800a4a8 <__ieee754_pow+0xa28>)
 800a216:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a21a:	4293      	cmp	r3, r2
 800a21c:	f340 810b 	ble.w	800a436 <__ieee754_pow+0x9b6>
 800a220:	151b      	asrs	r3, r3, #20
 800a222:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a226:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a22a:	fa4a f303 	asr.w	r3, sl, r3
 800a22e:	445b      	add	r3, fp
 800a230:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800a234:	4e9d      	ldr	r6, [pc, #628]	; (800a4ac <__ieee754_pow+0xa2c>)
 800a236:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a23a:	4116      	asrs	r6, r2
 800a23c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800a240:	2000      	movs	r0, #0
 800a242:	ea23 0106 	bic.w	r1, r3, r6
 800a246:	f1c2 0214 	rsb	r2, r2, #20
 800a24a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a24e:	fa4a fa02 	asr.w	sl, sl, r2
 800a252:	f1bb 0f00 	cmp.w	fp, #0
 800a256:	4602      	mov	r2, r0
 800a258:	460b      	mov	r3, r1
 800a25a:	4620      	mov	r0, r4
 800a25c:	4629      	mov	r1, r5
 800a25e:	bfb8      	it	lt
 800a260:	f1ca 0a00 	rsblt	sl, sl, #0
 800a264:	f7f6 f838 	bl	80002d8 <__aeabi_dsub>
 800a268:	ec41 0b19 	vmov	d9, r0, r1
 800a26c:	4642      	mov	r2, r8
 800a26e:	464b      	mov	r3, r9
 800a270:	ec51 0b19 	vmov	r0, r1, d9
 800a274:	f7f6 f832 	bl	80002dc <__adddf3>
 800a278:	2400      	movs	r4, #0
 800a27a:	a379      	add	r3, pc, #484	; (adr r3, 800a460 <__ieee754_pow+0x9e0>)
 800a27c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a280:	4620      	mov	r0, r4
 800a282:	460d      	mov	r5, r1
 800a284:	f7f6 f9e0 	bl	8000648 <__aeabi_dmul>
 800a288:	ec53 2b19 	vmov	r2, r3, d9
 800a28c:	4606      	mov	r6, r0
 800a28e:	460f      	mov	r7, r1
 800a290:	4620      	mov	r0, r4
 800a292:	4629      	mov	r1, r5
 800a294:	f7f6 f820 	bl	80002d8 <__aeabi_dsub>
 800a298:	4602      	mov	r2, r0
 800a29a:	460b      	mov	r3, r1
 800a29c:	4640      	mov	r0, r8
 800a29e:	4649      	mov	r1, r9
 800a2a0:	f7f6 f81a 	bl	80002d8 <__aeabi_dsub>
 800a2a4:	a370      	add	r3, pc, #448	; (adr r3, 800a468 <__ieee754_pow+0x9e8>)
 800a2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2aa:	f7f6 f9cd 	bl	8000648 <__aeabi_dmul>
 800a2ae:	a370      	add	r3, pc, #448	; (adr r3, 800a470 <__ieee754_pow+0x9f0>)
 800a2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b4:	4680      	mov	r8, r0
 800a2b6:	4689      	mov	r9, r1
 800a2b8:	4620      	mov	r0, r4
 800a2ba:	4629      	mov	r1, r5
 800a2bc:	f7f6 f9c4 	bl	8000648 <__aeabi_dmul>
 800a2c0:	4602      	mov	r2, r0
 800a2c2:	460b      	mov	r3, r1
 800a2c4:	4640      	mov	r0, r8
 800a2c6:	4649      	mov	r1, r9
 800a2c8:	f7f6 f808 	bl	80002dc <__adddf3>
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	460d      	mov	r5, r1
 800a2d0:	4602      	mov	r2, r0
 800a2d2:	460b      	mov	r3, r1
 800a2d4:	4630      	mov	r0, r6
 800a2d6:	4639      	mov	r1, r7
 800a2d8:	f7f6 f800 	bl	80002dc <__adddf3>
 800a2dc:	4632      	mov	r2, r6
 800a2de:	463b      	mov	r3, r7
 800a2e0:	4680      	mov	r8, r0
 800a2e2:	4689      	mov	r9, r1
 800a2e4:	f7f5 fff8 	bl	80002d8 <__aeabi_dsub>
 800a2e8:	4602      	mov	r2, r0
 800a2ea:	460b      	mov	r3, r1
 800a2ec:	4620      	mov	r0, r4
 800a2ee:	4629      	mov	r1, r5
 800a2f0:	f7f5 fff2 	bl	80002d8 <__aeabi_dsub>
 800a2f4:	4642      	mov	r2, r8
 800a2f6:	4606      	mov	r6, r0
 800a2f8:	460f      	mov	r7, r1
 800a2fa:	464b      	mov	r3, r9
 800a2fc:	4640      	mov	r0, r8
 800a2fe:	4649      	mov	r1, r9
 800a300:	f7f6 f9a2 	bl	8000648 <__aeabi_dmul>
 800a304:	a35c      	add	r3, pc, #368	; (adr r3, 800a478 <__ieee754_pow+0x9f8>)
 800a306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a30a:	4604      	mov	r4, r0
 800a30c:	460d      	mov	r5, r1
 800a30e:	f7f6 f99b 	bl	8000648 <__aeabi_dmul>
 800a312:	a35b      	add	r3, pc, #364	; (adr r3, 800a480 <__ieee754_pow+0xa00>)
 800a314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a318:	f7f5 ffde 	bl	80002d8 <__aeabi_dsub>
 800a31c:	4622      	mov	r2, r4
 800a31e:	462b      	mov	r3, r5
 800a320:	f7f6 f992 	bl	8000648 <__aeabi_dmul>
 800a324:	a358      	add	r3, pc, #352	; (adr r3, 800a488 <__ieee754_pow+0xa08>)
 800a326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32a:	f7f5 ffd7 	bl	80002dc <__adddf3>
 800a32e:	4622      	mov	r2, r4
 800a330:	462b      	mov	r3, r5
 800a332:	f7f6 f989 	bl	8000648 <__aeabi_dmul>
 800a336:	a356      	add	r3, pc, #344	; (adr r3, 800a490 <__ieee754_pow+0xa10>)
 800a338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33c:	f7f5 ffcc 	bl	80002d8 <__aeabi_dsub>
 800a340:	4622      	mov	r2, r4
 800a342:	462b      	mov	r3, r5
 800a344:	f7f6 f980 	bl	8000648 <__aeabi_dmul>
 800a348:	a353      	add	r3, pc, #332	; (adr r3, 800a498 <__ieee754_pow+0xa18>)
 800a34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34e:	f7f5 ffc5 	bl	80002dc <__adddf3>
 800a352:	4622      	mov	r2, r4
 800a354:	462b      	mov	r3, r5
 800a356:	f7f6 f977 	bl	8000648 <__aeabi_dmul>
 800a35a:	4602      	mov	r2, r0
 800a35c:	460b      	mov	r3, r1
 800a35e:	4640      	mov	r0, r8
 800a360:	4649      	mov	r1, r9
 800a362:	f7f5 ffb9 	bl	80002d8 <__aeabi_dsub>
 800a366:	4604      	mov	r4, r0
 800a368:	460d      	mov	r5, r1
 800a36a:	4602      	mov	r2, r0
 800a36c:	460b      	mov	r3, r1
 800a36e:	4640      	mov	r0, r8
 800a370:	4649      	mov	r1, r9
 800a372:	f7f6 f969 	bl	8000648 <__aeabi_dmul>
 800a376:	2200      	movs	r2, #0
 800a378:	ec41 0b19 	vmov	d9, r0, r1
 800a37c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a380:	4620      	mov	r0, r4
 800a382:	4629      	mov	r1, r5
 800a384:	f7f5 ffa8 	bl	80002d8 <__aeabi_dsub>
 800a388:	4602      	mov	r2, r0
 800a38a:	460b      	mov	r3, r1
 800a38c:	ec51 0b19 	vmov	r0, r1, d9
 800a390:	f7f6 fa84 	bl	800089c <__aeabi_ddiv>
 800a394:	4632      	mov	r2, r6
 800a396:	4604      	mov	r4, r0
 800a398:	460d      	mov	r5, r1
 800a39a:	463b      	mov	r3, r7
 800a39c:	4640      	mov	r0, r8
 800a39e:	4649      	mov	r1, r9
 800a3a0:	f7f6 f952 	bl	8000648 <__aeabi_dmul>
 800a3a4:	4632      	mov	r2, r6
 800a3a6:	463b      	mov	r3, r7
 800a3a8:	f7f5 ff98 	bl	80002dc <__adddf3>
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	460b      	mov	r3, r1
 800a3b0:	4620      	mov	r0, r4
 800a3b2:	4629      	mov	r1, r5
 800a3b4:	f7f5 ff90 	bl	80002d8 <__aeabi_dsub>
 800a3b8:	4642      	mov	r2, r8
 800a3ba:	464b      	mov	r3, r9
 800a3bc:	f7f5 ff8c 	bl	80002d8 <__aeabi_dsub>
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	493a      	ldr	r1, [pc, #232]	; (800a4b0 <__ieee754_pow+0xa30>)
 800a3c6:	2000      	movs	r0, #0
 800a3c8:	f7f5 ff86 	bl	80002d8 <__aeabi_dsub>
 800a3cc:	e9cd 0100 	strd	r0, r1, [sp]
 800a3d0:	9b01      	ldr	r3, [sp, #4]
 800a3d2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a3d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a3da:	da2f      	bge.n	800a43c <__ieee754_pow+0x9bc>
 800a3dc:	4650      	mov	r0, sl
 800a3de:	ed9d 0b00 	vldr	d0, [sp]
 800a3e2:	f000 f9cd 	bl	800a780 <scalbn>
 800a3e6:	ec51 0b10 	vmov	r0, r1, d0
 800a3ea:	ec53 2b18 	vmov	r2, r3, d8
 800a3ee:	f7ff bbe0 	b.w	8009bb2 <__ieee754_pow+0x132>
 800a3f2:	4b30      	ldr	r3, [pc, #192]	; (800a4b4 <__ieee754_pow+0xa34>)
 800a3f4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a3f8:	429e      	cmp	r6, r3
 800a3fa:	f77f af0b 	ble.w	800a214 <__ieee754_pow+0x794>
 800a3fe:	4b2e      	ldr	r3, [pc, #184]	; (800a4b8 <__ieee754_pow+0xa38>)
 800a400:	440b      	add	r3, r1
 800a402:	4303      	orrs	r3, r0
 800a404:	d00b      	beq.n	800a41e <__ieee754_pow+0x99e>
 800a406:	a326      	add	r3, pc, #152	; (adr r3, 800a4a0 <__ieee754_pow+0xa20>)
 800a408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a40c:	ec51 0b18 	vmov	r0, r1, d8
 800a410:	f7f6 f91a 	bl	8000648 <__aeabi_dmul>
 800a414:	a322      	add	r3, pc, #136	; (adr r3, 800a4a0 <__ieee754_pow+0xa20>)
 800a416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a41a:	f7ff bbca 	b.w	8009bb2 <__ieee754_pow+0x132>
 800a41e:	4622      	mov	r2, r4
 800a420:	462b      	mov	r3, r5
 800a422:	f7f5 ff59 	bl	80002d8 <__aeabi_dsub>
 800a426:	4642      	mov	r2, r8
 800a428:	464b      	mov	r3, r9
 800a42a:	f7f6 fb93 	bl	8000b54 <__aeabi_dcmpge>
 800a42e:	2800      	cmp	r0, #0
 800a430:	f43f aef0 	beq.w	800a214 <__ieee754_pow+0x794>
 800a434:	e7e7      	b.n	800a406 <__ieee754_pow+0x986>
 800a436:	f04f 0a00 	mov.w	sl, #0
 800a43a:	e717      	b.n	800a26c <__ieee754_pow+0x7ec>
 800a43c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a440:	4619      	mov	r1, r3
 800a442:	e7d2      	b.n	800a3ea <__ieee754_pow+0x96a>
 800a444:	491a      	ldr	r1, [pc, #104]	; (800a4b0 <__ieee754_pow+0xa30>)
 800a446:	2000      	movs	r0, #0
 800a448:	f7ff bb9e 	b.w	8009b88 <__ieee754_pow+0x108>
 800a44c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a450:	f7ff bb9a 	b.w	8009b88 <__ieee754_pow+0x108>
 800a454:	9000      	str	r0, [sp, #0]
 800a456:	f7ff bb76 	b.w	8009b46 <__ieee754_pow+0xc6>
 800a45a:	2100      	movs	r1, #0
 800a45c:	f7ff bb60 	b.w	8009b20 <__ieee754_pow+0xa0>
 800a460:	00000000 	.word	0x00000000
 800a464:	3fe62e43 	.word	0x3fe62e43
 800a468:	fefa39ef 	.word	0xfefa39ef
 800a46c:	3fe62e42 	.word	0x3fe62e42
 800a470:	0ca86c39 	.word	0x0ca86c39
 800a474:	be205c61 	.word	0xbe205c61
 800a478:	72bea4d0 	.word	0x72bea4d0
 800a47c:	3e663769 	.word	0x3e663769
 800a480:	c5d26bf1 	.word	0xc5d26bf1
 800a484:	3ebbbd41 	.word	0x3ebbbd41
 800a488:	af25de2c 	.word	0xaf25de2c
 800a48c:	3f11566a 	.word	0x3f11566a
 800a490:	16bebd93 	.word	0x16bebd93
 800a494:	3f66c16c 	.word	0x3f66c16c
 800a498:	5555553e 	.word	0x5555553e
 800a49c:	3fc55555 	.word	0x3fc55555
 800a4a0:	c2f8f359 	.word	0xc2f8f359
 800a4a4:	01a56e1f 	.word	0x01a56e1f
 800a4a8:	3fe00000 	.word	0x3fe00000
 800a4ac:	000fffff 	.word	0x000fffff
 800a4b0:	3ff00000 	.word	0x3ff00000
 800a4b4:	4090cbff 	.word	0x4090cbff
 800a4b8:	3f6f3400 	.word	0x3f6f3400
 800a4bc:	652b82fe 	.word	0x652b82fe
 800a4c0:	3c971547 	.word	0x3c971547

0800a4c4 <__ieee754_sqrt>:
 800a4c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4c8:	ec55 4b10 	vmov	r4, r5, d0
 800a4cc:	4e56      	ldr	r6, [pc, #344]	; (800a628 <__ieee754_sqrt+0x164>)
 800a4ce:	43ae      	bics	r6, r5
 800a4d0:	ee10 0a10 	vmov	r0, s0
 800a4d4:	ee10 3a10 	vmov	r3, s0
 800a4d8:	4629      	mov	r1, r5
 800a4da:	462a      	mov	r2, r5
 800a4dc:	d110      	bne.n	800a500 <__ieee754_sqrt+0x3c>
 800a4de:	ee10 2a10 	vmov	r2, s0
 800a4e2:	462b      	mov	r3, r5
 800a4e4:	f7f6 f8b0 	bl	8000648 <__aeabi_dmul>
 800a4e8:	4602      	mov	r2, r0
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	4629      	mov	r1, r5
 800a4f0:	f7f5 fef4 	bl	80002dc <__adddf3>
 800a4f4:	4604      	mov	r4, r0
 800a4f6:	460d      	mov	r5, r1
 800a4f8:	ec45 4b10 	vmov	d0, r4, r5
 800a4fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a500:	2d00      	cmp	r5, #0
 800a502:	dc10      	bgt.n	800a526 <__ieee754_sqrt+0x62>
 800a504:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a508:	4330      	orrs	r0, r6
 800a50a:	d0f5      	beq.n	800a4f8 <__ieee754_sqrt+0x34>
 800a50c:	b15d      	cbz	r5, 800a526 <__ieee754_sqrt+0x62>
 800a50e:	ee10 2a10 	vmov	r2, s0
 800a512:	462b      	mov	r3, r5
 800a514:	ee10 0a10 	vmov	r0, s0
 800a518:	f7f5 fede 	bl	80002d8 <__aeabi_dsub>
 800a51c:	4602      	mov	r2, r0
 800a51e:	460b      	mov	r3, r1
 800a520:	f7f6 f9bc 	bl	800089c <__aeabi_ddiv>
 800a524:	e7e6      	b.n	800a4f4 <__ieee754_sqrt+0x30>
 800a526:	1509      	asrs	r1, r1, #20
 800a528:	d076      	beq.n	800a618 <__ieee754_sqrt+0x154>
 800a52a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a52e:	07ce      	lsls	r6, r1, #31
 800a530:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800a534:	bf5e      	ittt	pl
 800a536:	0fda      	lsrpl	r2, r3, #31
 800a538:	005b      	lslpl	r3, r3, #1
 800a53a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800a53e:	0fda      	lsrs	r2, r3, #31
 800a540:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800a544:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800a548:	2000      	movs	r0, #0
 800a54a:	106d      	asrs	r5, r5, #1
 800a54c:	005b      	lsls	r3, r3, #1
 800a54e:	f04f 0e16 	mov.w	lr, #22
 800a552:	4684      	mov	ip, r0
 800a554:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a558:	eb0c 0401 	add.w	r4, ip, r1
 800a55c:	4294      	cmp	r4, r2
 800a55e:	bfde      	ittt	le
 800a560:	1b12      	suble	r2, r2, r4
 800a562:	eb04 0c01 	addle.w	ip, r4, r1
 800a566:	1840      	addle	r0, r0, r1
 800a568:	0052      	lsls	r2, r2, #1
 800a56a:	f1be 0e01 	subs.w	lr, lr, #1
 800a56e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800a572:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a576:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a57a:	d1ed      	bne.n	800a558 <__ieee754_sqrt+0x94>
 800a57c:	4671      	mov	r1, lr
 800a57e:	2720      	movs	r7, #32
 800a580:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800a584:	4562      	cmp	r2, ip
 800a586:	eb04 060e 	add.w	r6, r4, lr
 800a58a:	dc02      	bgt.n	800a592 <__ieee754_sqrt+0xce>
 800a58c:	d113      	bne.n	800a5b6 <__ieee754_sqrt+0xf2>
 800a58e:	429e      	cmp	r6, r3
 800a590:	d811      	bhi.n	800a5b6 <__ieee754_sqrt+0xf2>
 800a592:	2e00      	cmp	r6, #0
 800a594:	eb06 0e04 	add.w	lr, r6, r4
 800a598:	da43      	bge.n	800a622 <__ieee754_sqrt+0x15e>
 800a59a:	f1be 0f00 	cmp.w	lr, #0
 800a59e:	db40      	blt.n	800a622 <__ieee754_sqrt+0x15e>
 800a5a0:	f10c 0801 	add.w	r8, ip, #1
 800a5a4:	eba2 020c 	sub.w	r2, r2, ip
 800a5a8:	429e      	cmp	r6, r3
 800a5aa:	bf88      	it	hi
 800a5ac:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a5b0:	1b9b      	subs	r3, r3, r6
 800a5b2:	4421      	add	r1, r4
 800a5b4:	46c4      	mov	ip, r8
 800a5b6:	0052      	lsls	r2, r2, #1
 800a5b8:	3f01      	subs	r7, #1
 800a5ba:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800a5be:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a5c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a5c6:	d1dd      	bne.n	800a584 <__ieee754_sqrt+0xc0>
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	d006      	beq.n	800a5da <__ieee754_sqrt+0x116>
 800a5cc:	1c4c      	adds	r4, r1, #1
 800a5ce:	bf13      	iteet	ne
 800a5d0:	3101      	addne	r1, #1
 800a5d2:	3001      	addeq	r0, #1
 800a5d4:	4639      	moveq	r1, r7
 800a5d6:	f021 0101 	bicne.w	r1, r1, #1
 800a5da:	1043      	asrs	r3, r0, #1
 800a5dc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a5e0:	0849      	lsrs	r1, r1, #1
 800a5e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a5e6:	07c2      	lsls	r2, r0, #31
 800a5e8:	bf48      	it	mi
 800a5ea:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800a5ee:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800a5f2:	460c      	mov	r4, r1
 800a5f4:	463d      	mov	r5, r7
 800a5f6:	e77f      	b.n	800a4f8 <__ieee754_sqrt+0x34>
 800a5f8:	0ada      	lsrs	r2, r3, #11
 800a5fa:	3815      	subs	r0, #21
 800a5fc:	055b      	lsls	r3, r3, #21
 800a5fe:	2a00      	cmp	r2, #0
 800a600:	d0fa      	beq.n	800a5f8 <__ieee754_sqrt+0x134>
 800a602:	02d7      	lsls	r7, r2, #11
 800a604:	d50a      	bpl.n	800a61c <__ieee754_sqrt+0x158>
 800a606:	f1c1 0420 	rsb	r4, r1, #32
 800a60a:	fa23 f404 	lsr.w	r4, r3, r4
 800a60e:	1e4d      	subs	r5, r1, #1
 800a610:	408b      	lsls	r3, r1
 800a612:	4322      	orrs	r2, r4
 800a614:	1b41      	subs	r1, r0, r5
 800a616:	e788      	b.n	800a52a <__ieee754_sqrt+0x66>
 800a618:	4608      	mov	r0, r1
 800a61a:	e7f0      	b.n	800a5fe <__ieee754_sqrt+0x13a>
 800a61c:	0052      	lsls	r2, r2, #1
 800a61e:	3101      	adds	r1, #1
 800a620:	e7ef      	b.n	800a602 <__ieee754_sqrt+0x13e>
 800a622:	46e0      	mov	r8, ip
 800a624:	e7be      	b.n	800a5a4 <__ieee754_sqrt+0xe0>
 800a626:	bf00      	nop
 800a628:	7ff00000 	.word	0x7ff00000

0800a62c <fabs>:
 800a62c:	ec51 0b10 	vmov	r0, r1, d0
 800a630:	ee10 2a10 	vmov	r2, s0
 800a634:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a638:	ec43 2b10 	vmov	d0, r2, r3
 800a63c:	4770      	bx	lr

0800a63e <finite>:
 800a63e:	b082      	sub	sp, #8
 800a640:	ed8d 0b00 	vstr	d0, [sp]
 800a644:	9801      	ldr	r0, [sp, #4]
 800a646:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800a64a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a64e:	0fc0      	lsrs	r0, r0, #31
 800a650:	b002      	add	sp, #8
 800a652:	4770      	bx	lr
 800a654:	0000      	movs	r0, r0
	...

0800a658 <nan>:
 800a658:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a660 <nan+0x8>
 800a65c:	4770      	bx	lr
 800a65e:	bf00      	nop
 800a660:	00000000 	.word	0x00000000
 800a664:	7ff80000 	.word	0x7ff80000

0800a668 <rint>:
 800a668:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a66a:	ec51 0b10 	vmov	r0, r1, d0
 800a66e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a672:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800a676:	2e13      	cmp	r6, #19
 800a678:	ee10 4a10 	vmov	r4, s0
 800a67c:	460b      	mov	r3, r1
 800a67e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800a682:	dc58      	bgt.n	800a736 <rint+0xce>
 800a684:	2e00      	cmp	r6, #0
 800a686:	da2b      	bge.n	800a6e0 <rint+0x78>
 800a688:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a68c:	4302      	orrs	r2, r0
 800a68e:	d023      	beq.n	800a6d8 <rint+0x70>
 800a690:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800a694:	4302      	orrs	r2, r0
 800a696:	4254      	negs	r4, r2
 800a698:	4314      	orrs	r4, r2
 800a69a:	0c4b      	lsrs	r3, r1, #17
 800a69c:	0b24      	lsrs	r4, r4, #12
 800a69e:	045b      	lsls	r3, r3, #17
 800a6a0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800a6a4:	ea44 0103 	orr.w	r1, r4, r3
 800a6a8:	4b32      	ldr	r3, [pc, #200]	; (800a774 <rint+0x10c>)
 800a6aa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a6ae:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	4630      	mov	r0, r6
 800a6b8:	4639      	mov	r1, r7
 800a6ba:	f7f5 fe0f 	bl	80002dc <__adddf3>
 800a6be:	e9cd 0100 	strd	r0, r1, [sp]
 800a6c2:	463b      	mov	r3, r7
 800a6c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6c8:	4632      	mov	r2, r6
 800a6ca:	f7f5 fe05 	bl	80002d8 <__aeabi_dsub>
 800a6ce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a6d2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800a6d6:	4639      	mov	r1, r7
 800a6d8:	ec41 0b10 	vmov	d0, r0, r1
 800a6dc:	b003      	add	sp, #12
 800a6de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6e0:	4a25      	ldr	r2, [pc, #148]	; (800a778 <rint+0x110>)
 800a6e2:	4132      	asrs	r2, r6
 800a6e4:	ea01 0702 	and.w	r7, r1, r2
 800a6e8:	4307      	orrs	r7, r0
 800a6ea:	d0f5      	beq.n	800a6d8 <rint+0x70>
 800a6ec:	0851      	lsrs	r1, r2, #1
 800a6ee:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800a6f2:	4314      	orrs	r4, r2
 800a6f4:	d00c      	beq.n	800a710 <rint+0xa8>
 800a6f6:	ea23 0201 	bic.w	r2, r3, r1
 800a6fa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a6fe:	2e13      	cmp	r6, #19
 800a700:	fa43 f606 	asr.w	r6, r3, r6
 800a704:	bf0c      	ite	eq
 800a706:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800a70a:	2400      	movne	r4, #0
 800a70c:	ea42 0306 	orr.w	r3, r2, r6
 800a710:	4918      	ldr	r1, [pc, #96]	; (800a774 <rint+0x10c>)
 800a712:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800a716:	4622      	mov	r2, r4
 800a718:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a71c:	4620      	mov	r0, r4
 800a71e:	4629      	mov	r1, r5
 800a720:	f7f5 fddc 	bl	80002dc <__adddf3>
 800a724:	e9cd 0100 	strd	r0, r1, [sp]
 800a728:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a72c:	4622      	mov	r2, r4
 800a72e:	462b      	mov	r3, r5
 800a730:	f7f5 fdd2 	bl	80002d8 <__aeabi_dsub>
 800a734:	e7d0      	b.n	800a6d8 <rint+0x70>
 800a736:	2e33      	cmp	r6, #51	; 0x33
 800a738:	dd07      	ble.n	800a74a <rint+0xe2>
 800a73a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a73e:	d1cb      	bne.n	800a6d8 <rint+0x70>
 800a740:	ee10 2a10 	vmov	r2, s0
 800a744:	f7f5 fdca 	bl	80002dc <__adddf3>
 800a748:	e7c6      	b.n	800a6d8 <rint+0x70>
 800a74a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800a74e:	f04f 36ff 	mov.w	r6, #4294967295
 800a752:	40d6      	lsrs	r6, r2
 800a754:	4230      	tst	r0, r6
 800a756:	d0bf      	beq.n	800a6d8 <rint+0x70>
 800a758:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800a75c:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800a760:	bf1f      	itttt	ne
 800a762:	ea24 0101 	bicne.w	r1, r4, r1
 800a766:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800a76a:	fa44 f202 	asrne.w	r2, r4, r2
 800a76e:	ea41 0402 	orrne.w	r4, r1, r2
 800a772:	e7cd      	b.n	800a710 <rint+0xa8>
 800a774:	0800b468 	.word	0x0800b468
 800a778:	000fffff 	.word	0x000fffff
 800a77c:	00000000 	.word	0x00000000

0800a780 <scalbn>:
 800a780:	b570      	push	{r4, r5, r6, lr}
 800a782:	ec55 4b10 	vmov	r4, r5, d0
 800a786:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a78a:	4606      	mov	r6, r0
 800a78c:	462b      	mov	r3, r5
 800a78e:	b99a      	cbnz	r2, 800a7b8 <scalbn+0x38>
 800a790:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a794:	4323      	orrs	r3, r4
 800a796:	d036      	beq.n	800a806 <scalbn+0x86>
 800a798:	4b39      	ldr	r3, [pc, #228]	; (800a880 <scalbn+0x100>)
 800a79a:	4629      	mov	r1, r5
 800a79c:	ee10 0a10 	vmov	r0, s0
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	f7f5 ff51 	bl	8000648 <__aeabi_dmul>
 800a7a6:	4b37      	ldr	r3, [pc, #220]	; (800a884 <scalbn+0x104>)
 800a7a8:	429e      	cmp	r6, r3
 800a7aa:	4604      	mov	r4, r0
 800a7ac:	460d      	mov	r5, r1
 800a7ae:	da10      	bge.n	800a7d2 <scalbn+0x52>
 800a7b0:	a32b      	add	r3, pc, #172	; (adr r3, 800a860 <scalbn+0xe0>)
 800a7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b6:	e03a      	b.n	800a82e <scalbn+0xae>
 800a7b8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a7bc:	428a      	cmp	r2, r1
 800a7be:	d10c      	bne.n	800a7da <scalbn+0x5a>
 800a7c0:	ee10 2a10 	vmov	r2, s0
 800a7c4:	4620      	mov	r0, r4
 800a7c6:	4629      	mov	r1, r5
 800a7c8:	f7f5 fd88 	bl	80002dc <__adddf3>
 800a7cc:	4604      	mov	r4, r0
 800a7ce:	460d      	mov	r5, r1
 800a7d0:	e019      	b.n	800a806 <scalbn+0x86>
 800a7d2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a7d6:	460b      	mov	r3, r1
 800a7d8:	3a36      	subs	r2, #54	; 0x36
 800a7da:	4432      	add	r2, r6
 800a7dc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a7e0:	428a      	cmp	r2, r1
 800a7e2:	dd08      	ble.n	800a7f6 <scalbn+0x76>
 800a7e4:	2d00      	cmp	r5, #0
 800a7e6:	a120      	add	r1, pc, #128	; (adr r1, 800a868 <scalbn+0xe8>)
 800a7e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7ec:	da1c      	bge.n	800a828 <scalbn+0xa8>
 800a7ee:	a120      	add	r1, pc, #128	; (adr r1, 800a870 <scalbn+0xf0>)
 800a7f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7f4:	e018      	b.n	800a828 <scalbn+0xa8>
 800a7f6:	2a00      	cmp	r2, #0
 800a7f8:	dd08      	ble.n	800a80c <scalbn+0x8c>
 800a7fa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a7fe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a802:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a806:	ec45 4b10 	vmov	d0, r4, r5
 800a80a:	bd70      	pop	{r4, r5, r6, pc}
 800a80c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a810:	da19      	bge.n	800a846 <scalbn+0xc6>
 800a812:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a816:	429e      	cmp	r6, r3
 800a818:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a81c:	dd0a      	ble.n	800a834 <scalbn+0xb4>
 800a81e:	a112      	add	r1, pc, #72	; (adr r1, 800a868 <scalbn+0xe8>)
 800a820:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d1e2      	bne.n	800a7ee <scalbn+0x6e>
 800a828:	a30f      	add	r3, pc, #60	; (adr r3, 800a868 <scalbn+0xe8>)
 800a82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a82e:	f7f5 ff0b 	bl	8000648 <__aeabi_dmul>
 800a832:	e7cb      	b.n	800a7cc <scalbn+0x4c>
 800a834:	a10a      	add	r1, pc, #40	; (adr r1, 800a860 <scalbn+0xe0>)
 800a836:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d0b8      	beq.n	800a7b0 <scalbn+0x30>
 800a83e:	a10e      	add	r1, pc, #56	; (adr r1, 800a878 <scalbn+0xf8>)
 800a840:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a844:	e7b4      	b.n	800a7b0 <scalbn+0x30>
 800a846:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a84a:	3236      	adds	r2, #54	; 0x36
 800a84c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a850:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a854:	4620      	mov	r0, r4
 800a856:	4b0c      	ldr	r3, [pc, #48]	; (800a888 <scalbn+0x108>)
 800a858:	2200      	movs	r2, #0
 800a85a:	e7e8      	b.n	800a82e <scalbn+0xae>
 800a85c:	f3af 8000 	nop.w
 800a860:	c2f8f359 	.word	0xc2f8f359
 800a864:	01a56e1f 	.word	0x01a56e1f
 800a868:	8800759c 	.word	0x8800759c
 800a86c:	7e37e43c 	.word	0x7e37e43c
 800a870:	8800759c 	.word	0x8800759c
 800a874:	fe37e43c 	.word	0xfe37e43c
 800a878:	c2f8f359 	.word	0xc2f8f359
 800a87c:	81a56e1f 	.word	0x81a56e1f
 800a880:	43500000 	.word	0x43500000
 800a884:	ffff3cb0 	.word	0xffff3cb0
 800a888:	3c900000 	.word	0x3c900000

0800a88c <_init>:
 800a88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a88e:	bf00      	nop
 800a890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a892:	bc08      	pop	{r3}
 800a894:	469e      	mov	lr, r3
 800a896:	4770      	bx	lr

0800a898 <_fini>:
 800a898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a89a:	bf00      	nop
 800a89c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a89e:	bc08      	pop	{r3}
 800a8a0:	469e      	mov	lr, r3
 800a8a2:	4770      	bx	lr
