Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 17 14:53:14 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -39.527    -3066.513                   2016                15137        0.066        0.000                      0                15137        3.750        0.000                       0                  2478  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -39.527    -3066.513                   2016                15137        0.066        0.000                      0                15137        3.750        0.000                       0                  2478  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2016  Failing Endpoints,  Worst Slack      -39.527ns,  Total Violation    -3066.513ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -39.527ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.841ns  (logic 15.851ns (33.840%)  route 30.990ns (66.160%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        2.313     3.607    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.030    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.454    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.578 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.737    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.861 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.152    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.572    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.696 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.264     5.960    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.084 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.233    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.357 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.289     6.646    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.770 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.922    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.345    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.469 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.769    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.893 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.175 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.752    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.876 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412     9.288    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.412 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.263     9.675    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.799 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.091    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.215 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.364    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.488 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.789    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.913 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.486    11.399    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.523 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.677    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.801 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.065    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.189 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.343    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.467 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.404    12.871    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    12.995 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.146    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    13.270 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    13.562    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.686 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.840    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    14.256    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.380 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.664    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.788 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.942    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    15.066 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    15.465    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.743    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.867 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    16.168    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.292 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.441    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.565 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.719    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.843 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.125    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    17.249 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    17.549    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.673 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.834    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.958 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    18.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    18.367 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.437    18.805    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.929 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.083    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.207 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.494    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.618 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    19.903    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.027 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.422    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.546 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    20.811    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.935 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.226    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.501    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.625 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.779    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.903 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.336    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.460 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.614    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.738 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.001    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.495    23.620    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.744 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    24.036    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.160 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.321    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.445 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    24.788    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.912 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    25.176    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.300 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.454    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.578 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.883    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.007 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.298    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.422 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.704    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.828 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.980    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.104 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.258    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.382 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.344    27.726    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.276 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.628    28.903    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X53Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.429 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.859    30.289    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X54Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.839 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.995    31.833    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.359 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.787    33.146    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.672 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.785    34.457    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.983 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.652    35.635    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.161 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.813    36.974    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.500 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.813    38.313    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.839 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.842    39.681    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.207 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    41.044    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.570 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.953    42.523    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.049 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.828    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.354 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.785    45.140    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.666 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.649    46.315    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.841 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    46.841    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                4.813     7.315    
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                         -46.841    
  -------------------------------------------------------------------
                         slack                                -39.527    

Slack (VIOLATED) :        -39.297ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.855ns  (logic 15.865ns (33.860%)  route 30.990ns (66.140%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        2.313     3.607    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.030    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.454    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.578 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.737    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.861 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.152    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.572    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.696 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.264     5.960    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.084 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.233    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.357 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.289     6.646    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.770 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.922    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.345    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.469 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.769    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.893 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.175 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.752    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.876 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412     9.288    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.412 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.263     9.675    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.799 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.091    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.215 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.364    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.488 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.789    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.913 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.486    11.399    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.523 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.677    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.801 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.065    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.189 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.343    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.467 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.404    12.871    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    12.995 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.146    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    13.270 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    13.562    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.686 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.840    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    14.256    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.380 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.664    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.788 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.942    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    15.066 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    15.465    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.743    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.867 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    16.168    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.292 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.441    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.565 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.719    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.843 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.125    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    17.249 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    17.549    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.673 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.834    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.958 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    18.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    18.367 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.437    18.805    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.929 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.083    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.207 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.494    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.618 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    19.903    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.027 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.422    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.546 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    20.811    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.935 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.226    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.501    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.625 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.779    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.903 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.336    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.460 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.614    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.738 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.001    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.495    23.620    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.744 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    24.036    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.160 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.321    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.445 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    24.788    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.912 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    25.176    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.300 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.454    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.578 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.883    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.007 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.298    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.422 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.704    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.828 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.980    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.104 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.258    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.382 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.344    27.726    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.276 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.628    28.903    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X53Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.429 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.859    30.289    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X54Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.839 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.995    31.833    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.359 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.787    33.146    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.672 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.785    34.457    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.983 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.652    35.635    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.161 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.813    36.974    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.500 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.813    38.313    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.839 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.842    39.681    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.207 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    41.044    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.570 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.953    42.523    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.049 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.828    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.354 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.785    45.140    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.666 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.649    46.315    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    46.855 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    46.855    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -46.855    
  -------------------------------------------------------------------
                         slack                                -39.297    

Slack (VIOLATED) :        -39.222ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.780ns  (logic 15.790ns (33.754%)  route 30.990ns (66.246%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        2.313     3.607    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.030    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.454    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.578 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.737    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.861 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.152    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.572    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.696 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.264     5.960    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.084 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.233    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.357 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.289     6.646    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.770 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.922    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.345    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.469 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.769    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.893 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.175 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.752    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.876 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412     9.288    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.412 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.263     9.675    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.799 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.091    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.215 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.364    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.488 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.789    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.913 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.486    11.399    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.523 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.677    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.801 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.065    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.189 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.343    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.467 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.404    12.871    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    12.995 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.146    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    13.270 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    13.562    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.686 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.840    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    14.256    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.380 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.664    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.788 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.942    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    15.066 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    15.465    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.743    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.867 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    16.168    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.292 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.441    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.565 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.719    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.843 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.125    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    17.249 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    17.549    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.673 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.834    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.958 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    18.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    18.367 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.437    18.805    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.929 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.083    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.207 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.494    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.618 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    19.903    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.027 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.422    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.546 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    20.811    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.935 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.226    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.501    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.625 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.779    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.903 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.336    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.460 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.614    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.738 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.001    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.495    23.620    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.744 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    24.036    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.160 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.321    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.445 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    24.788    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.912 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    25.176    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.300 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.454    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.578 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.883    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.007 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.298    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.422 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.704    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.828 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.980    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.104 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.258    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.382 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.344    27.726    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.276 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.628    28.903    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X53Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.429 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.859    30.289    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X54Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.839 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.995    31.833    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.359 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.787    33.146    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.672 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.785    34.457    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.983 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.652    35.635    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.161 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.813    36.974    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.500 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.813    38.313    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.839 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.842    39.681    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.207 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    41.044    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.570 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.953    42.523    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.049 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.828    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.354 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.785    45.140    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.666 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.649    46.315    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    46.780 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    46.780    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -46.780    
  -------------------------------------------------------------------
                         slack                                -39.222    

Slack (VIOLATED) :        -39.136ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.694ns  (logic 15.704ns (33.632%)  route 30.990ns (66.368%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        2.313     3.607    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.030    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.454    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.578 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.737    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.861 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.152    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.572    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.696 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.264     5.960    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.084 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.233    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.357 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.289     6.646    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.770 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.922    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.345    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.469 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.769    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.893 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.175 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.752    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.876 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412     9.288    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.412 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.263     9.675    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.799 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.091    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.215 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.364    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.488 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.789    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.913 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.486    11.399    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.523 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.677    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.801 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.065    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.189 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.343    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.467 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.404    12.871    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    12.995 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.146    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    13.270 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    13.562    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.686 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.840    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    14.256    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.380 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.664    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.788 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.942    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    15.066 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    15.465    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.743    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.867 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    16.168    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.292 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.441    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.565 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.719    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.843 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.125    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    17.249 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    17.549    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.673 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.834    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.958 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    18.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    18.367 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.437    18.805    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.929 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.083    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.207 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.494    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.618 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    19.903    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.027 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.422    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.546 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    20.811    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.935 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.226    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.501    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.625 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.779    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.903 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.336    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.460 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.614    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.738 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.001    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.495    23.620    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.744 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    24.036    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.160 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.321    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.445 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    24.788    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.912 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    25.176    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.300 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.454    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.578 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.883    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.007 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.298    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.422 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.704    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.828 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.980    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.104 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.258    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.382 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.344    27.726    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.276 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.628    28.903    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X53Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.429 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.859    30.289    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X54Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.839 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.995    31.833    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.359 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.787    33.146    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.672 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.785    34.457    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.983 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.652    35.635    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.161 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.813    36.974    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.500 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.813    38.313    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.839 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.842    39.681    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.207 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    41.044    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.570 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.953    42.523    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.049 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.828    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.354 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.785    45.140    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.666 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.649    46.315    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y90         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    46.694 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    46.694    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -46.694    
  -------------------------------------------------------------------
                         slack                                -39.136    

Slack (VIOLATED) :        -38.122ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.680ns  (logic 15.339ns (33.579%)  route 30.341ns (66.421%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        2.313     3.607    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.030    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.454    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.578 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.737    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.861 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.152    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.572    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.696 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.264     5.960    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.084 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.233    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.357 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.289     6.646    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.770 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.922    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.345    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.469 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.769    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.893 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.175 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.752    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.876 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412     9.288    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.412 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.263     9.675    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.799 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.091    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.215 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.364    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.488 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.789    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.913 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.486    11.399    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.523 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.677    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.801 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.065    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.189 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.343    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.467 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.404    12.871    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    12.995 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.146    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    13.270 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    13.562    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.686 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.840    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    14.256    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.380 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.664    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.788 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.942    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    15.066 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    15.465    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.743    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.867 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    16.168    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.292 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.441    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.565 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.719    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.843 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.125    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    17.249 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    17.549    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.673 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.834    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.958 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    18.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    18.367 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.437    18.805    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.929 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.083    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.207 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.494    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.618 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    19.903    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.027 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.422    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.546 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    20.811    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.935 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.226    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.501    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.625 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.779    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.903 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.336    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.460 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.614    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.738 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.001    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.495    23.620    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.744 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    24.036    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.160 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.321    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.445 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    24.788    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.912 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    25.176    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.300 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.454    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.578 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.883    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.007 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.298    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.422 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.704    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.828 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.980    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.104 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.258    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.382 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.344    27.726    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.276 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.628    28.903    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X53Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.429 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.859    30.289    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X54Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.839 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.995    31.833    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.359 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.787    33.146    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.672 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.785    34.457    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.983 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.652    35.635    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.161 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.813    36.974    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.500 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.813    38.313    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.839 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.842    39.681    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.207 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    41.044    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.570 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.953    42.523    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.049 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.828    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.354 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.785    45.140    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.680 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.680    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X44Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X44Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -45.680    
  -------------------------------------------------------------------
                         slack                                -38.122    

Slack (VIOLATED) :        -38.047ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.605ns  (logic 15.264ns (33.470%)  route 30.341ns (66.530%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        2.313     3.607    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.030    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.454    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.578 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.737    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.861 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.152    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.572    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.696 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.264     5.960    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.084 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.233    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.357 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.289     6.646    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.770 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.922    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.345    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.469 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.769    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.893 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.175 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.752    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.876 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412     9.288    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.412 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.263     9.675    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.799 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.091    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.215 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.364    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.488 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.789    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.913 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.486    11.399    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.523 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.677    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.801 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.065    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.189 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.343    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.467 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.404    12.871    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    12.995 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.146    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    13.270 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    13.562    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.686 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.840    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    14.256    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.380 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.664    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.788 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.942    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    15.066 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    15.465    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.743    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.867 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    16.168    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.292 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.441    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.565 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.719    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.843 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.125    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    17.249 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    17.549    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.673 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.834    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.958 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    18.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    18.367 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.437    18.805    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.929 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.083    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.207 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.494    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.618 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    19.903    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.027 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.422    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.546 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    20.811    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.935 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.226    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.501    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.625 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.779    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.903 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.336    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.460 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.614    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.738 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.001    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.495    23.620    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.744 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    24.036    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.160 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.321    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.445 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    24.788    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.912 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    25.176    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.300 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.454    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.578 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.883    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.007 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.298    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.422 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.704    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.828 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.980    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.104 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.258    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.382 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.344    27.726    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.276 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.628    28.903    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X53Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.429 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.859    30.289    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X54Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.839 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.995    31.833    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.359 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.787    33.146    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.672 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.785    34.457    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.983 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.652    35.635    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.161 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.813    36.974    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.500 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.813    38.313    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.839 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.842    39.681    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.207 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    41.044    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.570 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.953    42.523    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.049 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.828    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.354 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.785    45.140    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.605 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.605    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X44Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X44Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -45.605    
  -------------------------------------------------------------------
                         slack                                -38.047    

Slack (VIOLATED) :        -38.016ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.666ns  (logic 15.325ns (33.559%)  route 30.341ns (66.441%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        2.313     3.607    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.030    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.454    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.578 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.737    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.861 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.152    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.572    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.696 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.264     5.960    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.084 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.233    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.357 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.289     6.646    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.770 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.922    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.345    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.469 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.769    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.893 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.175 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.752    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.876 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412     9.288    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.412 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.263     9.675    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.799 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.091    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.215 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.364    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.488 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.789    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.913 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.486    11.399    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.523 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.677    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.801 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.065    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.189 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.343    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.467 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.404    12.871    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    12.995 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.146    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    13.270 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    13.562    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.686 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.840    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    14.256    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.380 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.664    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.788 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.942    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    15.066 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    15.465    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.743    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.867 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    16.168    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.292 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.441    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.565 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.719    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.843 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.125    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    17.249 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    17.549    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.673 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.834    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.958 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    18.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    18.367 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.437    18.805    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.929 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.083    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.207 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.494    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.618 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    19.903    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.027 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.422    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.546 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    20.811    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.935 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.226    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.501    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.625 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.779    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.903 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.336    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.460 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.614    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.738 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.001    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.495    23.620    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.744 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    24.036    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.160 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.321    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.445 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    24.788    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.912 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    25.176    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.300 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.454    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.578 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.883    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.007 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.298    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.422 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.704    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.828 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.980    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.104 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.258    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.382 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.344    27.726    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.276 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.628    28.903    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X53Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.429 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.859    30.289    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X54Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.839 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.995    31.833    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.359 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.787    33.146    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.672 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.785    34.457    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.983 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.652    35.635    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.161 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.813    36.974    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.500 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.813    38.313    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.839 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.842    39.681    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.207 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    41.044    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.570 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.953    42.523    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.049 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.828    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.354 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.785    45.140    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.666 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    45.666    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X44Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X44Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.149     7.650    
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                         -45.666    
  -------------------------------------------------------------------
                         slack                                -38.016    

Slack (VIOLATED) :        -37.961ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.519ns  (logic 15.178ns (33.344%)  route 30.341ns (66.655%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        2.313     3.607    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.030    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.454    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.578 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.737    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.861 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.152    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.572    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.696 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.264     5.960    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.084 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.233    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.357 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.289     6.646    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.770 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.922    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.345    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.469 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.769    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.893 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.175 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.752    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.876 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412     9.288    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.412 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.263     9.675    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.799 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.091    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.215 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.364    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.488 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.789    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.913 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.486    11.399    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.523 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.677    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.801 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.065    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.189 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.343    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.467 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.404    12.871    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    12.995 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.146    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    13.270 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    13.562    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.686 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.840    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    14.256    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.380 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.664    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.788 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.942    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    15.066 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    15.465    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.743    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.867 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    16.168    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.292 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.441    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.565 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.719    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.843 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.125    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    17.249 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    17.549    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.673 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.834    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.958 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    18.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    18.367 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.437    18.805    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.929 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.083    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.207 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.494    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.618 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    19.903    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.027 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.422    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.546 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    20.811    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.935 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.226    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.501    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.625 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.779    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.903 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.336    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.460 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.614    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.738 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.001    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.495    23.620    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.744 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    24.036    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.160 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.321    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.445 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    24.788    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.912 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    25.176    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.300 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.454    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.578 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.883    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.007 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.298    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.422 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.704    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.828 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.980    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.104 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.258    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.382 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.344    27.726    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.276 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.628    28.903    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X53Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.429 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.859    30.289    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X54Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.839 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.995    31.833    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.359 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.787    33.146    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.672 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.785    34.457    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.983 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.652    35.635    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.161 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.813    36.974    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.500 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.813    38.313    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.839 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.842    39.681    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.207 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    41.044    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.570 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.953    42.523    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.049 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.828    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.354 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.785    45.140    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    45.519 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.519    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X44Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X44Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.154     2.501    
                         time borrowed                5.057     7.558    
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                         -45.519    
  -------------------------------------------------------------------
                         slack                                -37.961    

Slack (VIOLATED) :        -36.810ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.368ns  (logic 14.813ns (33.386%)  route 29.555ns (66.614%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        2.313     3.607    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.030    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.454    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.578 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.737    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.861 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.152    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.572    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.696 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.264     5.960    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.084 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.233    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.357 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.289     6.646    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.770 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.922    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.345    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.469 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.769    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.893 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.175 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.752    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.876 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412     9.288    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.412 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.263     9.675    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.799 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.091    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.215 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.364    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.488 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.789    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.913 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.486    11.399    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.523 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.677    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.801 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.065    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.189 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.343    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.467 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.404    12.871    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    12.995 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.146    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    13.270 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    13.562    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.686 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.840    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    14.256    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.380 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.664    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.788 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.942    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    15.066 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    15.465    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.743    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.867 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    16.168    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.292 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.441    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.565 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.719    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.843 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.125    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    17.249 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    17.549    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.673 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.834    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.958 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    18.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    18.367 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.437    18.805    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.929 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.083    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.207 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.494    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.618 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    19.903    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.027 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.422    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.546 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    20.811    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.935 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.226    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.501    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.625 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.779    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.903 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.336    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.460 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.614    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.738 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.001    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.495    23.620    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.744 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    24.036    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.160 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.321    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.445 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    24.788    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.912 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    25.176    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.300 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.454    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.578 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.883    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.007 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.298    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.422 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.704    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.828 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.980    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.104 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.258    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.382 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.344    27.726    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.276 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.628    28.903    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X53Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.429 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.859    30.289    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X54Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.839 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.995    31.833    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.359 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.787    33.146    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.672 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.785    34.457    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.983 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.652    35.635    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.161 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.813    36.974    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.500 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.813    38.313    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.839 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.842    39.681    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.207 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    41.044    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.570 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.953    42.523    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.049 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.828    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.368 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.368    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X45Y91         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y91         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -44.368    
  -------------------------------------------------------------------
                         slack                                -36.810    

Slack (VIOLATED) :        -36.735ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.293ns  (logic 14.738ns (33.274%)  route 29.555ns (66.726%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        2.313     3.607    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     3.731 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299     4.030    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     4.154 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.300     4.454    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.578 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     4.737    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X48Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.861 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.291     5.152    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X49Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.276 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296     5.572    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     5.696 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.264     5.960    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.084 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     6.233    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X49Y86         LUT1 (Prop_lut1_I0_O)        0.124     6.357 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.289     6.646    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     6.770 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.922    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X49Y87         LUT1 (Prop_lut1_I0_O)        0.124     7.046 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.299     7.345    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.124     7.469 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     7.769    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     7.893 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.158     8.051    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.175 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     8.336    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X48Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.752    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.876 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.412     9.288    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.412 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.263     9.675    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.799 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    10.091    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.215 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.149    10.364    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X49Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.488 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    10.789    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    10.913 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.486    11.399    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.523 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.677    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    11.801 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.264    12.065    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.189 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.343    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y87         LUT1 (Prop_lut1_I0_O)        0.124    12.467 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.404    12.871    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    12.995 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    13.146    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X51Y86         LUT1 (Prop_lut1_I0_O)        0.124    13.270 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.291    13.562    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.686 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.840    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    13.964 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.292    14.256    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.380 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    14.664    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    14.788 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.154    14.942    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y88         LUT1 (Prop_lut1_I0_O)        0.124    15.066 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.399    15.465    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.589 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.743    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X53Y89         LUT1 (Prop_lut1_I0_O)        0.124    15.867 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    16.168    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.292 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.441    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.565 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    16.719    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    16.843 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.282    17.125    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    17.249 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    17.549    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.673 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.834    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X52Y89         LUT1 (Prop_lut1_I0_O)        0.124    17.958 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    18.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X51Y89         LUT1 (Prop_lut1_I0_O)        0.124    18.367 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.437    18.805    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.929 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    19.083    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.207 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    19.494    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.618 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    19.903    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X51Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.027 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.395    20.422    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.546 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.264    20.811    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X53Y85         LUT1 (Prop_lut1_I0_O)        0.124    20.935 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.226    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.350 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.501    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.625 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.779    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124    21.903 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.433    22.336    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.460 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.614    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    22.738 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    23.001    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.125 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.495    23.620    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X51Y90         LUT1 (Prop_lut1_I0_O)        0.124    23.744 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    24.036    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.160 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    24.321    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X52Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.445 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    24.788    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    24.912 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.264    25.176    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.300 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    25.454    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.124    25.578 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.304    25.883    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.007 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    26.298    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X52Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.422 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.282    26.704    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    26.828 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.980    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.104 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    27.258    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.124    27.382 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.344    27.726    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X50Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.276 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.628    28.903    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X53Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.429 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.859    30.289    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X54Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.839 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.995    31.833    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.359 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.787    33.146    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X49Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.672 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.785    34.457    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.983 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.652    35.635    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X47Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.161 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.813    36.974    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X47Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.500 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.813    38.313    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X47Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.839 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.842    39.681    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X48Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.207 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.836    41.044    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X48Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.570 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.953    42.523    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X45Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.049 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.780    43.828    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.293 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.293    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X45Y91         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        1.477     2.656    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y91         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.656    
                         clock uncertainty           -0.154     2.502    
                         time borrowed                5.057     7.559    
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                         -44.293    
  -------------------------------------------------------------------
                         slack                                -36.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.582%)  route 0.155ns (45.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.155     1.288    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X27Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.333 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_5
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tdc1/latches_reg[25]/G
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/delay_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.158ns (39.970%)  route 0.237ns (60.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.555     0.891    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y92         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[25]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         LDCE (EnToQ_ldce_G_Q)        0.158     1.049 r  design_1_i/top_0/inst/tdc1/latches_reg[25]/Q
                         net (fo=1, routed)           0.237     1.286    design_1_i/top_0/inst/tdc1/latches[25]
    SLICE_X50Y93         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.820     1.186    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y93         FDRE                                         r  design_1_i/top_0/inst/tdc1/delay_reg[25]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.063     1.214    design_1_i/top_0/inst/tdc1/delay_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.561     0.897    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.140    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y74         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.827     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y74         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X26Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.039    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.158%)  route 0.210ns (52.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.210     1.346    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.046     1.392 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[28]_i_1__1/O
                         net (fo=1, routed)           0.000     1.392    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[28]_i_1__1_n_0
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y98         FDRE (Hold_fdre_C_D)         0.107     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.117     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.114%)  route 0.261ns (64.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=3, routed)           0.261     1.396    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.555     0.891    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X49Y96         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.087    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X49Y96         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X49Y96         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.891    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.075     0.966    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.329%)  route 0.356ns (65.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X47Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/top_0/inst/virusEnQ_reg[31]/Q
                         net (fo=132, routed)         0.165     1.199    design_1_i/top_0/inst/virusEnQ[31]
    SLICE_X45Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.244 r  design_1_i/top_0/inst/virusEnQ[32]_i_1/O
                         net (fo=1, routed)           0.190     1.434    design_1_i/top_0/inst/virusEnQ[32]_i_1_n_0
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.911     1.277    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.066     1.308    design_1_i/top_0/inst/virusEnQ_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.038    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2481, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y93    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y94    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y94    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y94    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y94    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y94    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y94    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y95    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X47Y95    design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y70    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_2560_2815_2_2/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y78    design_1_i/top_0/inst/ram1/ram_reg_4096_4351_15_15/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y78    design_1_i/top_0/inst/ram1/ram_reg_4096_4351_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y65    design_1_i/top_0/inst/ram1/ram_reg_3840_4095_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y65    design_1_i/top_0/inst/ram1/ram_reg_3840_4095_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y72    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y72    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y72    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y72    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y74    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y74    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    design_1_i/top_0/inst/ram1/ram_reg_6912_7167_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    design_1_i/top_0/inst/ram1/ram_reg_6912_7167_3_3/RAMS64E_B/CLK



