Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Jun 24 10:44:54 2023
| Host         : xjh-linux-pc running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    101         
DPIR-1     Warning           Asynchronous driver check      11          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (230)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ds18b20_dri_inst/clk_1us_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (230)
--------------------------------------------------
 There are 230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.045        0.000                      0                  586        0.139        0.000                      0                  586        4.500        0.000                       0                   332  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.045        0.000                      0                  586        0.139        0.000                      0                  586        4.500        0.000                       0                   332  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.196ns (32.552%)  route 2.478ns (67.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.419     5.660 r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.840     6.500    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.299     6.799 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6/O
                         net (fo=1, routed)           0.674     7.473    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.152     7.625 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.399     8.024    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.326     8.350 r  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.565     8.915    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0
    SLICE_X32Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.518    14.941    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[3]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X32Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.959    uart_send_b8_inst/uart_send_inst/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.196ns (32.552%)  route 2.478ns (67.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.419     5.660 r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.840     6.500    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.299     6.799 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6/O
                         net (fo=1, routed)           0.674     7.473    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.152     7.625 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.399     8.024    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.326     8.350 r  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.565     8.915    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0
    SLICE_X32Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.518    14.941    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X32Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.959    uart_send_b8_inst/uart_send_inst/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.196ns (32.552%)  route 2.478ns (67.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.419     5.660 r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.840     6.500    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.299     6.799 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6/O
                         net (fo=1, routed)           0.674     7.473    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.152     7.625 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.399     8.024    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.326     8.350 r  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.565     8.915    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0
    SLICE_X32Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.518    14.941    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[5]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X32Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.959    uart_send_b8_inst/uart_send_inst/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.196ns (32.552%)  route 2.478ns (67.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.419     5.660 r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.840     6.500    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.299     6.799 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6/O
                         net (fo=1, routed)           0.674     7.473    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.152     7.625 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.399     8.024    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.326     8.350 r  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.565     8.915    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0
    SLICE_X32Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.518    14.941    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[6]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X32Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.959    uart_send_b8_inst/uart_send_inst/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 1.196ns (32.552%)  route 2.478ns (67.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.419     5.660 r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.840     6.500    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.299     6.799 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6/O
                         net (fo=1, routed)           0.674     7.473    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.152     7.625 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.399     8.024    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.326     8.350 r  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.565     8.915    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0
    SLICE_X32Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.518    14.941    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[7]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X32Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.959    uart_send_b8_inst/uart_send_inst/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.196ns (32.876%)  route 2.442ns (67.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.419     5.660 r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.840     6.500    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.299     6.799 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6/O
                         net (fo=1, routed)           0.674     7.473    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.152     7.625 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.399     8.024    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.326     8.350 r  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.529     8.879    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0
    SLICE_X33Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.518    14.941    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[0]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X33Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.959    uart_send_b8_inst/uart_send_inst/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.196ns (32.876%)  route 2.442ns (67.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.419     5.660 r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.840     6.500    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.299     6.799 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6/O
                         net (fo=1, routed)           0.674     7.473    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.152     7.625 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.399     8.024    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.326     8.350 r  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.529     8.879    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0
    SLICE_X33Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.518    14.941    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[1]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X33Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.959    uart_send_b8_inst/uart_send_inst/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.196ns (32.876%)  route 2.442ns (67.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.419     5.660 r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.840     6.500    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.299     6.799 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6/O
                         net (fo=1, routed)           0.674     7.473    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.152     7.625 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.399     8.024    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.326     8.350 r  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.529     8.879    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0
    SLICE_X33Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.518    14.941    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_data_reg[2]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X33Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.959    uart_send_b8_inst/uart_send_inst/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_send_b8_inst/uart_send_inst/tx_flag_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.196ns (32.876%)  route 2.442ns (67.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y90         FDCE                                         r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.419     5.660 r  uart_send_b8_inst/uart_send_inst/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.840     6.500    uart_send_b8_inst/uart_send_inst/clk_cnt[3]
    SLICE_X36Y89         LUT4 (Prop_lut4_I2_O)        0.299     6.799 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6/O
                         net (fo=1, routed)           0.674     7.473    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_6_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I4_O)        0.152     7.625 f  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3/O
                         net (fo=1, routed)           0.399     8.024    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.326     8.350 r  uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1/O
                         net (fo=9, routed)           0.529     8.879    uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0
    SLICE_X33Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_flag_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.518    14.941    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDCE                                         r  uart_send_b8_inst/uart_send_inst/tx_flag_reg/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X33Y89         FDCE (Setup_fdce_C_CE)      -0.205    14.959    uart_send_b8_inst/uart_send_inst/tx_flag_reg
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.890ns (27.332%)  route 2.366ns (72.668%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.633     5.236    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  led_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  led_inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.571    led_inst/counter_reg[0]
    SLICE_X43Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.695 f  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.402     7.097    led_inst/counter[0]_i_6_n_0
    SLICE_X43Y91         LUT5 (Prop_lut5_I1_O)        0.124     7.221 r  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.402     7.624    led_inst/counter[0]_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.744     8.492    led_inst/counter[0]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  led_inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.515    14.938    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y94         FDRE                                         r  led_inst/counter_reg[16]/C
                         clock pessimism              0.275    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.524    14.653    led_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  6.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_loop_inst/send_data_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.567     1.486    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y86         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uart_recv_b8_inst/uart_data_reg[21]/Q
                         net (fo=1, routed)           0.058     1.686    uart_loop_inst/send_data_reg[63]_0[21]
    SLICE_X32Y86         FDCE                                         r  uart_loop_inst/send_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.837     2.002    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y86         FDCE                                         r  uart_loop_inst/send_data_reg[21]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X32Y86         FDCE (Hold_fdce_C_D)         0.047     1.546    uart_loop_inst/send_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.953%)  route 0.098ns (41.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.567     1.486    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y84         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uart_recv_b8_inst/tp_uart_data_reg[2]/Q
                         net (fo=1, routed)           0.098     1.726    uart_recv_b8_inst/tp_uart_data[2]
    SLICE_X30Y84         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.836     2.001    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[2]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X30Y84         FDCE (Hold_fdce_C_D)         0.076     1.576    uart_recv_b8_inst/uart_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_data_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_loop_inst/send_data_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.962%)  route 0.102ns (42.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.568     1.487    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y87         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  uart_recv_b8_inst/uart_data_reg[33]/Q
                         net (fo=1, routed)           0.102     1.731    uart_loop_inst/send_data_reg[63]_0[33]
    SLICE_X30Y88         FDCE                                         r  uart_loop_inst/send_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.840     2.005    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y88         FDCE                                         r  uart_loop_inst/send_data_reg[33]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X30Y88         FDCE (Hold_fdce_C_D)         0.076     1.580    uart_loop_inst/send_data_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.568     1.487    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y87         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  uart_recv_b8_inst/tp_uart_data_reg[51]/Q
                         net (fo=1, routed)           0.101     1.729    uart_recv_b8_inst/tp_uart_data[51]
    SLICE_X32Y87         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.838     2.003    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y87         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[51]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X32Y87         FDCE (Hold_fdce_C_D)         0.071     1.573    uart_recv_b8_inst/uart_data_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_data_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_loop_inst/send_data_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.049%)  route 0.115ns (44.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.568     1.487    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y86         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  uart_recv_b8_inst/uart_data_reg[57]/Q
                         net (fo=1, routed)           0.115     1.743    uart_loop_inst/send_data_reg[63]_0[57]
    SLICE_X30Y87         FDCE                                         r  uart_loop_inst/send_data_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.838     2.003    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y87         FDCE                                         r  uart_loop_inst/send_data_reg[57]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X30Y87         FDCE (Hold_fdce_C_D)         0.063     1.586    uart_loop_inst/send_data_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.567     1.486    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  uart_recv_b8_inst/tp_uart_data_reg[60]/Q
                         net (fo=1, routed)           0.110     1.737    uart_recv_b8_inst/tp_uart_data[60]
    SLICE_X31Y85         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.837     2.002    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y85         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[60]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X31Y85         FDCE (Hold_fdce_C_D)         0.078     1.579    uart_recv_b8_inst/uart_data_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.566     1.485    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y84         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  uart_recv_b8_inst/tp_uart_data_reg[50]/Q
                         net (fo=1, routed)           0.118     1.745    uart_recv_b8_inst/tp_uart_data[50]
    SLICE_X30Y84         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.836     2.001    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[50]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X30Y84         FDCE (Hold_fdce_C_D)         0.060     1.581    uart_recv_b8_inst/uart_data_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_loop_inst/send_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.566     1.485    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y85         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  uart_recv_b8_inst/uart_data_reg[24]/Q
                         net (fo=1, routed)           0.112     1.739    uart_loop_inst/send_data_reg[63]_0[24]
    SLICE_X34Y85         FDCE                                         r  uart_loop_inst/send_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.836     2.001    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y85         FDCE                                         r  uart_loop_inst/send_data_reg[24]/C
                         clock pessimism             -0.502     1.498    
    SLICE_X34Y85         FDCE (Hold_fdce_C_D)         0.076     1.574    uart_loop_inst/send_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_data_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_loop_inst/send_data_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.567     1.486    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y85         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.128     1.614 r  uart_recv_b8_inst/uart_data_reg[52]/Q
                         net (fo=1, routed)           0.059     1.673    uart_loop_inst/send_data_reg[63]_0[52]
    SLICE_X30Y85         FDCE                                         r  uart_loop_inst/send_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.837     2.002    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y85         FDCE                                         r  uart_loop_inst/send_data_reg[52]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.007     1.506    uart_loop_inst/send_data_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/uart_data_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_loop_inst/send_data_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.570     1.489    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y88         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  uart_recv_b8_inst/uart_data_reg[53]/Q
                         net (fo=1, routed)           0.110     1.740    uart_loop_inst/send_data_reg[63]_0[53]
    SLICE_X29Y87         FDCE                                         r  uart_loop_inst/send_data_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.838     2.003    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y87         FDCE                                         r  uart_loop_inst/send_data_reg[53]/C
                         clock pessimism             -0.499     1.503    
    SLICE_X29Y87         FDCE (Hold_fdce_C_D)         0.070     1.573    uart_loop_inst/send_data_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    ds18b20_dri_inst/clk_1us_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y94    ds18b20_dri_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y94    ds18b20_dri_inst/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y88    led_inst/AN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y88    led_inst/AN_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    ds18b20_dri_inst/clk_1us_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    ds18b20_dri_inst/clk_1us_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y94    ds18b20_dri_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y94    ds18b20_dri_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    ds18b20_dri_inst/clk_1us_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    ds18b20_dri_inst/clk_1us_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y94    ds18b20_dri_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y94    ds18b20_dri_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94    ds18b20_dri_inst/cnt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.969ns  (logic 10.375ns (51.955%)  route 9.594ns (48.045%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[3]
                         net (fo=19, routed)          2.031     6.924    ds18b20_dri_inst/data20_n_102
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.154     7.078 r  ds18b20_dri_inst/temp_data[0]_i_68/O
                         net (fo=2, routed)           0.690     7.767    ds18b20_dri_inst/temp_data[0]_i_68_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.327     8.094 r  ds18b20_dri_inst/temp_data[0]_i_72/O
                         net (fo=1, routed)           0.000     8.094    ds18b20_dri_inst/temp_data[0]_i_72_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.495    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.609    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.922 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.814     9.736    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.070 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.702    10.772    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.358    11.130 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.814    11.944    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.326    12.270 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.270    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.783 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.783    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.900 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.900    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[0]
                         net (fo=11, routed)          1.175    14.410    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_7
    SLICE_X50Y88         LUT3 (Prop_lut3_I2_O)        0.321    14.731 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.347    15.078    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    15.667 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.667    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.980 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[3]
                         net (fo=3, routed)           0.983    16.963    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_4
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.306    17.269 r  ds18b20_dri_inst/temp_data[13]_i_24/O
                         net (fo=1, routed)           0.000    17.269    ds18b20_dri_inst/temp_data[13]_i_24_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.819 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.819    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.090 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.506    19.596    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X44Y87         LUT5 (Prop_lut5_I1_O)        0.373    19.969 r  ds18b20_dri_inst/temp_data[5]_i_1/O
                         net (fo=1, routed)           0.000    19.969    ds18b20_dri_inst/temp_data[5]_i_1_n_0
    SLICE_X44Y87         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.783ns  (logic 10.375ns (52.445%)  route 9.408ns (47.555%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[3]
                         net (fo=19, routed)          2.031     6.924    ds18b20_dri_inst/data20_n_102
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.154     7.078 r  ds18b20_dri_inst/temp_data[0]_i_68/O
                         net (fo=2, routed)           0.690     7.767    ds18b20_dri_inst/temp_data[0]_i_68_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.327     8.094 r  ds18b20_dri_inst/temp_data[0]_i_72/O
                         net (fo=1, routed)           0.000     8.094    ds18b20_dri_inst/temp_data[0]_i_72_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.495    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.609    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.922 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.814     9.736    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.070 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.702    10.772    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.358    11.130 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.814    11.944    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.326    12.270 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.270    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.783 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.783    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.900 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.900    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[0]
                         net (fo=11, routed)          1.175    14.410    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_7
    SLICE_X50Y88         LUT3 (Prop_lut3_I2_O)        0.321    14.731 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.347    15.078    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    15.667 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.667    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.980 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[3]
                         net (fo=3, routed)           0.983    16.963    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_4
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.306    17.269 r  ds18b20_dri_inst/temp_data[13]_i_24/O
                         net (fo=1, routed)           0.000    17.269    ds18b20_dri_inst/temp_data[13]_i_24_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.819 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.819    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.090 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.320    19.410    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.373    19.783 r  ds18b20_dri_inst/temp_data[3]_i_1/O
                         net (fo=1, routed)           0.000    19.783    ds18b20_dri_inst/temp_data[3]_i_1_n_0
    SLICE_X42Y86         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.763ns  (logic 10.375ns (52.498%)  route 9.388ns (47.502%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[3]
                         net (fo=19, routed)          2.031     6.924    ds18b20_dri_inst/data20_n_102
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.154     7.078 r  ds18b20_dri_inst/temp_data[0]_i_68/O
                         net (fo=2, routed)           0.690     7.767    ds18b20_dri_inst/temp_data[0]_i_68_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.327     8.094 r  ds18b20_dri_inst/temp_data[0]_i_72/O
                         net (fo=1, routed)           0.000     8.094    ds18b20_dri_inst/temp_data[0]_i_72_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.495    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.609    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.922 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.814     9.736    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.070 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.702    10.772    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.358    11.130 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.814    11.944    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.326    12.270 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.270    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.783 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.783    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.900 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.900    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[0]
                         net (fo=11, routed)          1.175    14.410    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_7
    SLICE_X50Y88         LUT3 (Prop_lut3_I2_O)        0.321    14.731 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.347    15.078    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    15.667 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.667    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.980 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[3]
                         net (fo=3, routed)           0.983    16.963    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_4
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.306    17.269 r  ds18b20_dri_inst/temp_data[13]_i_24/O
                         net (fo=1, routed)           0.000    17.269    ds18b20_dri_inst/temp_data[13]_i_24_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.819 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.819    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.090 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.300    19.390    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.373    19.763 r  ds18b20_dri_inst/temp_data[2]_i_1/O
                         net (fo=1, routed)           0.000    19.763    ds18b20_dri_inst/temp_data[2]_i_1_n_0
    SLICE_X42Y86         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.654ns  (logic 10.375ns (52.789%)  route 9.279ns (47.211%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[3]
                         net (fo=19, routed)          2.031     6.924    ds18b20_dri_inst/data20_n_102
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.154     7.078 r  ds18b20_dri_inst/temp_data[0]_i_68/O
                         net (fo=2, routed)           0.690     7.767    ds18b20_dri_inst/temp_data[0]_i_68_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.327     8.094 r  ds18b20_dri_inst/temp_data[0]_i_72/O
                         net (fo=1, routed)           0.000     8.094    ds18b20_dri_inst/temp_data[0]_i_72_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.495    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.609    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.922 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.814     9.736    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.070 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.702    10.772    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.358    11.130 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.814    11.944    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.326    12.270 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.270    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.783 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.783    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.900 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.900    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[0]
                         net (fo=11, routed)          1.175    14.410    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_7
    SLICE_X50Y88         LUT3 (Prop_lut3_I2_O)        0.321    14.731 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.347    15.078    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    15.667 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.667    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.980 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[3]
                         net (fo=3, routed)           0.983    16.963    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_4
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.306    17.269 r  ds18b20_dri_inst/temp_data[13]_i_24/O
                         net (fo=1, routed)           0.000    17.269    ds18b20_dri_inst/temp_data[13]_i_24_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.819 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.819    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.090 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.191    19.281    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.373    19.654 r  ds18b20_dri_inst/temp_data[0]_i_1/O
                         net (fo=1, routed)           0.000    19.654    ds18b20_dri_inst/temp_data[0]_i_1_n_0
    SLICE_X42Y86         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.611ns  (logic 10.375ns (52.903%)  route 9.236ns (47.097%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[3]
                         net (fo=19, routed)          2.031     6.924    ds18b20_dri_inst/data20_n_102
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.154     7.078 r  ds18b20_dri_inst/temp_data[0]_i_68/O
                         net (fo=2, routed)           0.690     7.767    ds18b20_dri_inst/temp_data[0]_i_68_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.327     8.094 r  ds18b20_dri_inst/temp_data[0]_i_72/O
                         net (fo=1, routed)           0.000     8.094    ds18b20_dri_inst/temp_data[0]_i_72_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.495    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.609    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.922 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.814     9.736    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.070 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.702    10.772    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.358    11.130 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.814    11.944    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.326    12.270 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.270    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.783 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.783    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.900 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.900    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[0]
                         net (fo=11, routed)          1.175    14.410    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_7
    SLICE_X50Y88         LUT3 (Prop_lut3_I2_O)        0.321    14.731 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.347    15.078    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    15.667 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.667    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.980 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[3]
                         net (fo=3, routed)           0.983    16.963    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_4
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.306    17.269 r  ds18b20_dri_inst/temp_data[13]_i_24/O
                         net (fo=1, routed)           0.000    17.269    ds18b20_dri_inst/temp_data[13]_i_24_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.819 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.819    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.090 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.148    19.238    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X44Y87         LUT5 (Prop_lut5_I1_O)        0.373    19.611 r  ds18b20_dri_inst/temp_data[7]_i_1/O
                         net (fo=1, routed)           0.000    19.611    ds18b20_dri_inst/temp_data[7]_i_1_n_0
    SLICE_X44Y87         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.608ns  (logic 10.375ns (52.912%)  route 9.233ns (47.088%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[3]
                         net (fo=19, routed)          2.031     6.924    ds18b20_dri_inst/data20_n_102
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.154     7.078 r  ds18b20_dri_inst/temp_data[0]_i_68/O
                         net (fo=2, routed)           0.690     7.767    ds18b20_dri_inst/temp_data[0]_i_68_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.327     8.094 r  ds18b20_dri_inst/temp_data[0]_i_72/O
                         net (fo=1, routed)           0.000     8.094    ds18b20_dri_inst/temp_data[0]_i_72_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.495    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.609    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.922 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.814     9.736    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.070 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.702    10.772    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.358    11.130 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.814    11.944    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.326    12.270 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.270    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.783 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.783    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.900 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.900    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[0]
                         net (fo=11, routed)          1.175    14.410    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_7
    SLICE_X50Y88         LUT3 (Prop_lut3_I2_O)        0.321    14.731 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.347    15.078    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    15.667 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.667    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.980 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[3]
                         net (fo=3, routed)           0.983    16.963    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_4
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.306    17.269 r  ds18b20_dri_inst/temp_data[13]_i_24/O
                         net (fo=1, routed)           0.000    17.269    ds18b20_dri_inst/temp_data[13]_i_24_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.819 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.819    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.090 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.145    19.235    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X42Y88         LUT5 (Prop_lut5_I1_O)        0.373    19.608 r  ds18b20_dri_inst/temp_data[8]_i_1/O
                         net (fo=1, routed)           0.000    19.608    ds18b20_dri_inst/temp_data[8]_i_1_n_0
    SLICE_X42Y88         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.472ns  (logic 10.375ns (53.282%)  route 9.097ns (46.718%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[3]
                         net (fo=19, routed)          2.031     6.924    ds18b20_dri_inst/data20_n_102
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.154     7.078 r  ds18b20_dri_inst/temp_data[0]_i_68/O
                         net (fo=2, routed)           0.690     7.767    ds18b20_dri_inst/temp_data[0]_i_68_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.327     8.094 r  ds18b20_dri_inst/temp_data[0]_i_72/O
                         net (fo=1, routed)           0.000     8.094    ds18b20_dri_inst/temp_data[0]_i_72_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.495    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.609    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.922 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.814     9.736    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.070 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.702    10.772    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.358    11.130 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.814    11.944    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.326    12.270 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.270    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.783 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.783    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.900 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.900    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[0]
                         net (fo=11, routed)          1.175    14.410    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_7
    SLICE_X50Y88         LUT3 (Prop_lut3_I2_O)        0.321    14.731 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.347    15.078    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    15.667 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.667    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.980 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[3]
                         net (fo=3, routed)           0.983    16.963    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_4
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.306    17.269 r  ds18b20_dri_inst/temp_data[13]_i_24/O
                         net (fo=1, routed)           0.000    17.269    ds18b20_dri_inst/temp_data[13]_i_24_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.819 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.819    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.090 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.009    19.099    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X44Y87         LUT5 (Prop_lut5_I1_O)        0.373    19.472 r  ds18b20_dri_inst/temp_data[4]_i_1/O
                         net (fo=1, routed)           0.000    19.472    ds18b20_dri_inst/temp_data[4]_i_1_n_0
    SLICE_X44Y87         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.421ns  (logic 10.375ns (53.420%)  route 9.047ns (46.580%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[3]
                         net (fo=19, routed)          2.031     6.924    ds18b20_dri_inst/data20_n_102
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.154     7.078 r  ds18b20_dri_inst/temp_data[0]_i_68/O
                         net (fo=2, routed)           0.690     7.767    ds18b20_dri_inst/temp_data[0]_i_68_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.327     8.094 r  ds18b20_dri_inst/temp_data[0]_i_72/O
                         net (fo=1, routed)           0.000     8.094    ds18b20_dri_inst/temp_data[0]_i_72_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.495    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.609    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.922 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.814     9.736    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.070 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.702    10.772    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.358    11.130 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.814    11.944    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.326    12.270 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.270    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.783 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.783    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.900 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.900    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[0]
                         net (fo=11, routed)          1.175    14.410    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_7
    SLICE_X50Y88         LUT3 (Prop_lut3_I2_O)        0.321    14.731 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.347    15.078    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    15.667 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.667    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.980 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[3]
                         net (fo=3, routed)           0.983    16.963    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_4
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.306    17.269 r  ds18b20_dri_inst/temp_data[13]_i_24/O
                         net (fo=1, routed)           0.000    17.269    ds18b20_dri_inst/temp_data[13]_i_24_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.819 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.819    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.090 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.958    19.048    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X42Y87         LUT5 (Prop_lut5_I1_O)        0.373    19.421 r  ds18b20_dri_inst/temp_data[10]_i_1/O
                         net (fo=1, routed)           0.000    19.421    ds18b20_dri_inst/temp_data[10]_i_1_n_0
    SLICE_X42Y87         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.407ns  (logic 10.375ns (53.460%)  route 9.032ns (46.540%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[3]
                         net (fo=19, routed)          2.031     6.924    ds18b20_dri_inst/data20_n_102
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.154     7.078 r  ds18b20_dri_inst/temp_data[0]_i_68/O
                         net (fo=2, routed)           0.690     7.767    ds18b20_dri_inst/temp_data[0]_i_68_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.327     8.094 r  ds18b20_dri_inst/temp_data[0]_i_72/O
                         net (fo=1, routed)           0.000     8.094    ds18b20_dri_inst/temp_data[0]_i_72_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.495    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.609    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.922 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.814     9.736    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.070 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.702    10.772    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.358    11.130 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.814    11.944    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.326    12.270 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.270    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.783 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.783    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.900 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.900    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[0]
                         net (fo=11, routed)          1.175    14.410    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_7
    SLICE_X50Y88         LUT3 (Prop_lut3_I2_O)        0.321    14.731 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.347    15.078    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    15.667 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.667    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.980 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[3]
                         net (fo=3, routed)           0.983    16.963    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_4
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.306    17.269 r  ds18b20_dri_inst/temp_data[13]_i_24/O
                         net (fo=1, routed)           0.000    17.269    ds18b20_dri_inst/temp_data[13]_i_24_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.819 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.819    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.090 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.944    19.034    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X42Y88         LUT5 (Prop_lut5_I1_O)        0.373    19.407 r  ds18b20_dri_inst/temp_data[11]_i_1/O
                         net (fo=1, routed)           0.000    19.407    ds18b20_dri_inst/temp_data[11]_i_1_n_0
    SLICE_X42Y88         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.263ns  (logic 10.375ns (53.859%)  route 8.888ns (46.141%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[10]/C
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[10]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[10]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[3]
                         net (fo=19, routed)          2.031     6.924    ds18b20_dri_inst/data20_n_102
    SLICE_X48Y82         LUT3 (Prop_lut3_I0_O)        0.154     7.078 r  ds18b20_dri_inst/temp_data[0]_i_68/O
                         net (fo=2, routed)           0.690     7.767    ds18b20_dri_inst/temp_data[0]_i_68_n_0
    SLICE_X48Y82         LUT4 (Prop_lut4_I3_O)        0.327     8.094 r  ds18b20_dri_inst/temp_data[0]_i_72/O
                         net (fo=1, routed)           0.000     8.094    ds18b20_dri_inst/temp_data[0]_i_72_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  ds18b20_dri_inst/temp_data_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.495    ds18b20_dri_inst/temp_data_reg[0]_i_49_n_0
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.609    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.922 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/O[3]
                         net (fo=3, routed)           0.814     9.736    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.334    10.070 r  ds18b20_dri_inst/temp_data[0]_i_26/O
                         net (fo=2, routed)           0.702    10.772    ds18b20_dri_inst/temp_data[0]_i_26_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I1_O)        0.358    11.130 r  ds18b20_dri_inst/temp_data[0]_i_7/O
                         net (fo=2, routed)           0.814    11.944    ds18b20_dri_inst/temp_data[0]_i_7_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I0_O)        0.326    12.270 r  ds18b20_dri_inst/temp_data[0]_i_11/O
                         net (fo=1, routed)           0.000    12.270    ds18b20_dri_inst/temp_data[0]_i_11_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.783 r  ds18b20_dri_inst/temp_data_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.783    ds18b20_dri_inst/temp_data_reg[0]_i_2_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.900 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.900    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.017 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.017    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.236 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[0]
                         net (fo=11, routed)          1.175    14.410    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_7
    SLICE_X50Y88         LUT3 (Prop_lut3_I2_O)        0.321    14.731 r  ds18b20_dri_inst/temp_data[13]_i_48/O
                         net (fo=1, routed)           0.347    15.078    ds18b20_dri_inst/temp_data[13]_i_48_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    15.667 r  ds18b20_dri_inst/temp_data_reg[13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.667    ds18b20_dri_inst/temp_data_reg[13]_i_26_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.980 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/O[3]
                         net (fo=3, routed)           0.983    16.963    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_4
    SLICE_X47Y89         LUT4 (Prop_lut4_I2_O)        0.306    17.269 r  ds18b20_dri_inst/temp_data[13]_i_24/O
                         net (fo=1, routed)           0.000    17.269    ds18b20_dri_inst/temp_data[13]_i_24_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.819 r  ds18b20_dri_inst/temp_data_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.819    ds18b20_dri_inst/temp_data_reg[13]_i_7_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.090 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          0.800    18.890    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.373    19.263 r  ds18b20_dri_inst/temp_data[1]_i_1/O
                         net (fo=1, routed)           0.000    19.263    ds18b20_dri_inst/temp_data[1]_i_1_n_0
    SLICE_X42Y86         FDCE                                         r  ds18b20_dri_inst/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[0]/C
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    ds18b20_dri_inst/rd_data[0]
    SLICE_X55Y86         FDRE                                         r  ds18b20_dri_inst/org_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[8]/C
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[8]/Q
                         net (fo=2, routed)           0.114     0.255    ds18b20_dri_inst/rd_data[8]
    SLICE_X54Y86         FDRE                                         r  ds18b20_dri_inst/org_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.711%)  route 0.117ns (45.289%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[10]/C
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[10]/Q
                         net (fo=2, routed)           0.117     0.258    ds18b20_dri_inst/rd_data[10]
    SLICE_X54Y85         FDCE                                         r  ds18b20_dri_inst/rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.500%)  route 0.118ns (45.500%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[10]/C
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[10]/Q
                         net (fo=2, routed)           0.118     0.259    ds18b20_dri_inst/rd_data[10]
    SLICE_X55Y86         FDRE                                         r  ds18b20_dri_inst/org_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[1]/C
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[1]/Q
                         net (fo=2, routed)           0.125     0.266    ds18b20_dri_inst/rd_data[1]
    SLICE_X57Y85         FDRE                                         r  ds18b20_dri_inst/org_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[3]/C
    SLICE_X55Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[3]/Q
                         net (fo=2, routed)           0.125     0.266    ds18b20_dri_inst/rd_data[3]
    SLICE_X57Y85         FDRE                                         r  ds18b20_dri_inst/org_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[6]/C
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[6]/Q
                         net (fo=2, routed)           0.119     0.283    ds18b20_dri_inst/rd_data[6]
    SLICE_X54Y86         FDRE                                         r  ds18b20_dri_inst/org_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[9]/C
    SLICE_X54Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[9]/Q
                         net (fo=2, routed)           0.124     0.288    ds18b20_dri_inst/rd_data[9]
    SLICE_X54Y86         FDRE                                         r  ds18b20_dri_inst/org_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/org_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ds18b20_dri_inst/data1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.251ns (82.267%)  route 0.054ns (17.733%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE                         0.000     0.000 r  ds18b20_dri_inst/org_data_reg[2]/C
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ds18b20_dri_inst/org_data_reg[2]/Q
                         net (fo=1, routed)           0.054     0.195    ds18b20_dri_inst/org_data_reg_n_0_[2]
    SLICE_X56Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.240 r  ds18b20_dri_inst/data1[3]_i_3/O
                         net (fo=1, routed)           0.000     0.240    ds18b20_dri_inst/data1[3]_i_3_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.305 r  ds18b20_dri_inst/data1_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.305    ds18b20_dri_inst/data1_reg[3]_i_1_n_5
    SLICE_X56Y85         FDCE                                         r  ds18b20_dri_inst/data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.326%)  route 0.170ns (54.674%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[7]/C
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[7]/Q
                         net (fo=2, routed)           0.170     0.311    ds18b20_dri_inst/rd_data[7]
    SLICE_X54Y85         FDCE                                         r  ds18b20_dri_inst/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 4.011ns (48.133%)  route 4.322ns (51.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y89         FDPE                                         r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDPE (Prop_fdpe_C_Q)         0.456     5.697 r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/Q
                         net (fo=1, routed)           4.322    10.019    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.574 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.574    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.887ns  (logic 4.112ns (52.127%)  route 3.776ns (47.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.636     5.239    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y88         FDRE                                         r  led_inst/AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     5.658 r  led_inst/AN_reg[6]/Q
                         net (fo=1, routed)           3.776     9.434    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.693    13.126 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.126    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 4.149ns (54.090%)  route 3.522ns (45.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.637     5.240    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  led_inst/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.419     5.659 r  led_inst/CB_reg/Q
                         net (fo=1, routed)           3.522     9.181    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.730    12.911 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.911    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.639ns  (logic 4.144ns (54.255%)  route 3.494ns (45.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.637     5.240    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  led_inst/AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.419     5.659 r  led_inst/AN_reg[7]/Q
                         net (fo=1, routed)           3.494     9.153    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.725    12.878 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.878    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.547ns  (logic 4.033ns (53.438%)  route 3.514ns (46.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.637     5.240    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  led_inst/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  led_inst/CA_reg/Q
                         net (fo=1, routed)           3.514     9.210    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.787 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.787    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.544ns  (logic 4.030ns (53.422%)  route 3.514ns (46.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.637     5.240    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  led_inst/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.456     5.696 r  led_inst/AN_reg[2]/Q
                         net (fo=1, routed)           3.514     9.210    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.784 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.784    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.407ns  (logic 4.141ns (55.909%)  route 3.266ns (44.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.638     5.241    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  led_inst/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.419     5.660 r  led_inst/CD_reg/Q
                         net (fo=1, routed)           3.266     8.926    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.722    12.648 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.648    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 4.152ns (57.147%)  route 3.113ns (42.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.637     5.240    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.419     5.659 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           3.113     8.772    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.733    12.505 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.505    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 4.146ns (58.358%)  route 2.958ns (41.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.639     5.242    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  led_inst/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     5.661 r  led_inst/AN_reg[3]/Q
                         net (fo=1, routed)           2.958     8.619    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727    12.346 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.346    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.017ns  (logic 3.992ns (56.882%)  route 3.026ns (43.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.636     5.239    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y88         FDRE                                         r  led_inst/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  led_inst/AN_reg[0]/Q
                         net (fo=1, routed)           3.026     8.720    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.256 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.256    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.433ns (66.108%)  route 0.734ns (33.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.568     1.487    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.128     1.615 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           0.734     2.350    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.305     3.654 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.654    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.379ns (63.081%)  route 0.807ns (36.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  led_inst/CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  led_inst/CG_reg/Q
                         net (fo=1, routed)           0.807     2.436    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.675 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.675    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.335ns (60.915%)  route 0.857ns (39.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  led_inst/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  led_inst/CC_reg/Q
                         net (fo=1, routed)           0.857     2.486    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.680 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.680    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.375ns (61.469%)  route 0.862ns (38.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.568     1.487    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           0.862     2.490    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.725 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.725    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.377ns (59.967%)  route 0.920ns (40.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.570     1.489    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  led_inst/AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  led_inst/AN_reg[1]/Q
                         net (fo=1, routed)           0.920     2.550    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.786 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.786    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.393ns (60.019%)  route 0.928ns (39.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.568     1.487    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           0.928     2.556    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.809 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.809    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.377ns (57.462%)  route 1.020ns (42.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.566     1.485    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y88         FDRE                                         r  led_inst/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  led_inst/AN_reg[0]/Q
                         net (fo=1, routed)           1.020     2.646    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.882 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.882    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.435ns (58.270%)  route 1.027ns (41.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.570     1.489    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y88         FDRE                                         r  led_inst/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.128     1.617 r  led_inst/AN_reg[3]/Q
                         net (fo=1, routed)           1.027     2.645    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.307     3.952 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.952    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.442ns (57.175%)  route 1.080ns (42.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.568     1.487    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.128     1.615 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           1.080     2.696    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.314     4.010 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     4.010    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.432ns (55.766%)  route 1.136ns (44.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y87         FDRE                                         r  led_inst/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  led_inst/CD_reg/Q
                         net (fo=1, routed)           1.136     2.752    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.304     4.056 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     4.056    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           294 Endpoints
Min Delay           294 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.631ns (18.170%)  route 7.345ns (81.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.736     5.243    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.367 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         3.609     8.976    uart_recv_b8_inst/CPU_RESETN
    SLICE_X35Y86         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.514     4.937    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[24]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.631ns (18.170%)  route 7.345ns (81.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.736     5.243    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.367 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         3.609     8.976    uart_recv_b8_inst/CPU_RESETN
    SLICE_X35Y86         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.514     4.937    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[25]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.631ns (18.170%)  route 7.345ns (81.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.736     5.243    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.367 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         3.609     8.976    uart_recv_b8_inst/CPU_RESETN
    SLICE_X35Y86         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.514     4.937    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[26]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.631ns (18.170%)  route 7.345ns (81.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.736     5.243    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.367 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         3.609     8.976    uart_recv_b8_inst/CPU_RESETN
    SLICE_X35Y86         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.514     4.937    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[27]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.631ns (18.170%)  route 7.345ns (81.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.736     5.243    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.367 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         3.609     8.976    uart_recv_b8_inst/CPU_RESETN
    SLICE_X35Y86         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.514     4.937    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[28]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.631ns (18.170%)  route 7.345ns (81.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.736     5.243    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.367 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         3.609     8.976    uart_recv_b8_inst/CPU_RESETN
    SLICE_X35Y86         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.514     4.937    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.631ns (18.170%)  route 7.345ns (81.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.736     5.243    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.367 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         3.609     8.976    uart_recv_b8_inst/CPU_RESETN
    SLICE_X35Y86         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.514     4.937    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[32]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.631ns (18.170%)  route 7.345ns (81.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.736     5.243    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.367 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         3.609     8.976    uart_recv_b8_inst/CPU_RESETN
    SLICE_X34Y86         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.514     4.937    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[32]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[33]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.631ns (18.170%)  route 7.345ns (81.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.736     5.243    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.367 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         3.609     8.976    uart_recv_b8_inst/CPU_RESETN
    SLICE_X34Y86         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.514     4.937    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[33]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[34]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.631ns (18.170%)  route 7.345ns (81.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.736     5.243    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.367 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         3.609     8.976    uart_recv_b8_inst/CPU_RESETN
    SLICE_X34Y86         FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.514     4.937    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y86         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[34]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_inst/number_display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.670%)  route 0.141ns (40.330%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[10]/C
    SLICE_X42Y87         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/temp_data_reg[10]/Q
                         net (fo=1, routed)           0.141     0.305    led_inst/number_display_reg[1]_0[8]
    SLICE_X41Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.350 r  led_inst/number_display[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    led_inst/number_display[2]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  led_inst/number_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.835     2.000    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y86         FDRE                                         r  led_inst/number_display_reg[2]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_inst/number_display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.231ns (36.502%)  route 0.402ns (63.498%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[5]/C
    SLICE_X44Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[5]/Q
                         net (fo=1, routed)           0.284     0.425    led_inst/number_display_reg[1]_0[4]
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.470 f  led_inst/number_display[1]_i_3/O
                         net (fo=1, routed)           0.118     0.588    led_inst/number_display[1]_i_3_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.045     0.633 r  led_inst/number_display[1]_i_1/O
                         net (fo=1, routed)           0.000     0.633    led_inst/number_display[1]_i_1_n_0
    SLICE_X40Y87         FDRE                                         r  led_inst/number_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.836     2.001    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  led_inst/number_display_reg[1]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_inst/number_display_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.253ns (38.637%)  route 0.402ns (61.363%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[3]/C
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/temp_data_reg[3]/Q
                         net (fo=1, routed)           0.112     0.276    ds18b20_dri_inst/temp_data_reg_n_0_[3]
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.321 f  ds18b20_dri_inst/number_display[3]_i_2/O
                         net (fo=1, routed)           0.289     0.611    led_inst/number_display_reg[3]_0
    SLICE_X40Y87         LUT2 (Prop_lut2_I1_O)        0.044     0.655 r  led_inst/number_display[3]_i_1/O
                         net (fo=1, routed)           0.000     0.655    led_inst/number_display[3]_i_1_n_0
    SLICE_X40Y87         FDRE                                         r  led_inst/number_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.836     2.001    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  led_inst/number_display_reg[3]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_inst/number_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.254ns (36.685%)  route 0.438ns (63.315%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[0]/C
    SLICE_X42Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/temp_data_reg[0]/Q
                         net (fo=1, routed)           0.197     0.361    led_inst/number_display_reg[1]_0[0]
    SLICE_X41Y87         LUT5 (Prop_lut5_I2_O)        0.045     0.406 f  led_inst/number_display[0]_i_3/O
                         net (fo=1, routed)           0.241     0.647    led_inst/number_display[0]_i_3_n_0
    SLICE_X40Y87         LUT3 (Prop_lut3_I2_O)        0.045     0.692 r  led_inst/number_display[0]_i_1/O
                         net (fo=1, routed)           0.000     0.692    led_inst/number_display[0]_i_1_n_0
    SLICE_X40Y87         FDRE                                         r  led_inst/number_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.836     2.001    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y87         FDRE                                         r  led_inst/number_display_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.058ns  (logic 0.320ns (15.525%)  route 1.739ns (84.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.586     1.861    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.906 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         0.153     2.058    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X38Y92         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.839     2.004    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y92         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[4]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.075ns  (logic 0.257ns (12.410%)  route 1.817ns (87.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.075    uart_recv_b8_inst/uart_recv_inst/UART_TXD_IN_IBUF
    SLICE_X39Y91         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.839     2.004    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y91         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.320ns (14.721%)  route 1.851ns (85.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.586     1.861    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.906 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         0.265     2.171    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X38Y91         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.839     2.004    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y91         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.320ns (14.721%)  route 1.851ns (85.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.586     1.861    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.906 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         0.265     2.171    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X39Y91         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.839     2.004    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y91         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.320ns (14.721%)  route 1.851ns (85.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.586     1.861    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.906 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         0.265     2.171    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X39Y91         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.839     2.004    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y91         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.320ns (14.721%)  route 1.851ns (85.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           1.586     1.861    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X39Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.906 f  uart_recv_b8_inst/uart_recv_inst/rd_data[15]_i_3/O
                         net (fo=373, routed)         0.265     2.171    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X39Y91         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.839     2.004    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y91         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[8]/C





