	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.2r2 Build 18041957 SN 06692445"
	.compiler_invocation	"ctc -f cc89112a --dep-file=Aurix_MC-ISAR\\tricore_general\\ssc\\src\\.Mcal_TcLib.o.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc27xc -D__CPU_TC27XC__ --core=tc1.6.x --fp-model=+float -D_TASKING_C_TRICORE_ -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\.settings -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Asw -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\dio_infineon_tricore\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\compiler -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC\\SupportDocuments -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\integration_general\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\lib -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\obj -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Asw -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\adc_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\can_17_mcanp_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\dio_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\dio_infineon_tricore\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\ecum_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\icu_17_gtmccu6_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\integration_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\integration_general\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\irq_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\mcu_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\port_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\pwm_17_gtm_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\tricore_general\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Aurix_MC-ISAR\\uart_infineon_tricore\\ssc\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Hal_Sensor -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output\\generated -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\output\\generated\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\PWM3Ph -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\Qspi -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Adc_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Adc3ph_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TestCode\\Can_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\TLE_9180_Drive -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\UART_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Hal_Sensor -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\Demo_Aurix -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\inc -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\mak -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\output\\generated\\src -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\PWM3Ph -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Qspi -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Adc_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Adc3ph_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TestCode\\Can_Test -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\TLE_9180_Drive -IW:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\UART_Test -g2 --make-target=Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.src ..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c"
	.compiler_name		"ctc"
	;source	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c'

	
$TC16X
	.sdecl	'.zrodata.Mcal_TcLib..1.cnt',data,rom
	.sect	'.zrodata.Mcal_TcLib..1.cnt'
	.align	2
.1.cnt:	.type	object
	.size	.1.cnt,4
	.word	114688
	.sdecl	'.zrodata.Mcal_TcLib..2.cnt',data,rom
	.sect	'.zrodata.Mcal_TcLib..2.cnt'
	.align	2
.2.cnt:	.type	object
	.size	.2.cnt,4
	.word	122880
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_GetCoreId')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_GetCoreId

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	     1  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	     2  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	     3  ** Copyright (C) Infineon Technologies (2013)                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	     4  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	     5  ** All rights reserved.                                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	     6  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	     7  ** This document contains proprietary information belonging to Infineon       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	     8  ** Technologies. Passing on and copying of this document, and communication   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	     9  ** of its contents is not permitted without prior written authorization.      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    10  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    11  ********************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    12  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    13  **   $FILENAME   : Mcal_TcLib.c $                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    14  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    15  **   $CC VERSION : \main\62 $                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    16  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    17  **   $DATE       : 2016-10-06 $                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    18  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    19  **   AUTHOR      : DL-AUTOSAR-Engineering                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    20  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    21  **   VENDOR      : Infineon Technologies                                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    22  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    23  **   DESCRIPTION : This file contains Mcal Tricore library routines           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    24  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    25  **   SPECIFICATION(S) :    NA                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    26  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    27  **   MAY BE CHANGED BY USER [yes/no]: no                                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    28  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    29  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    30  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    31  **  TRACEABILITY : [cover parentID= SAS_NAS_ALL_PR455, SAS_NAS_ALL_PR128,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    32  SAS_NAS_ALL_PR70,SAS_NAS_ALL_PR1652,SAS_NAS_ALL_PR630_PR631,SAS_NAS_ALL_PR470,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    33  DS_NAS_MCALLIB_PR131,DS_NAS_MCALLIB_PR115]
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    34                     [/cover]
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    35  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    36  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    37  **                      Includes                                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    38  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    39  #include "Std_Types.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    40  #include "IfxCpu_reg.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    41  #include "IfxCpu_bf.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    42  #include "IfxSrc_reg.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    43  #include "IfxScu_reg.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    44  /* Own header file */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    45  #include "Mcal.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    46  #include "Mcal_Options.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    47  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    48  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    49  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    50  **                      File Inclusion Check                                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    51  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    52  #ifndef MCAL_SW_MAJOR_VERSION
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    53  #error "MCAL_SW_MAJOR_VERSION is not defined. "
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    54  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    55  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    56  #ifndef MCAL_SW_MINOR_VERSION
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    57    #error "MCAL_SW_MINOR_VERSION is not defined. "
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    58  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    59  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    60  #ifndef MCAL_SW_PATCH_VERSION
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    61  #error "MCAL_SW_PATCH_VERSION is not defined. "
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    62  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    63  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    64  #if ( MCAL_SW_MAJOR_VERSION != 1 )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    65    #error "MCAL_SW_MAJOR_VERSION does not match. "
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    66  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    67  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    68  #if ( MCAL_SW_MINOR_VERSION != 0 )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    69    #error "MCAL_SW_MINOR_VERSION does not match. "
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    70  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    71  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    72  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    73  **                      Private Macro Definitions                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    74  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    75  #define MCAL_DBGST_HALT  (0U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    76  #define MCAL_DBGST_RUN   (1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    77  #define MCAL_PMST_NORMAL (1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    78  #define MCAL_PMST_IDLE   (3U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    79  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    80  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    81  /* Macros for Mcal_GetDsprReMapAddress */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    82  #define MCAL_DSPR_GLOBAL_MASK         (0xF0000000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    83  #define MCAL_DSPR_GLOBAL_MASK_N       (~MCAL_DSPR_GLOBAL_MASK)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    84  #define MCAL_VALID_DSPR_MSB           (0xD0000000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    85  /*Local mask of 0x0003FFFFU is chosen to work with all ranges 72 - 240kb */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    86  #define MCAL_DSPR_LOCAL_MASK          (0x0003FFFFU)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    87  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    88  #define MCAL_CORE0_DSPR_BASE_ADDR     (0x70000000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    89  #define MCAL_CORE1_DSPR_BASE_ADDR     (0x60000000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    90  #define MCAL_CORE2_DSPR_BASE_ADDR     (0x50000000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    91  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    92  #define MCAL_SAFETY_ENDINT_TIMEOUT ((uint32)150000U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    93  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    94  #define DBGSR_HALT_CLRMSK            ((uint32)0x00001FC9U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    95  #define DBGSR_HALT_SETMSK            ((uint32)0x00000004U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    96  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    97  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    98  **                      Private Variable Definitions                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	    99  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   100  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   101  #define MCAL_TCLIB_START_SEC_VAR_INIT_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   102  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   103  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   104  #define IFX_MCAL_TCLIB_START_SEC_VAR_INIT_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   105  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   106  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   107  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   108  #ifndef OS_KERNEL_TYPE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   109  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   110  /* Variables are not used when OS_KERNEL_TYPE is defined */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   111  /* used for nesting enable/disable management */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   112  #if ( MCAL_NO_OF_CORES == 3U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   113  static uint32 Mcal_SavedIntState[MCAL_NO_OF_CORES] = {0U,0U,0U};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   114  static uint32 Mcal_IntDisableCounter[MCAL_NO_OF_CORES] = {0U,0U,0U};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   115  static uint32 Mcal_SavedIntStateRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   116                                                            0xFFFFFFFFU,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   117                                                            0xFFFFFFFFU};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   118  static uint32 Mcal_IntDisableCounterRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   119                                                                0xFFFFFFFFU,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   120                                                                0xFFFFFFFFU};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   121  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   122  #elif ( MCAL_NO_OF_CORES == 2U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   123  static uint32 Mcal_SavedIntState[MCAL_NO_OF_CORES] = {0U,0U};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   124  static uint32 Mcal_IntDisableCounter[MCAL_NO_OF_CORES] = {0U,0U};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   125  static uint32 Mcal_SavedIntStateRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   126                                                            0xFFFFFFFFU};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   127  static uint32 Mcal_IntDisableCounterRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   128                                                                0xFFFFFFFFU};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   129  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   130  #else /*( MCAL_NO_OF_CORES == 1U )*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   131  static uint32 Mcal_SavedIntState[MCAL_NO_OF_CORES] = {0U};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   132  static uint32 Mcal_IntDisableCounter[MCAL_NO_OF_CORES] = {0U};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   133  static uint32 Mcal_SavedIntStateRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   134  static uint32 Mcal_IntDisableCounterRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU};
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   135  #endif /*End for MCAL_NO_OF_CORES */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   136  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   137  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   138  #endif /*End for OS_KERNEL_TYPE */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   139  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   140  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   141  #define MCAL_TCLIB_STOP_SEC_VAR_INIT_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   142  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   143   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   144  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   145  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   146  #define IFX_MCAL_TCLIB_STOP_SEC_VAR_INIT_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   147  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   148   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   149  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   150  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   151  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   152   * To be used for all global or static variables
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   153   * that are never  initialized.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   154   */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   155  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   156  #define MCAL_TCLIB_START_SEC_CONST_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   157  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   158   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   159  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   160  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   161  #define IFX_MCAL_TCLIB_START_SEC_CONST_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   162  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   163   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   164  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   165  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   166  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   167  #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   168  /* used only if no of cores is greater than 1 */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   169  /*IFX_MISRA_RULE_08_07_STATUS=The variable Mcal_CpuAddressMap is made
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   170   global to reduce the code complexity*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   171  static Ifx_CPU* const Mcal_CpuAddressMap[MCAL_NO_OF_CORES] =
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   172  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   173    &MODULE_CPU0
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   174  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   175    #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   176    ,&MODULE_CPU1
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   177  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   178    #if ( MCAL_NO_OF_CORES == 3U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   179    ,&MODULE_CPU2
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   180    #endif /* ( MCAL_NO_OF_CORES == 3U )  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   181  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   182    #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   183  };
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   184  #endif /*End for MCAL_NO_OF_CORES*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   185  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   186  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   187  #define MCAL_TCLIB_STOP_SEC_CONST_32BIT
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   188  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   189   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   190  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   191  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   192  #define IFX_MCAL_TCLIB_STOP_SEC_CONST_32BIT_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   193  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   194   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   195  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   196  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   197  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   198  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   199  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   200  /*Memory Map of the Code*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   201  #define MCAL_TCLIB_START_SEC_CODE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   202  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   203    Allows to map variables, constants and code of modules to individual
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   204    memory sections.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   205  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   206  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   207   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   208  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   209  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   210  #define IFX_MCAL_TCLIB_START_SEC_CODE_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   211  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   212   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   213  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   214  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   215  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   216  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   217  **                      Private Function Declarations                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   218  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   219  #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   220  static Ifx_CPU* Mcal_GetCpuAddress(uint8 CpuId);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   221  #endif /*End for MCAL_NO_OF_CORES */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   222  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   223  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   224  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   225  **                      Global Function Definitions                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   226  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   227  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   228  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR122_13,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   229  SAS_NAS_MCALLIB_PR472][/cover]                                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   230  ** Syntax : uint32 Mcal_GetCoreId(void)                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   231  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   232  ** Service ID:  None                                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   233  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   234  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   235  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   236  ** Reentrancy:  Reentrant                                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   237  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   238  ** Parameters (in) :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   239  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   240  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   241  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   242  ** Return value    :  Core ID                                                 **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   243  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   244  ** Description : This function returns the core ID of the core on which       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   245                it is executing.                                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   246  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   247  uint8 Mcal_GetCoreId(void)
; Function Mcal_GetCoreId
.L34:
Mcal_GetCoreId:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   248  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   249    uint8 RetVal;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   250  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   251    RetVal = (uint8)MFCR(CPU_CORE_ID);
	mfcr	d15,#65052
.L203:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   252    return RetVal;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   253  }
	extr.u	d2,d15,#0,#8
	ret
.L125:
	
__Mcal_GetCoreId_function_end:
	.size	Mcal_GetCoreId,__Mcal_GetCoreId_function_end-Mcal_GetCoreId
.L63:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_GetDsprReMapAddress

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   254  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   255  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   256  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR122_14,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   257  SAS_NAS_MCALLIB_PR472][/cover]                                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   258  ** Syntax : uint32 Mcal_GetDsprReMapAddress(uint32 Address)                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   259  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   260  ** Service ID:  None                                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   261  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   262  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   263  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   264  ** Reentrancy:  Reentrant                                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   265  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   266  ** Parameters (in) :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   267  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   268  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   269  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   270  ** Return value    :  Remapped DSPR address                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   271  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   272  ** Description : This function maps the DSPR address to the global address    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   273                which can be used by other cores or Dma                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   274  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   275  uint32 Mcal_GetDsprReMapAddress(uint32 Address)
; Function Mcal_GetDsprReMapAddress
.L36:
Mcal_GetDsprReMapAddress:	.type	func
	mov	d8,d4
.L171:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   276  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   277    uint32 RetAddress;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   278    uint8  CoreId;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   279  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   280  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   281    /*Initialise Return value with the input global address*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   282    RetAddress = Address;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   283  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   284    if ((Address & MCAL_DSPR_GLOBAL_MASK) == MCAL_VALID_DSPR_MSB)
	insert	d15,d8,#0,#0,#28
.L208:
	movh	d0,#53248
.L209:
	jne	d15,d0,.L3
.L210:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   285    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   286      CoreId = Mcal_GetCoreId();
	call	Mcal_GetCoreId
.L170:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   287      #if defined MCALLIB_DEBUG1
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   288      #if (MCALLIB_DEBUG1 == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   289      CoreId = 1U;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   290      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   291      #elif defined MCALLIB_DEBUG2
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   292      #if (MCALLIB_DEBUG2 == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   293      CoreId = 2U;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   294      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   295      #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   296  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   297      switch(CoreId)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   298      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   299        case 0:
	jeq	d2,#0,.L4
.L211:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   300         if( (Address & MCAL_DSPR_GLOBAL_MASK_N) < MCAL_DSPR0_SIZE)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   301         {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   302           RetAddress = ((Address & MCAL_DSPR_LOCAL_MASK) |
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   303                          MCAL_CORE0_DSPR_BASE_ADDR);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   304         }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   305         break;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   306  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   307        case 1:
	jeq	d2,#1,.L5
.L212:
	j	.L6
.L4:
	insert	d15,d8,#0,#28,#4
	ld.w	d0,.1.cnt
.L213:
	jge.u	d15,d0,.L7
.L214:
	insert	d15,d8,#0,#18,#14
.L215:
	insert	d8,d15,#7,#28,#3
	j	.L8
.L5:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   308        #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   309          if( (Address & MCAL_DSPR_GLOBAL_MASK_N) < MCAL_DSPR1_SIZE)
	insert	d15,d8,#0,#28,#4
	ld.w	d0,.2.cnt
.L216:
	jge.u	d15,d0,.L9
.L217:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   310          {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   311            RetAddress = ((Address & MCAL_DSPR_LOCAL_MASK) |
	insert	d15,d8,#0,#18,#14
.L218:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   312                           MCAL_CORE1_DSPR_BASE_ADDR);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   313            /*TC24x and lower - core 1 Not Available*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   314          }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   315        #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   316          break;
	insert	d8,d15,#3,#29,#2
	j	.L10

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   317  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   318        default:
.L6:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   319        #if ( MCAL_NO_OF_CORES == 3U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   320          if( (Address & MCAL_DSPR_GLOBAL_MASK_N) < MCAL_DSPR2_SIZE)
	insert	d15,d8,#0,#28,#4
	ld.w	d0,.2.cnt
.L219:
	jge.u	d15,d0,.L11
.L220:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   321          {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   322           RetAddress = ((Address & MCAL_DSPR_LOCAL_MASK) |
	insert	d8,d8,#0,#18,#14
.L172:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   323                          MCAL_CORE2_DSPR_BASE_ADDR);
	movh	d15,#20480
.L173:
	or	d8,d15
.L11:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   324           /*TC26x and lower - core 2 Not Available*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   325          }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   326        #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   327          break;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   328      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   329    }
.L10:
.L9:
.L8:
.L7:
.L3:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   330    return RetAddress;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   331  }
	mov	d2,d8
	ret
.L128:
	
__Mcal_GetDsprReMapAddress_function_end:
	.size	Mcal_GetDsprReMapAddress,__Mcal_GetDsprReMapAddress_function_end-Mcal_GetDsprReMapAddress
.L68:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_GetCpuAddress')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   332  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   333  #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   334  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   335  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_5]      [/cover]   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   336  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   337  ** Syntax : Ifx_CPU* Mcal_GetCpuAddress(uint8 CpuId)                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   338  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   339  ** Service ID:  None                                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   340  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   341  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   342  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   343  ** Reentrancy:  Reentrant                                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   344  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   345  ** Parameters (in) :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   346  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   347  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   348  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   349  ** Return value    :  CPU base address                                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   350  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   351  ** Description : This function get the CPU base address of the provided CPU ID**
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   352  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   353  static Ifx_CPU* Mcal_GetCpuAddress(uint8 CpuId)
; Function Mcal_GetCpuAddress
.L38:
Mcal_GetCpuAddress:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   354  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   355    Ifx_CPU* module;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   356  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   357    /* Get the base address of the CPU from the structure */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   358    module = Mcal_CpuAddressMap[CpuId];
	movh.a	a15,#@his(Mcal_CpuAddressMap)
	lea	a15,[a15]@los(Mcal_CpuAddressMap)
.L303:
	addsc.a	a15,a15,d4,#2
	ld.a	a2,[a15]
.L304:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   359  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   360    return(module);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   361  }
	ret
.L166:
	
__Mcal_GetCpuAddress_function_end:
	.size	Mcal_GetCpuAddress,__Mcal_GetCpuAddress_function_end-Mcal_GetCpuAddress
.L113:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SetCpuPC')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SetCpuPC

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   362  #endif /*End for MCAL_NO_OF_CORES */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   363  #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   364  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   365  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_6,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   366  SAS_NAS_MCALLIB_PR472]                                        [/cover]        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   367  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   368  ** Syntax : void Mcal_SetCpuPC (uint8 CpuNo, uint32 ProgramCounter)           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   369  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   370  ** Service ID:  None                                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   371  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   372  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   373  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   374  ** Reentrancy:  Reentrant                                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   375  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   376  ** Parameters (in) :  CpuNo - CPU index                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   377  **                    ProgramCounter - Address to be updated in PC register   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   378  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   379  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   380  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   381  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   382  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   383  ** Description : This function updates the PC register of the corresponding   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   384  **               CPU with the provided address                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   385  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   386  void Mcal_SetCpuPC (uint8 CpuNo, uint32 ProgramCounter)
; Function Mcal_SetCpuPC
.L40:
Mcal_SetCpuPC:	.type	func
	mov	d15,d5
.L175:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   387  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   388    Ifx_CPU* CpuBase;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   389  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   390    if( CpuNo < MCAL_NO_OF_CORES )
	jge.u	d4,#3,.L14
.L234:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   391    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   392      /* Get the base address of the CPU */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   393      CpuBase = Mcal_GetCpuAddress(CpuNo);
	call	Mcal_GetCpuAddress
.L174:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   394      /* Set the PC */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   395      CpuBase->PC.U = ProgramCounter;
	movh.a	a3,#1
	add.a	a3,a2
	st.w	[+a3]-504,d15
.L14:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   396    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   397  }
	ret
.L140:
	
__Mcal_SetCpuPC_function_end:
	.size	Mcal_SetCpuPC,__Mcal_SetCpuPC_function_end-Mcal_SetCpuPC
.L78:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_StartCore')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_StartCore

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   398  #endif /*End for MCAL_NO_OF_CORES */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   399  #if ( MCAL_NO_OF_CORES > 1U )
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   400  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   401  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_29,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   402  SAS_NAS_MCALLIB_PR75_7,SAS_NAS_MCALLIB_PR472]                         [/cover]**
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   403  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   404  ** Syntax : void Mcal_StartCore (uint8 CpuNo, uint32 Pcval)                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   405  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   406  ** Service ID:  None                                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   407  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   408  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   409  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   410  ** Reentrancy:  Reentrant                                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   411  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   412  ** Parameters (in) :  CpuNo - CPU index                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   413  **                    Pcval - Address to be updated in PC register            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   414  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   415  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   416  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   417  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   418  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   419  ** Description : This function updates the PC register of the corresponding   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   420  **               CPU with the provided address and puts the CPU to run mode   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   421  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   422  void Mcal_StartCore (uint8 CpuNo, uint32 Pcval)
; Function Mcal_StartCore
.L42:
Mcal_StartCore:	.type	func
	mov	d15,d4
	sub.a	a10,#8
.L176:
	mov	d8,d5
.L179:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   423  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   424    Ifx_CPU* CpuBase;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   425    volatile Ifx_CPU_DBGSR DbgsrValue;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   426    uint32 Temp;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   427    if( CpuNo < MCAL_NO_OF_CORES )
	jge.u	d15,#3,.L15
.L225:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   428    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   429      CpuBase = Mcal_GetCpuAddress(CpuNo);
	call	Mcal_GetCpuAddress
.L177:
	mov.aa	a15,a2
.L181:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   430  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   431      /* Set the PC for the Core*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   432      Mcal_SetCpuPC (CpuNo, Pcval);
	mov	e4,d8,d15
	call	Mcal_SetCpuPC
.L180:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   433  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   434      /* Set the CPU to run mode */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   435      DbgsrValue.U = CpuBase->DBGSR.U;
	movh.a	a3,#1
	add.a	a3,a15
	lea	a3,[a3]-768
	ld.w	d15,[a3]
.L178:
	st.w	[a10],d15
.L226:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   436  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   437      /* Writing a value 0x2 t0 DBGSR.HALT bits Reg to set the CPU to run mode */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   438      /*Reserved bit access is taken care */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   439      Temp = (uint32)(DbgsrValue.U & DBGSR_HALT_CLRMSK);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   440      Temp = (uint32)(Temp | (DBGSR_HALT_SETMSK));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   441      CpuBase->DBGSR.U =  Temp ;
	mov	d0,#8137
	movh.a	a3,#1
.L227:
	ld.w	d15,[a10]
.L228:
	add.a	a3,a15
.L229:
	and	d15,d0
.L182:
	or	d15,#4
	st.w	[a3]-768,d15
.L15:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   442    
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   443    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   444  }
	ret
.L132:
	
__Mcal_StartCore_function_end:
	.size	Mcal_StartCore,__Mcal_StartCore_function_end-Mcal_StartCore
.L73:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_LockResource')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_LockResource

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   445  #endif /*End for MCAL_NO_OF_CORES */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   446  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   447  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_8,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   448  SAS_NAS_MCALLIB_PR472]  [/cover]                                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   449  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   450  ** Syntax : uint32 Mcal_LockResource(uint32 *ResourcePtr)                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   451  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   452  ** Service ID:  None                                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   453  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   454  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   455  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   456  ** Reentrancy:  Reentrant                                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   457  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   458  ** Parameters (in) :  ResourcePtr - Pointer to variable representing the      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   459  **                    resource                                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   460  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   461  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   462  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   463  ** Return value     : MCAL_RESOURCE_BUSY-If Resource was already locked       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   464  **                    MCAL_RESOURCE_FREE-If Resource is free for use          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   465  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   466  ** Description      : This function is a implementation of a binary semaphore **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   467  **                    using the "CmpAndswap" instruction of tricore.          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   468  **                    Allowed values are 0 and 1 for this binary semaphore.   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   469  **                    If a resource is free, the semaphore is taken and       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   470  **                    status MCAL_RESOURCE_FREE is returned.                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   471  **                    If the resource was already taken,                      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   472  **                    a busy status (MCAL_RESOURCE_BUSY) is returned.         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   473  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   474  uint32 Mcal_LockResource(uint32 *ResourcePtr)
; Function Mcal_LockResource
.L44:
Mcal_LockResource:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   475  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   476    /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   477    Sets semaphore at address res_status automatically to MCAL_RESOURCE_BUSY = 1
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   478    and returns the previous semaphore state.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   479    */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   480    uint32 RetVal;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   481  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   482    RetVal = (uint32)MCAL_RESOURCE_BUSY;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   483  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   484    if( ResourcePtr != NULL_PTR )
	mov	d2,#1
	jz.a	a4,.L16
.L183:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   485    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   486      RetVal = (uint32)Mcal_CmpAndSwap(\ 
	mov	d3,#0
	cmpswap.w	[a4]0,e2
.L16:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   487                     (unsigned_int*)(void*)ResourcePtr,RetVal,MCAL_RESOURCE_FREE);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   488    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   489  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   490    return (RetVal);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   491  }
	ret
.L144:
	
__Mcal_LockResource_function_end:
	.size	Mcal_LockResource,__Mcal_LockResource_function_end-Mcal_LockResource
.L83:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_UnlockResource')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_UnlockResource

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   492  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   493  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   494  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_9,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   495  SAS_NAS_MCALLIB_PR472] [/cover]                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   496  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   497  ** Syntax : void  Mcal_UnlockResource(uint32* ResourcePtr)                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   498  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   499  ** Service ID:  None                                                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   500  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   501  ** Sync/Async:  Synchronous                                                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   502  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   503  ** Reentrancy:  Reentrant                                                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   504  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   505  ** Parameters (in) :  ResourcePtr - Pointer to variable representing the      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   506  **                    resource                                                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   507  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   508  ** Parameters (out):  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   509  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   510  ** Return value    :  None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   511  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   512  ** Description      : This function Frees the Resource already locked .       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   513  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   514  void  Mcal_UnlockResource(uint32* ResourcePtr)
; Function Mcal_UnlockResource
.L46:
Mcal_UnlockResource:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   515  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   516    if( ResourcePtr != NULL_PTR )
	jz.a	a4,.L18
.L243:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   517    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   518      /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   519      Sets semaphore at address res_status atomically to MCAL_RESOURCE_FREE = 0.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   520      */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   521      *ResourcePtr = (uint32)MCAL_RESOURCE_FREE;
	mov	d15,#0
	st.w	[a4],d15
.L18:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   522    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   523  }
	ret
.L148:
	
__Mcal_UnlockResource_function_end:
	.size	Mcal_UnlockResource,__Mcal_UnlockResource_function_end-Mcal_UnlockResource
.L88:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_GetSpinLock')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_GetSpinLock

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   524  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   525  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   526  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_32,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   527  SAS_NAS_MCALLIB_PR75_10,SAS_NAS_MCALLIB_PR472]                        [/cover]**
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   528  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   529  ** Syntax           : Std_ReturnType Mcal_GetSpinLock                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   530  **                    (                                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   531  **                      uint32* SpinLckPtr,uint32 Timeout                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   532  **                    )                                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   533  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   534  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   535  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   536  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   537  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   538  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   539  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   540  ** Parameters(in)   : SpinLckPtr: Spinlock to be acquired                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   541  **                    Timeout: Wait duration for acquisition of SpinLock      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   542  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   543  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   544  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   545  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   546  ** Description      :                                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   547  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   548  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   549  Std_ReturnType Mcal_GetSpinLock(uint32* SpinLckPtr,uint32 Timeout)
; Function Mcal_GetSpinLock
.L48:
Mcal_GetSpinLock:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   550  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   551    Std_ReturnType RetVal;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   552    uint32 SpinLockVal;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   553  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   554    RetVal = E_NOT_OK;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   555  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   556    if( SpinLckPtr != NULL_PTR )
	mov	d2,#1
	jz.a	a4,.L19

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   557    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   558      do
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   559      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   560  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   561        SpinLockVal = 1UL;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   562        SpinLockVal = (uint32)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   563            Mcal_CmpAndSwap((unsigned_int*)(void*)SpinLckPtr,SpinLockVal,0U);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   564  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   565        /* Check if the SpinLock WAS set before the attempt to acquire spinlock */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   566        if(SpinLockVal == 0U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   567        {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   568          RetVal = E_OK;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   569        }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   570        else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   571        {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   572          Timeout-- ;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   573  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   574        }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   575      } while((RetVal == E_NOT_OK) && (Timeout > 0U));
.L20:
	mov	d0,#1
.L184:
	mov	d15,#0
	mov	d1,d15
	cmpswap.w	[a4]0,e0
.L248:
	jne	d0,#0,.L21
.L249:
	mov	d2,d15
	j	.L22
.L21:
	add	d4,#-1
.L22:
	jeq	d2,#0,.L23
.L250:
	jne	d4,#0,.L20
.L23:
.L19:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   576    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   577  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   578    return(RetVal);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   579  }
	ret
.L150:
	
__Mcal_GetSpinLock_function_end:
	.size	Mcal_GetSpinLock,__Mcal_GetSpinLock_function_end-Mcal_GetSpinLock
.L93:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_ReleaseSpinLock')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_ReleaseSpinLock

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   580  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   581  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   582  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_11,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   583  SAS_NAS_MCALLIB_PR472]                                           [/cover]     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   584  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   585  ** Syntax           : void Mcal_ReleaseSpinLock                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   586  **                    (                                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   587  **                      uint32* SpinLckPtr                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   588  **                    )                                                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   589  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   590  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   591  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   592  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   593  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   594  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   595  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   596  ** Parameters(in)   : SpinLckPtr: Spinlock to be released                     **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   597  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   598  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   599  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   600  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   601  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   602  ** Description      :                                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   603  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   604  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   605  void Mcal_ReleaseSpinLock(uint32* SpinLckPtr)
; Function Mcal_ReleaseSpinLock
.L50:
Mcal_ReleaseSpinLock:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   606  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   607    if( SpinLckPtr != NULL_PTR )
	jz.a	a4,.L25
.L255:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   608    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   609      /* Reset the SpinLock */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   610      *SpinLckPtr = 0U;
	mov	d15,#0
	st.w	[a4],d15
.L25:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   611    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   612  }
	ret
.L155:
	
__Mcal_ReleaseSpinLock_function_end:
	.size	Mcal_ReleaseSpinLock,__Mcal_ReleaseSpinLock_function_end-Mcal_ReleaseSpinLock
.L98:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SuspendAllInterrupts

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   613  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   614  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   615  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_12,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   616  SAS_NAS_MCALLIB_PR472]  [/cover]                                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   617  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   618  ** Syntax           : void Mcal_SuspendAllInterrupts(void)                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   619  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   620  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   621  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   622  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   623  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   624  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   625  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   626  ** Parameters(in)   : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   627  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   628  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   629  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   630  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   631  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   632  ** Description      : Mcal_SuspendAllInterrupts, disables all interrupts      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   633  **                    Nesting disable/enable supported                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   634  **                    This API shall not be called prior to C-init            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   635  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   636  void Mcal_SuspendAllInterrupts(void)
; Function Mcal_SuspendAllInterrupts
.L52:
Mcal_SuspendAllInterrupts:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   637  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   638    #ifndef OS_KERNEL_TYPE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   639    uint32 CoreID;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   640    uint32 ICRState;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   641    uint32 ICRStateRedn;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   642    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   643  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   644    #ifdef OS_KERNEL_TYPE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   645      SuspendAllInterrupts();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   646    #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   647    CoreID = (uint32)MFCR(CPU_CORE_ID);
	mfcr	d15,#65052
.L185:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   648  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   649    if(Mcal_IntDisableCounter[CoreID] == 0U)
	movh.a	a15,#@his(Mcal_IntDisableCounter)
	lea	a15,[a15]@los(Mcal_IntDisableCounter)
.L260:
	addsc.a	a15,a15,d15,#2
	ld.w	d0,[a15]
.L261:
	jne	d0,#0,.L26
.L262:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   650    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   651      ICRState = (uint32)MFCR(CPU_ICR);
	mfcr	d0,#65068
.L187:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   652  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   653      ICRStateRedn = (uint32)(~(uint32)ICRState);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   654  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   655      /* disable interrupts */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   656      Mcal_DisableAllInterrupts();
	disable
.L263:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   657  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   658      /* At this point Interrupts are already disabled */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   659      Mcal_SavedIntState[CoreID] = ICRState;
	movh.a	a2,#@his(Mcal_SavedIntState)
	lea	a2,[a2]@los(Mcal_SavedIntState)
.L264:
	addsc.a	a2,a2,d15,#2
.L265:
	mov	d1,#-1
.L266:
	st.w	[a2],d0
.L267:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   660      Mcal_SavedIntStateRedn[CoreID] = ICRStateRedn;
	movh.a	a2,#@his(Mcal_SavedIntStateRedn)
	lea	a2,[a2]@los(Mcal_SavedIntStateRedn)
.L268:
	addsc.a	a2,a2,d15,#2
.L269:
	xor	d0,d1
.L188:
	st.w	[a2],d0
.L26:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   661    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   662  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   663    Mcal_IntDisableCounter[CoreID]++;
	ld.w	d0,[a15]
.L270:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   664    Mcal_IntDisableCounterRedn[CoreID]--;
	movh.a	a2,#@his(Mcal_IntDisableCounterRedn)
.L271:
	add	d0,#1
	lea	a2,[a2]@los(Mcal_IntDisableCounterRedn)
.L272:
	addsc.a	a2,a2,d15,#2
.L273:
	st.w	[a15],d0
.L274:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   665  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   666    /* The check is done at the end as interrupts are disabled
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   667       either by this call or previously*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   668    /* Inconsistency is reported.It is NOT expected to return from the callback*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   669    /* Incase, there is a return, proceed with normal functioning */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   670    if(Mcal_IntDisableCounter[CoreID] != (~Mcal_IntDisableCounterRedn[CoreID]))
	mov	d1,#-1
.L275:
	ld.w	d0,[a2]
.L276:
	add	d0,#-1
	st.w	[a2],d0
.L277:
	xor	d0,d1
.L278:
	ld.w	d15,[a15]
.L186:
	jeq	d15,d0,.L27
.L279:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   671    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   672       Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	j	Mcal_SafeErrorHandler
.L27:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   673    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   674    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   675  }
	ret
.L157:
	
__Mcal_SuspendAllInterrupts_function_end:
	.size	Mcal_SuspendAllInterrupts,__Mcal_SuspendAllInterrupts_function_end-Mcal_SuspendAllInterrupts
.L103:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_ResumeAllInterrupts

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   676  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   677  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   678  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR75_13,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   679  SAS_NAS_MCALLIB_PR472]  [/cover]                                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   680  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   681  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   682  ** Syntax           : void Mcal_ResumeAllInterrupts( void )                   **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   683  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   684  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   685  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   686  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   687  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   688  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   689  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   690  ** Parameters(in)   : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   691  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   692  ** Parameters (out) : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   693  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   694  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   695  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   696  ** Description      : Mcal_ResumeAllInterrupts, re-enables interrupts         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   697  **                    Nesting disable/enable supported                        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   698  **                    This API shall not be called prior to C-init            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   699  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   700  void Mcal_ResumeAllInterrupts(void)
; Function Mcal_ResumeAllInterrupts
.L54:
Mcal_ResumeAllInterrupts:	.type	func

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   701  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   702    #ifndef OS_KERNEL_TYPE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   703    uint32 CoreID;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   704    uint32 IntDisableCntr;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   705    uint32 IntDisableCntrRedn;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   706    uint32 SavedIntState;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   707    uint32 SavedIntStateRedn;
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   708    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   709  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   710    #ifdef OS_KERNEL_TYPE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   711      ResumeAllInterrupts();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   712    #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   713    CoreID = (uint32)MFCR(CPU_CORE_ID);
	mfcr	d15,#65052
.L189:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   714  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   715    /* Take local copies of the required global variables */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   716    IntDisableCntr = Mcal_IntDisableCounter[CoreID];
	movh.a	a15,#@his(Mcal_IntDisableCounter)
	lea	a15,[a15]@los(Mcal_IntDisableCounter)
.L284:
	addsc.a	a12,a15,d15,#2
.L285:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   717    IntDisableCntrRedn = Mcal_IntDisableCounterRedn[CoreID];
	movh.a	a15,#@his(Mcal_IntDisableCounterRedn)
	lea	a15,[a15]@los(Mcal_IntDisableCounterRedn)
.L286:
	addsc.a	a13,a15,d15,#2
.L287:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   718    SavedIntState = Mcal_SavedIntState[CoreID];
	movh.a	a15,#@his(Mcal_SavedIntState)
	lea	a15,[a15]@los(Mcal_SavedIntState)
.L288:
	addsc.a	a15,a15,d15,#2
.L289:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   719    SavedIntStateRedn = Mcal_SavedIntStateRedn[CoreID];
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   720  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   721    /* Check for consistency */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   722    /* Inconsistency is reported.It is NOT expected to return from the callback */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   723    /* Incase, there is a return, proceed with normal functioning */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   724    if((IntDisableCntr != (~IntDisableCntrRedn)) ||
	mov	d1,#-1
	ld.w	d9,[a13]
.L191:
	ld.w	d10,[a15]
.L192:
	movh.a	a15,#@his(Mcal_SavedIntStateRedn)
	lea	a15,[a15]@los(Mcal_SavedIntStateRedn)
.L290:
	addsc.a	a15,a15,d15,#2
.L291:
	xor	d15,d9,d1
	ld.w	d8,[a12]
.L190:
	ld.w	d0,[a15]
.L193:
	jne	d15,d8,.L28
.L292:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   725       (SavedIntState != (~SavedIntStateRedn)))
	xor	d0,d1
.L194:
	jeq	d10,d0,.L29
.L28:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   726    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   727       Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	call	Mcal_SafeErrorHandler
.L29:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   728    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   729  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   730    if(IntDisableCntr > 0U)
	jeq	d8,#0,.L30
.L293:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   731    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   732      IntDisableCntr-- ;
	add	d8,#-1
.L294:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   733      IntDisableCntrRedn++;
	add	d9,#1
.L30:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   734    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   735  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   736    Mcal_IntDisableCounter[CoreID] = IntDisableCntr;
	st.w	[a12],d8
.L295:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   737    Mcal_IntDisableCounterRedn[CoreID] = IntDisableCntrRedn;
	st.w	[a13],d9
.L296:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   738  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   739  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   740    if(IntDisableCntr == 0U)
	jne	d8,#0,.L31
.L297:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   741    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   742      if ((SavedIntState &
	jz.t	d10:15,.L32
.L298:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   743          ((uint32)IFX_CPU_ICR_IE_LEN << IFX_CPU_ICR_IE_OFF)) != 0U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   744      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   745        /* interrupts were enabled, enable again */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   746        Mcal_EnableAllInterrupts();
	enable
.L32:
.L31:

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   747      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   748    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   749    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   750  }
	ret
.L160:
	
__Mcal_ResumeAllInterrupts_function_end:
	.size	Mcal_ResumeAllInterrupts,__Mcal_ResumeAllInterrupts_function_end-Mcal_ResumeAllInterrupts
.L108:
	; End of function
	
	.sdecl	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT',data,cluster('Mcal_SavedIntState')
	.sect	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT'
	.align	4
Mcal_SavedIntState:	.type	object
	.size	Mcal_SavedIntState,12
	.space	12
	.sdecl	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT',data,cluster('Mcal_IntDisableCounter')
	.sect	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT'
	.align	4
Mcal_IntDisableCounter:	.type	object
	.size	Mcal_IntDisableCounter,12
	.space	12
	.sdecl	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT',data,cluster('Mcal_SavedIntStateRedn')
	.sect	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT'
	.align	4
Mcal_SavedIntStateRedn:	.type	object
	.size	Mcal_SavedIntStateRedn,12
	.word	-1,-1,-1
	.sdecl	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT',data,cluster('Mcal_IntDisableCounterRedn')
	.sect	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT'
	.align	4
Mcal_IntDisableCounterRedn:	.type	object
	.size	Mcal_IntDisableCounterRedn,12
	.word	-1,-1,-1
	.sdecl	'.rodata.Shared.DEFAULT_CONST_32BIT',data,rom,cluster('Mcal_CpuAddressMap')
	.sect	'.rodata.Shared.DEFAULT_CONST_32BIT'
	.align	4
Mcal_CpuAddressMap:	.type	object
	.size	Mcal_CpuAddressMap,12
	.word	-125763584,-125632512,-125501440
	.calls	'Mcal_GetDsprReMapAddress','Mcal_GetCoreId'
	.calls	'Mcal_SetCpuPC','Mcal_GetCpuAddress'
	.calls	'Mcal_StartCore','Mcal_GetCpuAddress'
	.calls	'Mcal_StartCore','Mcal_SetCpuPC'
	.calls	'Mcal_SuspendAllInterrupts','Mcal_SafeErrorHandler'
	.calls	'Mcal_ResumeAllInterrupts','Mcal_SafeErrorHandler'
	.calls	'Mcal_GetCoreId','',0
	.calls	'Mcal_GetDsprReMapAddress','',0
	.calls	'Mcal_GetCpuAddress','',0
	.calls	'Mcal_SetCpuPC','',0
	.calls	'Mcal_StartCore','',8
	.calls	'Mcal_LockResource','',0
	.calls	'Mcal_UnlockResource','',0
	.calls	'Mcal_GetSpinLock','',0
	.calls	'Mcal_ReleaseSpinLock','',0
	.calls	'Mcal_SuspendAllInterrupts','',0
	.extern	Mcal_SafeErrorHandler
	.calls	'Mcal_ResumeAllInterrupts','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L56:
	.word	47656
	.half	3
	.word	.L57
	.byte	4
.L55:
	.byte	1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L58
	.byte	2
	.byte	'unsigned int',0,4,7,3
	.word	204
	.byte	4
	.word	204
	.byte	5
	.byte	'__cmpswapw',0
	.word	220
	.byte	1,1,1,1,6
	.byte	'p',0
	.word	225
	.byte	6
	.byte	'value',0
	.word	204
	.byte	6
	.byte	'compare',0
	.word	204
	.byte	0,2
	.byte	'int',0,4,5,3
	.word	282
	.byte	5
	.byte	'__mfcr',0
	.word	289
	.byte	1,1,1,1,7
	.word	282
	.byte	0,8
	.byte	'__disable',0,1,1,1,1,8
	.byte	'__enable',0,1,1,1,1
.L124:
	.byte	2
	.byte	'unsigned char',0,1,8
.L127:
	.byte	2
	.byte	'unsigned long int',0,4,7,9,176,32
	.word	345
	.byte	10,175,32,0,2
	.byte	'unsigned int',0,4,7,11
	.byte	'_Ifx_CPU_SEGEN_Bits',0,1,150,4,16,4,12
	.byte	'ADFLIP',0,4
	.word	394
	.byte	8,24,2,35,0,12
	.byte	'ADTYPE',0,4
	.word	394
	.byte	2,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	394
	.byte	21,1,2,35,0,12
	.byte	'AE',0,4
	.word	394
	.byte	1,0,2,35,0,0,13,1,242,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	410
	.byte	4,2,35,0,0,9,208,223,1
	.word	345
	.byte	10,207,223,1,0,11
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,1,237,4,16,4,12
	.byte	'ASI',0,4
	.word	394
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	394
	.byte	27,0,2,35,0,0,13,1,194,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	563
	.byte	4,2,35,0,0,9,248,1
	.word	345
	.byte	10,247,1,0,11
	.byte	'_Ifx_CPU_PMA0_Bits',0,1,224,3,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	13,19,2,35,0,12
	.byte	'DAC',0,4
	.word	394
	.byte	3,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	394
	.byte	16,0,2,35,0,0,13,1,202,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	681
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_PMA1_Bits',0,1,232,3,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	14,18,2,35,0,12
	.byte	'CAC',0,4
	.word	394
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	394
	.byte	16,0,2,35,0,0,13,1,210,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	807
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_PMA2_Bits',0,1,240,3,16,4,12
	.byte	'PSI',0,4
	.word	394
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	394
	.byte	16,0,2,35,0,0,13,1,218,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	933
	.byte	4,2,35,0,0,9,244,29
	.word	345
	.byte	10,243,29,0,11
	.byte	'_Ifx_CPU_DCON2_Bits',0,1,195,1,16,4,12
	.byte	'DCACHE_SZE',0,4
	.word	394
	.byte	16,16,2,35,0,12
	.byte	'DSCRATCH_SZE',0,4
	.word	394
	.byte	16,0,2,35,0,0,13,1,194,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1048
	.byte	4,2,35,0,0,9,8
	.word	345
	.byte	10,7,0,11
	.byte	'_Ifx_CPU_SMACON_Bits',0,1,159,4,16,4,12
	.byte	'PC',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'PT',0,4
	.word	394
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	394
	.byte	5,24,2,35,0,12
	.byte	'DC',0,4
	.word	394
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	394
	.byte	1,22,2,35,0,12
	.byte	'DT',0,4
	.word	394
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	394
	.byte	13,8,2,35,0,12
	.byte	'IODT',0,4
	.word	394
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	394
	.byte	7,0,2,35,0,0,13,1,250,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1170
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_DSTR_Bits',0,1,143,2,16,4,12
	.byte	'SRE',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'GAE',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'LBE',0,4
	.word	394
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	394
	.byte	3,26,2,35,0,12
	.byte	'CRE',0,4
	.word	394
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	394
	.byte	7,18,2,35,0,12
	.byte	'DTME',0,4
	.word	394
	.byte	1,17,2,35,0,12
	.byte	'LOE',0,4
	.word	394
	.byte	1,16,2,35,0,12
	.byte	'SDE',0,4
	.word	394
	.byte	1,15,2,35,0,12
	.byte	'SCE',0,4
	.word	394
	.byte	1,14,2,35,0,12
	.byte	'CAC',0,4
	.word	394
	.byte	1,13,2,35,0,12
	.byte	'MPE',0,4
	.word	394
	.byte	1,12,2,35,0,12
	.byte	'CLE',0,4
	.word	394
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	394
	.byte	3,8,2,35,0,12
	.byte	'ALN',0,4
	.word	394
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	394
	.byte	7,0,2,35,0,0,13,1,146,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1422
	.byte	4,2,35,0,0,9,4
	.word	345
	.byte	10,3,0,11
	.byte	'_Ifx_CPU_DATR_Bits',0,1,152,1,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'SBE',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	394
	.byte	5,23,2,35,0,12
	.byte	'CWE',0,4
	.word	394
	.byte	1,22,2,35,0,12
	.byte	'CFE',0,4
	.word	394
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	394
	.byte	3,18,2,35,0,12
	.byte	'SOE',0,4
	.word	394
	.byte	1,17,2,35,0,12
	.byte	'SME',0,4
	.word	394
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	394
	.byte	16,0,2,35,0,0,13,1,162,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1768
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_DEADD_Bits',0,1,209,1,16,4,12
	.byte	'ERROR_ADDRESS',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,210,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1999
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_DIEAR_Bits',0,1,215,1,16,4,12
	.byte	'TA',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,218,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2091
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_DIETR_Bits',0,1,221,1,16,4,12
	.byte	'IED',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'IE_T',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'IE_C',0,4
	.word	394
	.byte	1,29,2,35,0,12
	.byte	'IE_S',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'IE_BI',0,4
	.word	394
	.byte	1,27,2,35,0,12
	.byte	'E_INFO',0,4
	.word	394
	.byte	6,21,2,35,0,12
	.byte	'IE_DUAL',0,4
	.word	394
	.byte	1,20,2,35,0,12
	.byte	'IE_SP',0,4
	.word	394
	.byte	1,19,2,35,0,12
	.byte	'IE_BS',0,4
	.word	394
	.byte	1,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	394
	.byte	18,0,2,35,0,0,13,1,226,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2172
	.byte	4,2,35,0,0,9,24
	.word	345
	.byte	10,23,0,11
	.byte	'_Ifx_CPU_DCON0_Bits',0,1,187,1,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'DCBYP',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,13,1,186,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2422
	.byte	4,2,35,0,0,9,188,3
	.word	345
	.byte	10,187,3,0,11
	.byte	'_Ifx_CPU_PSTR_Bits',0,1,247,3,16,4,12
	.byte	'FRE',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'FBE',0,4
	.word	394
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	394
	.byte	9,20,2,35,0,12
	.byte	'FPE',0,4
	.word	394
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	394
	.byte	1,18,2,35,0,12
	.byte	'FME',0,4
	.word	394
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	394
	.byte	17,0,2,35,0,0,13,1,226,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2561
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_PCON1_Bits',0,1,178,3,16,4,12
	.byte	'PCINV',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'PBINV',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,13,1,162,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2777
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_PCON2_Bits',0,1,186,3,16,4,12
	.byte	'PCACHE_SZE',0,4
	.word	394
	.byte	16,16,2,35,0,12
	.byte	'PSCRATCH_SZE',0,4
	.word	394
	.byte	16,0,2,35,0,0,13,1,170,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2900
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_PCON0_Bits',0,1,170,3,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'PCBYP',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	394
	.byte	30,0,2,35,0,0,13,1,154,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3013
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_PIEAR_Bits',0,1,203,3,16,4,12
	.byte	'TA',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,186,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3141
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_PIETR_Bits',0,1,209,3,16,4,12
	.byte	'IED',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'IE_T',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'IE_C',0,4
	.word	394
	.byte	1,29,2,35,0,12
	.byte	'IE_S',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'IE_BI',0,4
	.word	394
	.byte	1,27,2,35,0,12
	.byte	'E_INFO',0,4
	.word	394
	.byte	6,21,2,35,0,12
	.byte	'IE_DUAL',0,4
	.word	394
	.byte	1,20,2,35,0,12
	.byte	'IE_SP',0,4
	.word	394
	.byte	1,19,2,35,0,12
	.byte	'IE_BS',0,4
	.word	394
	.byte	1,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	394
	.byte	18,0,2,35,0,0,13,1,194,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3222
	.byte	4,2,35,0,0,9,232,3
	.word	345
	.byte	10,231,3,0,11
	.byte	'_Ifx_CPU_COMPAT_Bits',0,1,83,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'RM',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'SP',0,4
	.word	394
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	394
	.byte	27,0,2,35,0,0,13,1,218,5,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3474
	.byte	4,2,35,0,0,9,252,23
	.word	345
	.byte	10,251,23,0,11
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,1,183,2,16,4,12
	.byte	'TST',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'TCL',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	394
	.byte	6,24,2,35,0,12
	.byte	'RM',0,4
	.word	394
	.byte	2,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	394
	.byte	8,14,2,35,0,12
	.byte	'FXE',0,4
	.word	394
	.byte	1,13,2,35,0,12
	.byte	'FUE',0,4
	.word	394
	.byte	1,12,2,35,0,12
	.byte	'FZE',0,4
	.word	394
	.byte	1,11,2,35,0,12
	.byte	'FVE',0,4
	.word	394
	.byte	1,10,2,35,0,12
	.byte	'FIE',0,4
	.word	394
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	394
	.byte	3,6,2,35,0,12
	.byte	'FX',0,4
	.word	394
	.byte	1,5,2,35,0,12
	.byte	'FU',0,4
	.word	394
	.byte	1,4,2,35,0,12
	.byte	'FZ',0,4
	.word	394
	.byte	1,3,2,35,0,12
	.byte	'FV',0,4
	.word	394
	.byte	1,2,2,35,0,12
	.byte	'FI',0,4
	.word	394
	.byte	1,1,2,35,0,12
	.byte	'reserved_31',0,4
	.word	394
	.byte	1,0,2,35,0,0,13,1,170,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3624
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,1,215,2,16,4,12
	.byte	'PC',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,186,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3978
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,1,205,2,16,4,12
	.byte	'OPC',0,4
	.word	394
	.byte	8,24,2,35,0,12
	.byte	'FMT',0,4
	.word	394
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	394
	.byte	7,16,2,35,0,12
	.byte	'DREG',0,4
	.word	394
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	394
	.byte	12,0,2,35,0,0,13,1,178,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4065
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,1,221,2,16,4,12
	.byte	'SRC1',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,194,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4230
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,1,227,2,16,4,12
	.byte	'SRC2',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,202,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4321
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,1,233,2,16,4,12
	.byte	'SRC3',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,210,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4412
	.byte	4,2,35,0,0,9,228,63
	.word	345
	.byte	10,227,63,0,11
	.byte	'_Ifx_CPU_DPR_L_Bits',0,1,243,1,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'LOWBND',0,4
	.word	394
	.byte	29,0,2,35,0,0,13,1,242,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4514
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_DPR_U_Bits',0,1,250,1,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'UPPBND',0,4
	.word	394
	.byte	29,0,2,35,0,0,13,1,250,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4621
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_DPR',0,1,129,10,25,8,14
	.byte	'L',0
	.word	4581
	.byte	4,2,35,0,14
	.byte	'U',0
	.word	4688
	.byte	4,2,35,4,0,9,128,1
	.word	4728
	.byte	10,15,0,3
	.word	4770
	.byte	9,128,31
	.word	345
	.byte	10,255,30,0,11
	.byte	'_Ifx_CPU_CPR_L_Bits',0,1,99,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'LOWBND',0,4
	.word	394
	.byte	29,0,2,35,0,0,13,1,234,5,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4796
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_CPR_U_Bits',0,1,106,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'UPPBND',0,4
	.word	394
	.byte	29,0,2,35,0,0,13,1,242,5,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4902
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_CPR',0,1,250,9,25,8,14
	.byte	'L',0
	.word	4862
	.byte	4,2,35,0,14
	.byte	'U',0
	.word	4968
	.byte	4,2,35,4,0,9,64
	.word	5008
	.byte	10,7,0,3
	.word	5050
	.byte	9,192,31
	.word	345
	.byte	10,191,31,0,11
	.byte	'_Ifx_CPU_CPXE_Bits',0,1,121,16,4,12
	.byte	'XE',0,4
	.word	394
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,13,1,130,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5075
	.byte	4,2,35,0,0,9,16
	.word	5136
	.byte	10,3,0,11
	.byte	'_Ifx_CPU_DPRE_Bits',0,1,129,2,16,4,12
	.byte	'RE',0,4
	.word	394
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	394
	.byte	16,0,2,35,0,0,13,1,130,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5185
	.byte	4,2,35,0,0,9,16
	.word	5248
	.byte	10,3,0,11
	.byte	'_Ifx_CPU_DPWE_Bits',0,1,136,2,16,4,12
	.byte	'WE',0,4
	.word	394
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	394
	.byte	16,0,2,35,0,0,13,1,138,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5297
	.byte	4,2,35,0,0,9,16
	.word	5360
	.byte	10,3,0,9,208,7
	.word	345
	.byte	10,207,7,0,11
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,1,244,4,16,4,12
	.byte	'TEXP0',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'TEXP1',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'TEXP2',0,4
	.word	394
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	394
	.byte	13,16,2,35,0,12
	.byte	'TTRAP',0,4
	.word	394
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	394
	.byte	15,0,2,35,0,0,13,1,202,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5420
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,1,255,4,16,4,12
	.byte	'Timer',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,210,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5602
	.byte	4,2,35,0,0,9,12
	.word	5650
	.byte	10,2,0,11
	.byte	'_Ifx_CPU_TPS',0,1,145,10,25,16,14
	.byte	'CON',0
	.word	5562
	.byte	4,2,35,0,14
	.byte	'TIMER',0
	.word	5690
	.byte	12,2,35,4,0,3
	.word	5699
	.byte	9,240,23
	.word	345
	.byte	10,239,23,0,11
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,1,139,5,16,4,12
	.byte	'EVTA',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'BBM',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'BOD',0,4
	.word	394
	.byte	1,27,2,35,0,12
	.byte	'SUSP',0,4
	.word	394
	.byte	1,26,2,35,0,12
	.byte	'CNT',0,4
	.word	394
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	394
	.byte	4,20,2,35,0,12
	.byte	'TYP',0,4
	.word	394
	.byte	1,19,2,35,0,12
	.byte	'RNG',0,4
	.word	394
	.byte	1,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	394
	.byte	1,17,2,35,0,12
	.byte	'ASI_EN',0,4
	.word	394
	.byte	1,16,2,35,0,12
	.byte	'ASI',0,4
	.word	394
	.byte	5,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	394
	.byte	6,5,2,35,0,12
	.byte	'AST',0,4
	.word	394
	.byte	1,4,2,35,0,12
	.byte	'ALD',0,4
	.word	394
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	394
	.byte	3,0,2,35,0,0,13,1,226,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5763
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,1,133,5,16,4,12
	.byte	'ADDR',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,218,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6092
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_TR',0,1,152,10,25,8,14
	.byte	'EVT',0
	.word	6052
	.byte	4,2,35,0,14
	.byte	'ADR',0
	.word	6136
	.byte	4,2,35,4,0,9,64
	.word	6176
	.byte	10,7,0,3
	.word	6221
	.byte	9,192,23
	.word	345
	.byte	10,191,23,0,11
	.byte	'_Ifx_CPU_CCTRL_Bits',0,1,72,16,4,12
	.byte	'CM',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'CE',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'M1',0,4
	.word	394
	.byte	3,27,2,35,0,12
	.byte	'M2',0,4
	.word	394
	.byte	3,24,2,35,0,12
	.byte	'M3',0,4
	.word	394
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	394
	.byte	21,0,2,35,0,0,13,1,210,5,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6246
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_CCNT_Bits',0,1,65,16,4,12
	.byte	'CountValue',0,4
	.word	394
	.byte	31,1,2,35,0,12
	.byte	'SOvf',0,4
	.word	394
	.byte	1,0,2,35,0,0,13,1,202,5,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6405
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_ICNT_Bits',0,1,239,2,16,4,12
	.byte	'CountValue',0,4
	.word	394
	.byte	31,1,2,35,0,12
	.byte	'SOvf',0,4
	.word	394
	.byte	1,0,2,35,0,0,13,1,218,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6508
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_M1CNT_Bits',0,1,142,3,16,4,12
	.byte	'CountValue',0,4
	.word	394
	.byte	31,1,2,35,0,12
	.byte	'SOvf',0,4
	.word	394
	.byte	1,0,2,35,0,0,13,1,250,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6612
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_M2CNT_Bits',0,1,149,3,16,4,12
	.byte	'CountValue',0,4
	.word	394
	.byte	31,1,2,35,0,12
	.byte	'SOvf',0,4
	.word	394
	.byte	1,0,2,35,0,0,13,1,130,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6717
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_M3CNT_Bits',0,1,156,3,16,4,12
	.byte	'CountValue',0,4
	.word	394
	.byte	31,1,2,35,0,12
	.byte	'SOvf',0,4
	.word	394
	.byte	1,0,2,35,0,0,13,1,138,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6822
	.byte	4,2,35,0,0,9,232,1
	.word	345
	.byte	10,231,1,0,11
	.byte	'_Ifx_CPU_DBGSR_Bits',0,1,166,1,16,4,12
	.byte	'DE',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'HALT',0,4
	.word	394
	.byte	2,29,2,35,0,12
	.byte	'SIH',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'SUSP',0,4
	.word	394
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	394
	.byte	1,26,2,35,0,12
	.byte	'PREVSUSP',0,4
	.word	394
	.byte	1,25,2,35,0,12
	.byte	'PEVT',0,4
	.word	394
	.byte	1,24,2,35,0,12
	.byte	'EVTSRC',0,4
	.word	394
	.byte	5,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	394
	.byte	19,0,2,35,0,0,13,1,170,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6938
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_EXEVT_Bits',0,1,164,2,16,4,12
	.byte	'EVTA',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'BBM',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'BOD',0,4
	.word	394
	.byte	1,27,2,35,0,12
	.byte	'SUSP',0,4
	.word	394
	.byte	1,26,2,35,0,12
	.byte	'CNT',0,4
	.word	394
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,13,1,154,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7165
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_CREVT_Bits',0,1,128,1,16,4,12
	.byte	'EVTA',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'BBM',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'BOD',0,4
	.word	394
	.byte	1,27,2,35,0,12
	.byte	'SUSP',0,4
	.word	394
	.byte	1,26,2,35,0,12
	.byte	'CNT',0,4
	.word	394
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,13,1,138,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7331
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_SWEVT_Bits',0,1,212,4,16,4,12
	.byte	'EVTA',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'BBM',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'BOD',0,4
	.word	394
	.byte	1,27,2,35,0,12
	.byte	'SUSP',0,4
	.word	394
	.byte	1,26,2,35,0,12
	.byte	'CNT',0,4
	.word	394
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,13,1,178,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7497
	.byte	4,2,35,0,0,9,28
	.word	345
	.byte	10,27,0,11
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,1,159,5,16,4,12
	.byte	'T0',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'T1',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'T2',0,4
	.word	394
	.byte	1,29,2,35,0,12
	.byte	'T3',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'T4',0,4
	.word	394
	.byte	1,27,2,35,0,12
	.byte	'T5',0,4
	.word	394
	.byte	1,26,2,35,0,12
	.byte	'T6',0,4
	.word	394
	.byte	1,25,2,35,0,12
	.byte	'T7',0,4
	.word	394
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	394
	.byte	24,0,2,35,0,0,13,1,234,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7672
	.byte	4,2,35,0,0,9,12
	.word	345
	.byte	10,11,0,11
	.byte	'_Ifx_CPU_DMS_Bits',0,1,236,1,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'DMSValue',0,4
	.word	394
	.byte	31,0,2,35,0,0,13,1,234,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7885
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_DCX_Bits',0,1,202,1,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	6,26,2,35,0,12
	.byte	'DCXValue',0,4
	.word	394
	.byte	26,0,2,35,0,0,13,1,202,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	7992
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,1,180,1,16,4,12
	.byte	'DTA',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	394
	.byte	31,0,2,35,0,0,13,1,178,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8099
	.byte	4,2,35,0,0,9,180,1
	.word	345
	.byte	10,179,1,0,11
	.byte	'_Ifx_CPU_PCXI_Bits',0,1,193,3,16,4,12
	.byte	'PCXO',0,4
	.word	394
	.byte	16,16,2,35,0,12
	.byte	'PCXS',0,4
	.word	394
	.byte	4,12,2,35,0,12
	.byte	'UL',0,4
	.word	394
	.byte	1,11,2,35,0,12
	.byte	'PIE',0,4
	.word	394
	.byte	1,10,2,35,0,12
	.byte	'PCPN',0,4
	.word	394
	.byte	10,0,2,35,0,0,13,1,178,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8215
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_PSW_Bits',0,1,132,4,16,4,12
	.byte	'CDC',0,4
	.word	394
	.byte	7,25,2,35,0,12
	.byte	'CDE',0,4
	.word	394
	.byte	1,24,2,35,0,12
	.byte	'GW',0,4
	.word	394
	.byte	1,23,2,35,0,12
	.byte	'IS',0,4
	.word	394
	.byte	1,22,2,35,0,12
	.byte	'IO',0,4
	.word	394
	.byte	2,20,2,35,0,12
	.byte	'PRS',0,4
	.word	394
	.byte	2,18,2,35,0,12
	.byte	'S',0,4
	.word	394
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	394
	.byte	12,5,2,35,0,12
	.byte	'SAV',0,4
	.word	394
	.byte	1,4,2,35,0,12
	.byte	'AV',0,4
	.word	394
	.byte	1,3,2,35,0,12
	.byte	'SV',0,4
	.word	394
	.byte	1,2,2,35,0,12
	.byte	'V',0,4
	.word	394
	.byte	1,1,2,35,0,12
	.byte	'C',0,4
	.word	394
	.byte	1,0,2,35,0,0,13,1,234,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8358
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_PC_Bits',0,1,163,3,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'PC',0,4
	.word	394
	.byte	31,0,2,35,0,0,13,1,146,8,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8615
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_SYSCON_Bits',0,1,223,4,16,4,12
	.byte	'FCDSF',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'PROTEN',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'TPROTEN',0,4
	.word	394
	.byte	1,29,2,35,0,12
	.byte	'IS',0,4
	.word	394
	.byte	1,28,2,35,0,12
	.byte	'IT',0,4
	.word	394
	.byte	1,27,2,35,0,12
	.byte	'RES',0,4
	.word	394
	.byte	11,16,2,35,0,12
	.byte	'U1_IED',0,4
	.word	394
	.byte	1,15,2,35,0,12
	.byte	'U1_IOS',0,4
	.word	394
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	394
	.byte	14,0,2,35,0,0,13,1,186,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8715
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,1,113,16,4,12
	.byte	'MOD_REV',0,4
	.word	394
	.byte	8,24,2,35,0,12
	.byte	'MOD_32B',0,4
	.word	394
	.byte	8,16,2,35,0,12
	.byte	'MOD',0,4
	.word	394
	.byte	16,0,2,35,0,0,13,1,250,5,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8939
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,1,92,16,4,12
	.byte	'CORE_ID',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	394
	.byte	29,0,2,35,0,0,13,1,226,5,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9059
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_BIV_Bits',0,1,51,16,4,12
	.byte	'VSS',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'BIV',0,4
	.word	394
	.byte	31,0,2,35,0,0,13,1,186,5,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9168
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_BTV_Bits',0,1,58,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'BTV',0,4
	.word	394
	.byte	31,0,2,35,0,0,13,1,194,5,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9262
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_ISP_Bits',0,1,128,3,16,4,12
	.byte	'ISP',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,234,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9363
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_ICR_Bits',0,1,246,2,16,4,12
	.byte	'CCPN',0,4
	.word	394
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	394
	.byte	5,17,2,35,0,12
	.byte	'IE',0,4
	.word	394
	.byte	1,16,2,35,0,12
	.byte	'PIPN',0,4
	.word	394
	.byte	10,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	394
	.byte	6,0,2,35,0,0,13,1,226,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9443
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_FCX_Bits',0,1,175,2,16,4,12
	.byte	'FCXO',0,4
	.word	394
	.byte	16,16,2,35,0,12
	.byte	'FCXS',0,4
	.word	394
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	394
	.byte	12,0,2,35,0,0,13,1,162,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9600
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_CPU_LCX_Bits',0,1,134,3,16,4,12
	.byte	'LCXO',0,4
	.word	394
	.byte	16,16,2,35,0,12
	.byte	'LCXS',0,4
	.word	394
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	394
	.byte	12,0,2,35,0,0,13,1,242,7,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9720
	.byte	4,2,35,0,0,9,16
	.word	345
	.byte	10,15,0,11
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,1,139,1,16,4,12
	.byte	'CID',0,4
	.word	394
	.byte	3,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	394
	.byte	29,0,2,35,0,0,13,1,146,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9849
	.byte	4,2,35,0,0,9,172,1
	.word	345
	.byte	10,171,1,0,11
	.byte	'_Ifx_CPU_D_Bits',0,1,146,1,16,4,12
	.byte	'DATA',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,154,6,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9965
	.byte	4,2,35,0,0,9,64
	.word	10004
	.byte	10,15,0,9,64
	.word	345
	.byte	10,63,0,11
	.byte	'_Ifx_CPU_A_Bits',0,1,45,16,4,12
	.byte	'ADDR',0,4
	.word	394
	.byte	32,0,2,35,0,0,13,1,178,5,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10062
	.byte	4,2,35,0,0,9,64
	.word	10100
	.byte	10,15,0,11
	.byte	'_Ifx_CPU',0,1,169,10,25,128,128,4,14
	.byte	'reserved_0',0
	.word	383
	.byte	176,32,2,35,0,14
	.byte	'SEGEN',0
	.word	510
	.byte	4,3,35,176,32,14
	.byte	'reserved_1034',0
	.word	550
	.byte	208,223,1,3,35,180,32,14
	.byte	'TASK_ASI',0
	.word	630
	.byte	4,4,35,132,128,2,14
	.byte	'reserved_8008',0
	.word	670
	.byte	248,1,4,35,136,128,2,14
	.byte	'PMA0',0
	.word	767
	.byte	4,4,35,128,130,2,14
	.byte	'PMA1',0
	.word	893
	.byte	4,4,35,132,130,2,14
	.byte	'PMA2',0
	.word	997
	.byte	4,4,35,136,130,2,14
	.byte	'reserved_810C',0
	.word	1037
	.byte	244,29,4,35,140,130,2,14
	.byte	'DCON2',0
	.word	1121
	.byte	4,4,35,128,160,2,14
	.byte	'reserved_9004',0
	.word	1161
	.byte	8,4,35,132,160,2,14
	.byte	'SMACON',0
	.word	1382
	.byte	4,4,35,140,160,2,14
	.byte	'DSTR',0
	.word	1719
	.byte	4,4,35,144,160,2,14
	.byte	'reserved_9014',0
	.word	1759
	.byte	4,4,35,148,160,2,14
	.byte	'DATR',0
	.word	1959
	.byte	4,4,35,152,160,2,14
	.byte	'DEADD',0
	.word	2051
	.byte	4,4,35,156,160,2,14
	.byte	'DIEAR',0
	.word	2132
	.byte	4,4,35,160,160,2,14
	.byte	'DIETR',0
	.word	2373
	.byte	4,4,35,164,160,2,14
	.byte	'reserved_9028',0
	.word	2413
	.byte	24,4,35,168,160,2,14
	.byte	'DCON0',0
	.word	2510
	.byte	4,4,35,192,160,2,14
	.byte	'reserved_9044',0
	.word	2550
	.byte	188,3,4,35,196,160,2,14
	.byte	'PSTR',0
	.word	2737
	.byte	4,4,35,128,164,2,14
	.byte	'PCON1',0
	.word	2860
	.byte	4,4,35,132,164,2,14
	.byte	'PCON2',0
	.word	2973
	.byte	4,4,35,136,164,2,14
	.byte	'PCON0',0
	.word	3101
	.byte	4,4,35,140,164,2,14
	.byte	'PIEAR',0
	.word	3182
	.byte	4,4,35,144,164,2,14
	.byte	'PIETR',0
	.word	3423
	.byte	4,4,35,148,164,2,14
	.byte	'reserved_9218',0
	.word	3463
	.byte	232,3,4,35,152,164,2,14
	.byte	'COMPAT',0
	.word	3573
	.byte	4,4,35,128,168,2,14
	.byte	'reserved_9404',0
	.word	3613
	.byte	252,23,4,35,132,168,2,14
	.byte	'FPU_TRAP_CON',0
	.word	3938
	.byte	4,4,35,128,192,2,14
	.byte	'FPU_TRAP_PC',0
	.word	4025
	.byte	4,4,35,132,192,2,14
	.byte	'FPU_TRAP_OPC',0
	.word	4190
	.byte	4,4,35,136,192,2,14
	.byte	'reserved_A00C',0
	.word	1759
	.byte	4,4,35,140,192,2,14
	.byte	'FPU_TRAP_SRC1',0
	.word	4281
	.byte	4,4,35,144,192,2,14
	.byte	'FPU_TRAP_SRC2',0
	.word	4372
	.byte	4,4,35,148,192,2,14
	.byte	'FPU_TRAP_SRC3',0
	.word	4463
	.byte	4,4,35,152,192,2,14
	.byte	'reserved_A01C',0
	.word	4503
	.byte	228,63,4,35,156,192,2,14
	.byte	'DPR',0
	.word	4780
	.byte	128,1,4,35,128,128,3,14
	.byte	'reserved_C080',0
	.word	4785
	.byte	128,31,4,35,128,129,3,14
	.byte	'CPR',0
	.word	5059
	.byte	64,4,35,128,160,3,14
	.byte	'reserved_D040',0
	.word	5064
	.byte	192,31,4,35,192,160,3,14
	.byte	'CPXE',0
	.word	5176
	.byte	16,4,35,128,192,3,14
	.byte	'DPRE',0
	.word	5288
	.byte	16,4,35,144,192,3,14
	.byte	'DPWE',0
	.word	5400
	.byte	16,4,35,160,192,3,14
	.byte	'reserved_E030',0
	.word	5409
	.byte	208,7,4,35,176,192,3,14
	.byte	'TPS',0
	.word	5747
	.byte	16,4,35,128,200,3,14
	.byte	'reserved_E410',0
	.word	5752
	.byte	240,23,4,35,144,200,3,14
	.byte	'TR',0
	.word	6230
	.byte	64,4,35,128,224,3,14
	.byte	'reserved_F040',0
	.word	6235
	.byte	192,23,4,35,192,224,3,14
	.byte	'CCTRL',0
	.word	6365
	.byte	4,4,35,128,248,3,14
	.byte	'CCNT',0
	.word	6468
	.byte	4,4,35,132,248,3,14
	.byte	'ICNT',0
	.word	6572
	.byte	4,4,35,136,248,3,14
	.byte	'M1CNT',0
	.word	6677
	.byte	4,4,35,140,248,3,14
	.byte	'M2CNT',0
	.word	6782
	.byte	4,4,35,144,248,3,14
	.byte	'M3CNT',0
	.word	6887
	.byte	4,4,35,148,248,3,14
	.byte	'reserved_FC18',0
	.word	6927
	.byte	232,1,4,35,152,248,3,14
	.byte	'DBGSR',0
	.word	7125
	.byte	4,4,35,128,250,3,14
	.byte	'reserved_FD04',0
	.word	1759
	.byte	4,4,35,132,250,3,14
	.byte	'EXEVT',0
	.word	7291
	.byte	4,4,35,136,250,3,14
	.byte	'CREVT',0
	.word	7457
	.byte	4,4,35,140,250,3,14
	.byte	'SWEVT',0
	.word	7623
	.byte	4,4,35,144,250,3,14
	.byte	'reserved_FD14',0
	.word	7663
	.byte	28,4,35,148,250,3,14
	.byte	'TRIG_ACC',0
	.word	7836
	.byte	4,4,35,176,250,3,14
	.byte	'reserved_FD34',0
	.word	7876
	.byte	12,4,35,180,250,3,14
	.byte	'DMS',0
	.word	7952
	.byte	4,4,35,192,250,3,14
	.byte	'DCX',0
	.word	8059
	.byte	4,4,35,196,250,3,14
	.byte	'DBGTCR',0
	.word	8164
	.byte	4,4,35,200,250,3,14
	.byte	'reserved_FD4C',0
	.word	8204
	.byte	180,1,4,35,204,250,3,14
	.byte	'PCXI',0
	.word	8318
	.byte	4,4,35,128,252,3,14
	.byte	'PSW',0
	.word	8575
	.byte	4,4,35,132,252,3,14
	.byte	'PC',0
	.word	8675
	.byte	4,4,35,136,252,3,14
	.byte	'reserved_FE0C',0
	.word	1161
	.byte	8,4,35,140,252,3,14
	.byte	'SYSCON',0
	.word	8899
	.byte	4,4,35,148,252,3,14
	.byte	'CPU_ID',0
	.word	9019
	.byte	4,4,35,152,252,3,14
	.byte	'CORE_ID',0
	.word	9128
	.byte	4,4,35,156,252,3,14
	.byte	'BIV',0
	.word	9222
	.byte	4,4,35,160,252,3,14
	.byte	'BTV',0
	.word	9323
	.byte	4,4,35,164,252,3,14
	.byte	'ISP',0
	.word	9403
	.byte	4,4,35,168,252,3,14
	.byte	'ICR',0
	.word	9560
	.byte	4,4,35,172,252,3,14
	.byte	'reserved_FE30',0
	.word	1161
	.byte	8,4,35,176,252,3,14
	.byte	'FCX',0
	.word	9680
	.byte	4,4,35,184,252,3,14
	.byte	'LCX',0
	.word	9800
	.byte	4,4,35,188,252,3,14
	.byte	'reserved_FE40',0
	.word	9840
	.byte	16,4,35,192,252,3,14
	.byte	'CUS_ID',0
	.word	9914
	.byte	4,4,35,208,252,3,14
	.byte	'reserved_FE54',0
	.word	9954
	.byte	172,1,4,35,212,252,3,14
	.byte	'D',0
	.word	10044
	.byte	64,4,35,128,254,3,14
	.byte	'reserved_FF40',0
	.word	10053
	.byte	64,4,35,192,254,3,14
	.byte	'A',0
	.word	10140
	.byte	64,4,35,128,255,3,14
	.byte	'reserved_FFC0',0
	.word	10053
	.byte	64,4,35,192,255,3,0,3
	.word	10149
.L135:
	.byte	4
	.word	11940
.L137:
	.byte	3
	.word	7125
.L145:
	.byte	4
	.word	362
	.byte	15
	.byte	'Mcal_SafeErrorHandler',0,2,66,13,1,1,1,1,16
	.byte	'ErrorType',0,2,66,42
	.word	362
	.byte	0,17,1,4
	.word	12009
	.byte	18
	.byte	'__codeptr',0,3,1,1
	.word	12011
	.byte	18
	.byte	'uint8',0,4,90,29
	.word	345
	.byte	2
	.byte	'unsigned short int',0,2,7,18
	.byte	'uint16',0,4,92,29
	.word	12048
	.byte	18
	.byte	'uint32',0,4,94,29
	.word	362
	.byte	18
	.byte	'Std_ReturnType',0,5,113,15
	.word	345
	.byte	18
	.byte	'Ifx_CPU_A_Bits',0,1,48,3
	.word	10062
	.byte	18
	.byte	'Ifx_CPU_BIV_Bits',0,1,55,3
	.word	9168
	.byte	18
	.byte	'Ifx_CPU_BTV_Bits',0,1,62,3
	.word	9262
	.byte	18
	.byte	'Ifx_CPU_CCNT_Bits',0,1,69,3
	.word	6405
	.byte	18
	.byte	'Ifx_CPU_CCTRL_Bits',0,1,80,3
	.word	6246
	.byte	18
	.byte	'Ifx_CPU_COMPAT_Bits',0,1,89,3
	.word	3474
	.byte	18
	.byte	'Ifx_CPU_CORE_ID_Bits',0,1,96,3
	.word	9059
	.byte	18
	.byte	'Ifx_CPU_CPR_L_Bits',0,1,103,3
	.word	4796
	.byte	18
	.byte	'Ifx_CPU_CPR_U_Bits',0,1,110,3
	.word	4902
	.byte	18
	.byte	'Ifx_CPU_CPU_ID_Bits',0,1,118,3
	.word	8939
	.byte	18
	.byte	'Ifx_CPU_CPXE_Bits',0,1,125,3
	.word	5075
	.byte	18
	.byte	'Ifx_CPU_CREVT_Bits',0,1,136,1,3
	.word	7331
	.byte	18
	.byte	'Ifx_CPU_CUS_ID_Bits',0,1,143,1,3
	.word	9849
	.byte	18
	.byte	'Ifx_CPU_D_Bits',0,1,149,1,3
	.word	9965
	.byte	18
	.byte	'Ifx_CPU_DATR_Bits',0,1,163,1,3
	.word	1768
	.byte	18
	.byte	'Ifx_CPU_DBGSR_Bits',0,1,177,1,3
	.word	6938
	.byte	18
	.byte	'Ifx_CPU_DBGTCR_Bits',0,1,184,1,3
	.word	8099
	.byte	18
	.byte	'Ifx_CPU_DCON0_Bits',0,1,192,1,3
	.word	2422
	.byte	18
	.byte	'Ifx_CPU_DCON2_Bits',0,1,199,1,3
	.word	1048
	.byte	18
	.byte	'Ifx_CPU_DCX_Bits',0,1,206,1,3
	.word	7992
	.byte	18
	.byte	'Ifx_CPU_DEADD_Bits',0,1,212,1,3
	.word	1999
	.byte	18
	.byte	'Ifx_CPU_DIEAR_Bits',0,1,218,1,3
	.word	2091
	.byte	18
	.byte	'Ifx_CPU_DIETR_Bits',0,1,233,1,3
	.word	2172
	.byte	18
	.byte	'Ifx_CPU_DMS_Bits',0,1,240,1,3
	.word	7885
	.byte	18
	.byte	'Ifx_CPU_DPR_L_Bits',0,1,247,1,3
	.word	4514
	.byte	18
	.byte	'Ifx_CPU_DPR_U_Bits',0,1,254,1,3
	.word	4621
	.byte	18
	.byte	'Ifx_CPU_DPRE_Bits',0,1,133,2,3
	.word	5185
	.byte	18
	.byte	'Ifx_CPU_DPWE_Bits',0,1,140,2,3
	.word	5297
	.byte	18
	.byte	'Ifx_CPU_DSTR_Bits',0,1,161,2,3
	.word	1422
	.byte	18
	.byte	'Ifx_CPU_EXEVT_Bits',0,1,172,2,3
	.word	7165
	.byte	18
	.byte	'Ifx_CPU_FCX_Bits',0,1,180,2,3
	.word	9600
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,1,202,2,3
	.word	3624
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,1,212,2,3
	.word	4065
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,1,218,2,3
	.word	3978
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,1,224,2,3
	.word	4230
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,1,230,2,3
	.word	4321
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,1,236,2,3
	.word	4412
	.byte	18
	.byte	'Ifx_CPU_ICNT_Bits',0,1,243,2,3
	.word	6508
	.byte	18
	.byte	'Ifx_CPU_ICR_Bits',0,1,253,2,3
	.word	9443
	.byte	18
	.byte	'Ifx_CPU_ISP_Bits',0,1,131,3,3
	.word	9363
	.byte	18
	.byte	'Ifx_CPU_LCX_Bits',0,1,139,3,3
	.word	9720
	.byte	18
	.byte	'Ifx_CPU_M1CNT_Bits',0,1,146,3,3
	.word	6612
	.byte	18
	.byte	'Ifx_CPU_M2CNT_Bits',0,1,153,3,3
	.word	6717
	.byte	18
	.byte	'Ifx_CPU_M3CNT_Bits',0,1,160,3,3
	.word	6822
	.byte	18
	.byte	'Ifx_CPU_PC_Bits',0,1,167,3,3
	.word	8615
	.byte	18
	.byte	'Ifx_CPU_PCON0_Bits',0,1,175,3,3
	.word	3013
	.byte	18
	.byte	'Ifx_CPU_PCON1_Bits',0,1,183,3,3
	.word	2777
	.byte	18
	.byte	'Ifx_CPU_PCON2_Bits',0,1,190,3,3
	.word	2900
	.byte	18
	.byte	'Ifx_CPU_PCXI_Bits',0,1,200,3,3
	.word	8215
	.byte	18
	.byte	'Ifx_CPU_PIEAR_Bits',0,1,206,3,3
	.word	3141
	.byte	18
	.byte	'Ifx_CPU_PIETR_Bits',0,1,221,3,3
	.word	3222
	.byte	18
	.byte	'Ifx_CPU_PMA0_Bits',0,1,229,3,3
	.word	681
	.byte	18
	.byte	'Ifx_CPU_PMA1_Bits',0,1,237,3,3
	.word	807
	.byte	18
	.byte	'Ifx_CPU_PMA2_Bits',0,1,244,3,3
	.word	933
	.byte	18
	.byte	'Ifx_CPU_PSTR_Bits',0,1,129,4,3
	.word	2561
	.byte	18
	.byte	'Ifx_CPU_PSW_Bits',0,1,147,4,3
	.word	8358
	.byte	18
	.byte	'Ifx_CPU_SEGEN_Bits',0,1,156,4,3
	.word	410
	.byte	18
	.byte	'Ifx_CPU_SMACON_Bits',0,1,171,4,3
	.word	1170
	.byte	11
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,1,174,4,16,4,12
	.byte	'EN',0,4
	.word	394
	.byte	32,0,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,1,177,4,3
	.word	13746
	.byte	11
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,1,180,4,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	32,0,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,1,183,4,3
	.word	13829
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,1,186,4,16,4,12
	.byte	'EN',0,4
	.word	394
	.byte	32,0,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,1,189,4,3
	.word	13920
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,1,192,4,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	32,0,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,1,195,4,3
	.word	14011
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,1,198,4,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	5,27,2,35,0,12
	.byte	'ADDR',0,4
	.word	394
	.byte	27,0,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,1,202,4,3
	.word	14110
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,1,205,4,16,4,12
	.byte	'reserved_0',0,4
	.word	394
	.byte	5,27,2,35,0,12
	.byte	'ADDR',0,4
	.word	394
	.byte	27,0,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,1,209,4,3
	.word	14217
	.byte	18
	.byte	'Ifx_CPU_SWEVT_Bits',0,1,220,4,3
	.word	7497
	.byte	18
	.byte	'Ifx_CPU_SYSCON_Bits',0,1,234,4,3
	.word	8715
	.byte	18
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,1,241,4,3
	.word	563
	.byte	18
	.byte	'Ifx_CPU_TPS_CON_Bits',0,1,252,4,3
	.word	5420
	.byte	18
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,1,130,5,3
	.word	5602
	.byte	18
	.byte	'Ifx_CPU_TR_ADR_Bits',0,1,136,5,3
	.word	6092
	.byte	18
	.byte	'Ifx_CPU_TR_EVT_Bits',0,1,156,5,3
	.word	5763
	.byte	18
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,1,170,5,3
	.word	7672
	.byte	18
	.byte	'Ifx_CPU_A',0,1,183,5,3
	.word	10100
	.byte	18
	.byte	'Ifx_CPU_BIV',0,1,191,5,3
	.word	9222
	.byte	18
	.byte	'Ifx_CPU_BTV',0,1,199,5,3
	.word	9323
	.byte	18
	.byte	'Ifx_CPU_CCNT',0,1,207,5,3
	.word	6468
	.byte	18
	.byte	'Ifx_CPU_CCTRL',0,1,215,5,3
	.word	6365
	.byte	18
	.byte	'Ifx_CPU_COMPAT',0,1,223,5,3
	.word	3573
	.byte	18
	.byte	'Ifx_CPU_CORE_ID',0,1,231,5,3
	.word	9128
	.byte	18
	.byte	'Ifx_CPU_CPR_L',0,1,239,5,3
	.word	4862
	.byte	18
	.byte	'Ifx_CPU_CPR_U',0,1,247,5,3
	.word	4968
	.byte	18
	.byte	'Ifx_CPU_CPU_ID',0,1,255,5,3
	.word	9019
	.byte	18
	.byte	'Ifx_CPU_CPXE',0,1,135,6,3
	.word	5136
	.byte	18
	.byte	'Ifx_CPU_CREVT',0,1,143,6,3
	.word	7457
	.byte	18
	.byte	'Ifx_CPU_CUS_ID',0,1,151,6,3
	.word	9914
	.byte	18
	.byte	'Ifx_CPU_D',0,1,159,6,3
	.word	10004
	.byte	18
	.byte	'Ifx_CPU_DATR',0,1,167,6,3
	.word	1959
	.byte	18
	.byte	'Ifx_CPU_DBGSR',0,1,175,6,3
	.word	7125
	.byte	18
	.byte	'Ifx_CPU_DBGTCR',0,1,183,6,3
	.word	8164
	.byte	18
	.byte	'Ifx_CPU_DCON0',0,1,191,6,3
	.word	2510
	.byte	18
	.byte	'Ifx_CPU_DCON2',0,1,199,6,3
	.word	1121
	.byte	18
	.byte	'Ifx_CPU_DCX',0,1,207,6,3
	.word	8059
	.byte	18
	.byte	'Ifx_CPU_DEADD',0,1,215,6,3
	.word	2051
	.byte	18
	.byte	'Ifx_CPU_DIEAR',0,1,223,6,3
	.word	2132
	.byte	18
	.byte	'Ifx_CPU_DIETR',0,1,231,6,3
	.word	2373
	.byte	18
	.byte	'Ifx_CPU_DMS',0,1,239,6,3
	.word	7952
	.byte	18
	.byte	'Ifx_CPU_DPR_L',0,1,247,6,3
	.word	4581
	.byte	18
	.byte	'Ifx_CPU_DPR_U',0,1,255,6,3
	.word	4688
	.byte	18
	.byte	'Ifx_CPU_DPRE',0,1,135,7,3
	.word	5248
	.byte	18
	.byte	'Ifx_CPU_DPWE',0,1,143,7,3
	.word	5360
	.byte	18
	.byte	'Ifx_CPU_DSTR',0,1,151,7,3
	.word	1719
	.byte	18
	.byte	'Ifx_CPU_EXEVT',0,1,159,7,3
	.word	7291
	.byte	18
	.byte	'Ifx_CPU_FCX',0,1,167,7,3
	.word	9680
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,1,175,7,3
	.word	3938
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,1,183,7,3
	.word	4190
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,1,191,7,3
	.word	4025
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,1,199,7,3
	.word	4281
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,1,207,7,3
	.word	4372
	.byte	18
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,1,215,7,3
	.word	4463
	.byte	18
	.byte	'Ifx_CPU_ICNT',0,1,223,7,3
	.word	6572
	.byte	18
	.byte	'Ifx_CPU_ICR',0,1,231,7,3
	.word	9560
	.byte	18
	.byte	'Ifx_CPU_ISP',0,1,239,7,3
	.word	9403
	.byte	18
	.byte	'Ifx_CPU_LCX',0,1,247,7,3
	.word	9800
	.byte	18
	.byte	'Ifx_CPU_M1CNT',0,1,255,7,3
	.word	6677
	.byte	18
	.byte	'Ifx_CPU_M2CNT',0,1,135,8,3
	.word	6782
	.byte	18
	.byte	'Ifx_CPU_M3CNT',0,1,143,8,3
	.word	6887
	.byte	18
	.byte	'Ifx_CPU_PC',0,1,151,8,3
	.word	8675
	.byte	18
	.byte	'Ifx_CPU_PCON0',0,1,159,8,3
	.word	3101
	.byte	18
	.byte	'Ifx_CPU_PCON1',0,1,167,8,3
	.word	2860
	.byte	18
	.byte	'Ifx_CPU_PCON2',0,1,175,8,3
	.word	2973
	.byte	18
	.byte	'Ifx_CPU_PCXI',0,1,183,8,3
	.word	8318
	.byte	18
	.byte	'Ifx_CPU_PIEAR',0,1,191,8,3
	.word	3182
	.byte	18
	.byte	'Ifx_CPU_PIETR',0,1,199,8,3
	.word	3423
	.byte	18
	.byte	'Ifx_CPU_PMA0',0,1,207,8,3
	.word	767
	.byte	18
	.byte	'Ifx_CPU_PMA1',0,1,215,8,3
	.word	893
	.byte	18
	.byte	'Ifx_CPU_PMA2',0,1,223,8,3
	.word	997
	.byte	18
	.byte	'Ifx_CPU_PSTR',0,1,231,8,3
	.word	2737
	.byte	18
	.byte	'Ifx_CPU_PSW',0,1,239,8,3
	.word	8575
	.byte	18
	.byte	'Ifx_CPU_SEGEN',0,1,247,8,3
	.word	510
	.byte	18
	.byte	'Ifx_CPU_SMACON',0,1,255,8,3
	.word	1382
	.byte	13,1,130,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	13746
	.byte	4,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_ACCENA',0,1,135,9,3
	.word	15907
	.byte	13,1,138,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	13829
	.byte	4,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_ACCENB',0,1,143,9,3
	.word	15977
	.byte	13,1,146,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	13920
	.byte	4,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,1,151,9,3
	.word	16047
	.byte	13,1,154,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	14011
	.byte	4,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,1,159,9,3
	.word	16121
	.byte	13,1,162,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	14110
	.byte	4,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,1,167,9,3
	.word	16195
	.byte	13,1,170,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	14217
	.byte	4,2,35,0,0,18
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,1,175,9,3
	.word	16265
	.byte	18
	.byte	'Ifx_CPU_SWEVT',0,1,183,9,3
	.word	7623
	.byte	18
	.byte	'Ifx_CPU_SYSCON',0,1,191,9,3
	.word	8899
	.byte	18
	.byte	'Ifx_CPU_TASK_ASI',0,1,199,9,3
	.word	630
	.byte	18
	.byte	'Ifx_CPU_TPS_CON',0,1,207,9,3
	.word	5562
	.byte	18
	.byte	'Ifx_CPU_TPS_TIMER',0,1,215,9,3
	.word	5650
	.byte	18
	.byte	'Ifx_CPU_TR_ADR',0,1,223,9,3
	.word	6136
	.byte	18
	.byte	'Ifx_CPU_TR_EVT',0,1,231,9,3
	.word	6052
	.byte	18
	.byte	'Ifx_CPU_TRIG_ACC',0,1,239,9,3
	.word	7836
	.byte	3
	.word	5008
	.byte	18
	.byte	'Ifx_CPU_CPR',0,1,254,9,3
	.word	16534
	.byte	3
	.word	4728
	.byte	18
	.byte	'Ifx_CPU_DPR',0,1,133,10,3
	.word	16560
	.byte	11
	.byte	'_Ifx_CPU_SPROT_RGN',0,1,136,10,25,16,14
	.byte	'LA',0
	.word	16195
	.byte	4,2,35,0,14
	.byte	'UA',0
	.word	16265
	.byte	4,2,35,4,14
	.byte	'ACCENA',0
	.word	16047
	.byte	4,2,35,8,14
	.byte	'ACCENB',0
	.word	16121
	.byte	4,2,35,12,0,3
	.word	16586
	.byte	18
	.byte	'Ifx_CPU_SPROT_RGN',0,1,142,10,3
	.word	16668
	.byte	3
	.word	5699
	.byte	18
	.byte	'Ifx_CPU_TPS',0,1,149,10,3
	.word	16700
	.byte	3
	.word	6176
	.byte	18
	.byte	'Ifx_CPU_TR',0,1,156,10,3
	.word	16726
	.byte	3
	.word	10149
	.byte	18
	.byte	'Ifx_CPU',0,1,133,11,3
	.word	16751
	.byte	11
	.byte	'_Ifx_SRC_SRCR_Bits',0,6,45,16,4,12
	.byte	'SRPN',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	345
	.byte	2,6,2,35,1,12
	.byte	'SRE',0,1
	.word	345
	.byte	1,5,2,35,1,12
	.byte	'TOS',0,1
	.word	345
	.byte	2,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	345
	.byte	3,0,2,35,1,12
	.byte	'ECC',0,1
	.word	345
	.byte	6,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	345
	.byte	2,0,2,35,2,12
	.byte	'SRR',0,1
	.word	345
	.byte	1,7,2,35,3,12
	.byte	'CLRR',0,1
	.word	345
	.byte	1,6,2,35,3,12
	.byte	'SETR',0,1
	.word	345
	.byte	1,5,2,35,3,12
	.byte	'IOV',0,1
	.word	345
	.byte	1,4,2,35,3,12
	.byte	'IOVCLR',0,1
	.word	345
	.byte	1,3,2,35,3,12
	.byte	'SWS',0,1
	.word	345
	.byte	1,2,2,35,3,12
	.byte	'SWSCLR',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SRC_SRCR_Bits',0,6,62,3
	.word	16773
	.byte	13,6,70,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16773
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SRC_SRCR',0,6,75,3
	.word	17089
	.byte	11
	.byte	'_Ifx_SRC_AGBT',0,6,86,25,4,14
	.byte	'SR',0
	.word	17089
	.byte	4,2,35,0,0,3
	.word	17149
	.byte	18
	.byte	'Ifx_SRC_AGBT',0,6,89,3
	.word	17181
	.byte	11
	.byte	'_Ifx_SRC_ASCLIN',0,6,92,25,12,14
	.byte	'TX',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'RX',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	17089
	.byte	4,2,35,8,0,3
	.word	17207
	.byte	18
	.byte	'Ifx_SRC_ASCLIN',0,6,97,3
	.word	17266
	.byte	11
	.byte	'_Ifx_SRC_BCUSPB',0,6,100,25,4,14
	.byte	'SBSRC',0
	.word	17089
	.byte	4,2,35,0,0,3
	.word	17294
	.byte	18
	.byte	'Ifx_SRC_BCUSPB',0,6,103,3
	.word	17331
	.byte	9,64
	.word	17089
	.byte	10,15,0,11
	.byte	'_Ifx_SRC_CAN',0,6,106,25,64,14
	.byte	'INT',0
	.word	17359
	.byte	64,2,35,0,0,3
	.word	17368
	.byte	18
	.byte	'Ifx_SRC_CAN',0,6,109,3
	.word	17400
	.byte	11
	.byte	'_Ifx_SRC_CCU6',0,6,112,25,16,14
	.byte	'SR0',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	17089
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	17089
	.byte	4,2,35,12,0,3
	.word	17425
	.byte	18
	.byte	'Ifx_SRC_CCU6',0,6,118,3
	.word	17497
	.byte	9,8
	.word	17089
	.byte	10,1,0,11
	.byte	'_Ifx_SRC_CERBERUS',0,6,121,25,8,14
	.byte	'SR',0
	.word	17523
	.byte	8,2,35,0,0,3
	.word	17532
	.byte	18
	.byte	'Ifx_SRC_CERBERUS',0,6,124,3
	.word	17568
	.byte	11
	.byte	'_Ifx_SRC_CIF',0,6,127,25,16,14
	.byte	'MI',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'MIEP',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'ISP',0
	.word	17089
	.byte	4,2,35,8,14
	.byte	'MJPEG',0
	.word	17089
	.byte	4,2,35,12,0,3
	.word	17598
	.byte	18
	.byte	'Ifx_SRC_CIF',0,6,133,1,3
	.word	17671
	.byte	11
	.byte	'_Ifx_SRC_CPU',0,6,136,1,25,4,14
	.byte	'SBSRC',0
	.word	17089
	.byte	4,2,35,0,0,3
	.word	17697
	.byte	18
	.byte	'Ifx_SRC_CPU',0,6,139,1,3
	.word	17732
	.byte	9,24
	.word	17089
	.byte	10,5,0,11
	.byte	'_Ifx_SRC_DAM',0,6,142,1,25,24,14
	.byte	'SR',0
	.word	17758
	.byte	24,2,35,0,0,3
	.word	17767
	.byte	18
	.byte	'Ifx_SRC_DAM',0,6,145,1,3
	.word	17799
	.byte	9,128,2
	.word	17089
	.byte	10,63,0,11
	.byte	'_Ifx_SRC_DMA',0,6,148,1,25,144,2,14
	.byte	'ERR',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'reserved_4',0
	.word	7876
	.byte	12,2,35,4,14
	.byte	'CH',0
	.word	17825
	.byte	128,2,2,35,16,0,3
	.word	17835
	.byte	18
	.byte	'Ifx_SRC_DMA',0,6,153,1,3
	.word	17902
	.byte	11
	.byte	'_Ifx_SRC_DSADC',0,6,156,1,25,8,14
	.byte	'SRM',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'SRA',0
	.word	17089
	.byte	4,2,35,4,0,3
	.word	17928
	.byte	18
	.byte	'Ifx_SRC_DSADC',0,6,160,1,3
	.word	17976
	.byte	11
	.byte	'_Ifx_SRC_EMEM',0,6,163,1,25,4,14
	.byte	'SR',0
	.word	17089
	.byte	4,2,35,0,0,3
	.word	18004
	.byte	18
	.byte	'Ifx_SRC_EMEM',0,6,166,1,3
	.word	18037
	.byte	9,40
	.word	345
	.byte	10,39,0,11
	.byte	'_Ifx_SRC_ERAY',0,6,169,1,25,80,14
	.byte	'INT',0
	.word	17523
	.byte	8,2,35,0,14
	.byte	'TINT',0
	.word	17523
	.byte	8,2,35,8,14
	.byte	'NDAT',0
	.word	17523
	.byte	8,2,35,16,14
	.byte	'MBSC',0
	.word	17523
	.byte	8,2,35,24,14
	.byte	'OBUSY',0
	.word	17089
	.byte	4,2,35,32,14
	.byte	'IBUSY',0
	.word	17089
	.byte	4,2,35,36,14
	.byte	'reserved_28',0
	.word	18064
	.byte	40,2,35,40,0,3
	.word	18073
	.byte	18
	.byte	'Ifx_SRC_ERAY',0,6,178,1,3
	.word	18200
	.byte	11
	.byte	'_Ifx_SRC_ETH',0,6,181,1,25,4,14
	.byte	'SR',0
	.word	17089
	.byte	4,2,35,0,0,3
	.word	18227
	.byte	18
	.byte	'Ifx_SRC_ETH',0,6,184,1,3
	.word	18259
	.byte	11
	.byte	'_Ifx_SRC_FCE',0,6,187,1,25,4,14
	.byte	'SR',0
	.word	17089
	.byte	4,2,35,0,0,3
	.word	18285
	.byte	18
	.byte	'Ifx_SRC_FCE',0,6,190,1,3
	.word	18317
	.byte	11
	.byte	'_Ifx_SRC_GPSR',0,6,193,1,25,32,14
	.byte	'SR0',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	17089
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	17089
	.byte	4,2,35,12,14
	.byte	'reserved_10',0
	.word	9840
	.byte	16,2,35,16,0,3
	.word	18343
	.byte	18
	.byte	'Ifx_SRC_GPSR',0,6,200,1,3
	.word	18437
	.byte	11
	.byte	'_Ifx_SRC_GPT12',0,6,203,1,25,48,14
	.byte	'CIRQ',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'T2',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'T3',0
	.word	17089
	.byte	4,2,35,8,14
	.byte	'T4',0
	.word	17089
	.byte	4,2,35,12,14
	.byte	'T5',0
	.word	17089
	.byte	4,2,35,16,14
	.byte	'T6',0
	.word	17089
	.byte	4,2,35,20,14
	.byte	'reserved_18',0
	.word	2413
	.byte	24,2,35,24,0,3
	.word	18464
	.byte	18
	.byte	'Ifx_SRC_GPT12',0,6,212,1,3
	.word	18581
	.byte	9,12
	.word	17089
	.byte	10,2,0,9,32
	.word	17089
	.byte	10,7,0,9,32
	.word	18618
	.byte	10,0,0,9,88
	.word	345
	.byte	10,87,0,9,108
	.word	17089
	.byte	10,26,0,9,96
	.word	345
	.byte	10,95,0,9,128,1
	.word	18618
	.byte	10,3,0,9,128,3
	.word	345
	.byte	10,255,2,0,9,96
	.word	18618
	.byte	10,2,0,9,160,3
	.word	345
	.byte	10,159,3,0,9,16
	.word	17089
	.byte	10,3,0,9,80
	.word	18704
	.byte	10,4,0,9,176,2
	.word	345
	.byte	10,175,2,0,9,48
	.word	345
	.byte	10,47,0,11
	.byte	'_Ifx_SRC_GTM',0,6,215,1,25,208,18,14
	.byte	'AEIIRQ',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'ARUIRQ',0
	.word	18609
	.byte	12,2,35,4,14
	.byte	'reserved_10',0
	.word	1759
	.byte	4,2,35,16,14
	.byte	'BRCIRQ',0
	.word	17089
	.byte	4,2,35,20,14
	.byte	'CMPIRQ',0
	.word	17089
	.byte	4,2,35,24,14
	.byte	'SPEIRQ',0
	.word	17523
	.byte	8,2,35,28,14
	.byte	'reserved_24',0
	.word	1161
	.byte	8,2,35,36,14
	.byte	'PSM',0
	.word	18627
	.byte	32,2,35,44,14
	.byte	'reserved_4C',0
	.word	18636
	.byte	88,2,35,76,14
	.byte	'DPLL',0
	.word	18645
	.byte	108,3,35,164,1,14
	.byte	'reserved_110',0
	.word	18654
	.byte	96,3,35,144,2,14
	.byte	'ERR',0
	.word	17089
	.byte	4,3,35,240,2,14
	.byte	'reserved_174',0
	.word	7876
	.byte	12,3,35,244,2,14
	.byte	'TIM',0
	.word	18663
	.byte	128,1,3,35,128,3,14
	.byte	'reserved_200',0
	.word	18673
	.byte	128,3,3,35,128,4,14
	.byte	'MCS',0
	.word	18663
	.byte	128,1,3,35,128,7,14
	.byte	'reserved_400',0
	.word	18673
	.byte	128,3,3,35,128,8,14
	.byte	'TOM',0
	.word	18684
	.byte	96,3,35,128,11,14
	.byte	'reserved_5E0',0
	.word	18693
	.byte	160,3,3,35,224,11,14
	.byte	'ATOM',0
	.word	18713
	.byte	80,3,35,128,15,14
	.byte	'reserved_7D0',0
	.word	18722
	.byte	176,2,3,35,208,15,14
	.byte	'MCSW0',0
	.word	18704
	.byte	16,3,35,128,18,14
	.byte	'reserved_910',0
	.word	18733
	.byte	48,3,35,144,18,14
	.byte	'MCSW1',0
	.word	18704
	.byte	16,3,35,192,18,0,3
	.word	18742
	.byte	18
	.byte	'Ifx_SRC_GTM',0,6,241,1,3
	.word	19204
	.byte	11
	.byte	'_Ifx_SRC_HSCT',0,6,244,1,25,4,14
	.byte	'SR',0
	.word	17089
	.byte	4,2,35,0,0,3
	.word	19230
	.byte	18
	.byte	'Ifx_SRC_HSCT',0,6,247,1,3
	.word	19263
	.byte	11
	.byte	'_Ifx_SRC_HSM',0,6,250,1,25,8,14
	.byte	'HSM',0
	.word	17523
	.byte	8,2,35,0,0,3
	.word	19290
	.byte	18
	.byte	'Ifx_SRC_HSM',0,6,253,1,3
	.word	19323
	.byte	11
	.byte	'_Ifx_SRC_HSSL',0,6,128,2,25,16,14
	.byte	'COK',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'RDI',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	17089
	.byte	4,2,35,8,14
	.byte	'TRG',0
	.word	17089
	.byte	4,2,35,12,0,3
	.word	19349
	.byte	18
	.byte	'Ifx_SRC_HSSL',0,6,134,2,3
	.word	19422
	.byte	9,56
	.word	345
	.byte	10,55,0,11
	.byte	'_Ifx_SRC_I2C',0,6,137,2,25,80,14
	.byte	'BREQ',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'LBREQ',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'SREQ',0
	.word	17089
	.byte	4,2,35,8,14
	.byte	'LSREQ',0
	.word	17089
	.byte	4,2,35,12,14
	.byte	'ERR',0
	.word	17089
	.byte	4,2,35,16,14
	.byte	'P',0
	.word	17089
	.byte	4,2,35,20,14
	.byte	'reserved_18',0
	.word	19449
	.byte	56,2,35,24,0,3
	.word	19458
	.byte	18
	.byte	'Ifx_SRC_I2C',0,6,146,2,3
	.word	19581
	.byte	11
	.byte	'_Ifx_SRC_LMU',0,6,149,2,25,4,14
	.byte	'SR',0
	.word	17089
	.byte	4,2,35,0,0,3
	.word	19607
	.byte	18
	.byte	'Ifx_SRC_LMU',0,6,152,2,3
	.word	19639
	.byte	11
	.byte	'_Ifx_SRC_MSC',0,6,155,2,25,20,14
	.byte	'SR0',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	17089
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	17089
	.byte	4,2,35,12,14
	.byte	'SR4',0
	.word	17089
	.byte	4,2,35,16,0,3
	.word	19665
	.byte	18
	.byte	'Ifx_SRC_MSC',0,6,162,2,3
	.word	19750
	.byte	11
	.byte	'_Ifx_SRC_PMU',0,6,165,2,25,4,14
	.byte	'SR',0
	.word	17089
	.byte	4,2,35,0,0,3
	.word	19776
	.byte	18
	.byte	'Ifx_SRC_PMU',0,6,168,2,3
	.word	19808
	.byte	11
	.byte	'_Ifx_SRC_PSI5',0,6,171,2,25,32,14
	.byte	'SR',0
	.word	18618
	.byte	32,2,35,0,0,3
	.word	19834
	.byte	18
	.byte	'Ifx_SRC_PSI5',0,6,174,2,3
	.word	19867
	.byte	11
	.byte	'_Ifx_SRC_PSI5S',0,6,177,2,25,32,14
	.byte	'SR',0
	.word	18618
	.byte	32,2,35,0,0,3
	.word	19894
	.byte	18
	.byte	'Ifx_SRC_PSI5S',0,6,180,2,3
	.word	19928
	.byte	11
	.byte	'_Ifx_SRC_QSPI',0,6,183,2,25,24,14
	.byte	'TX',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'RX',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	17089
	.byte	4,2,35,8,14
	.byte	'PT',0
	.word	17089
	.byte	4,2,35,12,14
	.byte	'reserved_10',0
	.word	1759
	.byte	4,2,35,16,14
	.byte	'U',0
	.word	17089
	.byte	4,2,35,20,0,3
	.word	19956
	.byte	18
	.byte	'Ifx_SRC_QSPI',0,6,191,2,3
	.word	20058
	.byte	11
	.byte	'_Ifx_SRC_SCU',0,6,194,2,25,20,14
	.byte	'DTS',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'ERU',0
	.word	18704
	.byte	16,2,35,4,0,3
	.word	20085
	.byte	18
	.byte	'Ifx_SRC_SCU',0,6,198,2,3
	.word	20131
	.byte	9,40
	.word	17089
	.byte	10,9,0,11
	.byte	'_Ifx_SRC_SENT',0,6,201,2,25,40,14
	.byte	'SR',0
	.word	20157
	.byte	40,2,35,0,0,3
	.word	20166
	.byte	18
	.byte	'Ifx_SRC_SENT',0,6,204,2,3
	.word	20199
	.byte	11
	.byte	'_Ifx_SRC_SMU',0,6,207,2,25,12,14
	.byte	'SR',0
	.word	18609
	.byte	12,2,35,0,0,3
	.word	20226
	.byte	18
	.byte	'Ifx_SRC_SMU',0,6,210,2,3
	.word	20258
	.byte	11
	.byte	'_Ifx_SRC_STM',0,6,213,2,25,8,14
	.byte	'SR0',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	17089
	.byte	4,2,35,4,0,3
	.word	20284
	.byte	18
	.byte	'Ifx_SRC_STM',0,6,217,2,3
	.word	20330
	.byte	11
	.byte	'_Ifx_SRC_VADCCG',0,6,220,2,25,16,14
	.byte	'SR0',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	17089
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	17089
	.byte	4,2,35,12,0,3
	.word	20356
	.byte	18
	.byte	'Ifx_SRC_VADCCG',0,6,226,2,3
	.word	20431
	.byte	11
	.byte	'_Ifx_SRC_VADCG',0,6,229,2,25,16,14
	.byte	'SR0',0
	.word	17089
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	17089
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	17089
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	17089
	.byte	4,2,35,12,0,3
	.word	20460
	.byte	18
	.byte	'Ifx_SRC_VADCG',0,6,235,2,3
	.word	20534
	.byte	11
	.byte	'_Ifx_SRC_XBAR',0,6,238,2,25,4,14
	.byte	'SRC',0
	.word	17089
	.byte	4,2,35,0,0,3
	.word	20562
	.byte	18
	.byte	'Ifx_SRC_XBAR',0,6,241,2,3
	.word	20596
	.byte	9,4
	.word	17149
	.byte	10,0,0,3
	.word	20623
	.byte	11
	.byte	'_Ifx_SRC_GAGBT',0,6,254,2,25,4,14
	.byte	'AGBT',0
	.word	20632
	.byte	4,2,35,0,0,3
	.word	20637
	.byte	18
	.byte	'Ifx_SRC_GAGBT',0,6,129,3,3
	.word	20673
	.byte	9,48
	.word	17207
	.byte	10,3,0,3
	.word	20701
	.byte	11
	.byte	'_Ifx_SRC_GASCLIN',0,6,132,3,25,48,14
	.byte	'ASCLIN',0
	.word	20710
	.byte	48,2,35,0,0,3
	.word	20715
	.byte	18
	.byte	'Ifx_SRC_GASCLIN',0,6,135,3,3
	.word	20755
	.byte	3
	.word	17294
	.byte	11
	.byte	'_Ifx_SRC_GBCU',0,6,138,3,25,4,14
	.byte	'SPB',0
	.word	20785
	.byte	4,2,35,0,0,3
	.word	20790
	.byte	18
	.byte	'Ifx_SRC_GBCU',0,6,141,3,3
	.word	20824
	.byte	9,64
	.word	17368
	.byte	10,0,0,3
	.word	20851
	.byte	11
	.byte	'_Ifx_SRC_GCAN',0,6,144,3,25,64,14
	.byte	'CAN',0
	.word	20860
	.byte	64,2,35,0,0,3
	.word	20865
	.byte	18
	.byte	'Ifx_SRC_GCAN',0,6,147,3,3
	.word	20899
	.byte	9,32
	.word	17425
	.byte	10,1,0,3
	.word	20926
	.byte	11
	.byte	'_Ifx_SRC_GCCU6',0,6,150,3,25,32,14
	.byte	'CCU6',0
	.word	20935
	.byte	32,2,35,0,0,3
	.word	20940
	.byte	18
	.byte	'Ifx_SRC_GCCU6',0,6,153,3,3
	.word	20976
	.byte	3
	.word	17532
	.byte	11
	.byte	'_Ifx_SRC_GCERBERUS',0,6,156,3,25,8,14
	.byte	'CERBERUS',0
	.word	21004
	.byte	8,2,35,0,0,3
	.word	21009
	.byte	18
	.byte	'Ifx_SRC_GCERBERUS',0,6,159,3,3
	.word	21053
	.byte	9,16
	.word	17598
	.byte	10,0,0,3
	.word	21085
	.byte	11
	.byte	'_Ifx_SRC_GCIF',0,6,162,3,25,16,14
	.byte	'CIF',0
	.word	21094
	.byte	16,2,35,0,0,3
	.word	21099
	.byte	18
	.byte	'Ifx_SRC_GCIF',0,6,165,3,3
	.word	21133
	.byte	9,12
	.word	17697
	.byte	10,2,0,3
	.word	21160
	.byte	11
	.byte	'_Ifx_SRC_GCPU',0,6,168,3,25,12,14
	.byte	'CPU',0
	.word	21169
	.byte	12,2,35,0,0,3
	.word	21174
	.byte	18
	.byte	'Ifx_SRC_GCPU',0,6,171,3,3
	.word	21208
	.byte	9,24
	.word	17767
	.byte	10,0,0,3
	.word	21235
	.byte	11
	.byte	'_Ifx_SRC_GDAM',0,6,174,3,25,24,14
	.byte	'DAM',0
	.word	21244
	.byte	24,2,35,0,0,3
	.word	21249
	.byte	18
	.byte	'Ifx_SRC_GDAM',0,6,177,3,3
	.word	21283
	.byte	9,144,2
	.word	17835
	.byte	10,0,0,3
	.word	21310
	.byte	11
	.byte	'_Ifx_SRC_GDMA',0,6,180,3,25,144,2,14
	.byte	'DMA',0
	.word	21320
	.byte	144,2,2,35,0,0,3
	.word	21325
	.byte	18
	.byte	'Ifx_SRC_GDMA',0,6,183,3,3
	.word	21361
	.byte	9,48
	.word	17928
	.byte	10,5,0,3
	.word	21388
	.byte	11
	.byte	'_Ifx_SRC_GDSADC',0,6,186,3,25,48,14
	.byte	'DSADC',0
	.word	21397
	.byte	48,2,35,0,0,3
	.word	21402
	.byte	18
	.byte	'Ifx_SRC_GDSADC',0,6,189,3,3
	.word	21440
	.byte	9,4
	.word	18004
	.byte	10,0,0,3
	.word	21469
	.byte	11
	.byte	'_Ifx_SRC_GEMEM',0,6,192,3,25,4,14
	.byte	'EMEM',0
	.word	21478
	.byte	4,2,35,0,0,3
	.word	21483
	.byte	18
	.byte	'Ifx_SRC_GEMEM',0,6,195,3,3
	.word	21519
	.byte	9,80
	.word	18073
	.byte	10,0,0,3
	.word	21547
	.byte	11
	.byte	'_Ifx_SRC_GERAY',0,6,198,3,25,80,14
	.byte	'ERAY',0
	.word	21556
	.byte	80,2,35,0,0,3
	.word	21561
	.byte	18
	.byte	'Ifx_SRC_GERAY',0,6,201,3,3
	.word	21597
	.byte	9,4
	.word	18227
	.byte	10,0,0,3
	.word	21625
	.byte	11
	.byte	'_Ifx_SRC_GETH',0,6,204,3,25,4,14
	.byte	'ETH',0
	.word	21634
	.byte	4,2,35,0,0,3
	.word	21639
	.byte	18
	.byte	'Ifx_SRC_GETH',0,6,207,3,3
	.word	21673
	.byte	9,4
	.word	18285
	.byte	10,0,0,3
	.word	21700
	.byte	11
	.byte	'_Ifx_SRC_GFCE',0,6,210,3,25,4,14
	.byte	'FCE',0
	.word	21709
	.byte	4,2,35,0,0,3
	.word	21714
	.byte	18
	.byte	'Ifx_SRC_GFCE',0,6,213,3,3
	.word	21748
	.byte	9,96
	.word	18343
	.byte	10,2,0,3
	.word	21775
	.byte	11
	.byte	'_Ifx_SRC_GGPSR',0,6,216,3,25,96,14
	.byte	'GPSR',0
	.word	21784
	.byte	96,2,35,0,0,3
	.word	21789
	.byte	18
	.byte	'Ifx_SRC_GGPSR',0,6,219,3,3
	.word	21825
	.byte	9,48
	.word	18464
	.byte	10,0,0,3
	.word	21853
	.byte	11
	.byte	'_Ifx_SRC_GGPT12',0,6,222,3,25,48,14
	.byte	'GPT12',0
	.word	21862
	.byte	48,2,35,0,0,3
	.word	21867
	.byte	18
	.byte	'Ifx_SRC_GGPT12',0,6,225,3,3
	.word	21905
	.byte	9,208,18
	.word	18742
	.byte	10,0,0,3
	.word	21934
	.byte	11
	.byte	'_Ifx_SRC_GGTM',0,6,228,3,25,208,18,14
	.byte	'GTM',0
	.word	21944
	.byte	208,18,2,35,0,0,3
	.word	21949
	.byte	18
	.byte	'Ifx_SRC_GGTM',0,6,231,3,3
	.word	21985
	.byte	9,4
	.word	19230
	.byte	10,0,0,3
	.word	22012
	.byte	11
	.byte	'_Ifx_SRC_GHSCT',0,6,234,3,25,4,14
	.byte	'HSCT',0
	.word	22021
	.byte	4,2,35,0,0,3
	.word	22026
	.byte	18
	.byte	'Ifx_SRC_GHSCT',0,6,237,3,3
	.word	22062
	.byte	9,8
	.word	19290
	.byte	10,0,0,3
	.word	22090
	.byte	11
	.byte	'_Ifx_SRC_GHSM',0,6,240,3,25,8,14
	.byte	'HSM',0
	.word	22099
	.byte	8,2,35,0,0,3
	.word	22104
	.byte	18
	.byte	'Ifx_SRC_GHSM',0,6,243,3,3
	.word	22138
	.byte	9,64
	.word	19349
	.byte	10,3,0,3
	.word	22165
	.byte	11
	.byte	'_Ifx_SRC_GHSSL',0,6,246,3,25,68,14
	.byte	'HSSL',0
	.word	22174
	.byte	64,2,35,0,14
	.byte	'EXI',0
	.word	17089
	.byte	4,2,35,64,0,3
	.word	22179
	.byte	18
	.byte	'Ifx_SRC_GHSSL',0,6,250,3,3
	.word	22228
	.byte	9,80
	.word	19458
	.byte	10,0,0,3
	.word	22256
	.byte	11
	.byte	'_Ifx_SRC_GI2C',0,6,253,3,25,80,14
	.byte	'I2C',0
	.word	22265
	.byte	80,2,35,0,0,3
	.word	22270
	.byte	18
	.byte	'Ifx_SRC_GI2C',0,6,128,4,3
	.word	22304
	.byte	9,4
	.word	19607
	.byte	10,0,0,3
	.word	22331
	.byte	11
	.byte	'_Ifx_SRC_GLMU',0,6,131,4,25,4,14
	.byte	'LMU',0
	.word	22340
	.byte	4,2,35,0,0,3
	.word	22345
	.byte	18
	.byte	'Ifx_SRC_GLMU',0,6,134,4,3
	.word	22379
	.byte	9,40
	.word	19665
	.byte	10,1,0,3
	.word	22406
	.byte	11
	.byte	'_Ifx_SRC_GMSC',0,6,137,4,25,40,14
	.byte	'MSC',0
	.word	22415
	.byte	40,2,35,0,0,3
	.word	22420
	.byte	18
	.byte	'Ifx_SRC_GMSC',0,6,140,4,3
	.word	22454
	.byte	9,8
	.word	19776
	.byte	10,1,0,3
	.word	22481
	.byte	11
	.byte	'_Ifx_SRC_GPMU',0,6,143,4,25,8,14
	.byte	'PMU',0
	.word	22490
	.byte	8,2,35,0,0,3
	.word	22495
	.byte	18
	.byte	'Ifx_SRC_GPMU',0,6,146,4,3
	.word	22529
	.byte	9,32
	.word	19834
	.byte	10,0,0,3
	.word	22556
	.byte	11
	.byte	'_Ifx_SRC_GPSI5',0,6,149,4,25,32,14
	.byte	'PSI5',0
	.word	22565
	.byte	32,2,35,0,0,3
	.word	22570
	.byte	18
	.byte	'Ifx_SRC_GPSI5',0,6,152,4,3
	.word	22606
	.byte	9,32
	.word	19894
	.byte	10,0,0,3
	.word	22634
	.byte	11
	.byte	'_Ifx_SRC_GPSI5S',0,6,155,4,25,32,14
	.byte	'PSI5S',0
	.word	22643
	.byte	32,2,35,0,0,3
	.word	22648
	.byte	18
	.byte	'Ifx_SRC_GPSI5S',0,6,158,4,3
	.word	22686
	.byte	9,96
	.word	19956
	.byte	10,3,0,3
	.word	22715
	.byte	11
	.byte	'_Ifx_SRC_GQSPI',0,6,161,4,25,96,14
	.byte	'QSPI',0
	.word	22724
	.byte	96,2,35,0,0,3
	.word	22729
	.byte	18
	.byte	'Ifx_SRC_GQSPI',0,6,164,4,3
	.word	22765
	.byte	3
	.word	20085
	.byte	11
	.byte	'_Ifx_SRC_GSCU',0,6,167,4,25,20,14
	.byte	'SCU',0
	.word	22793
	.byte	20,2,35,0,0,3
	.word	22798
	.byte	18
	.byte	'Ifx_SRC_GSCU',0,6,170,4,3
	.word	22832
	.byte	9,40
	.word	20166
	.byte	10,0,0,3
	.word	22859
	.byte	11
	.byte	'_Ifx_SRC_GSENT',0,6,173,4,25,40,14
	.byte	'SENT',0
	.word	22868
	.byte	40,2,35,0,0,3
	.word	22873
	.byte	18
	.byte	'Ifx_SRC_GSENT',0,6,176,4,3
	.word	22909
	.byte	9,12
	.word	20226
	.byte	10,0,0,3
	.word	22937
	.byte	11
	.byte	'_Ifx_SRC_GSMU',0,6,179,4,25,12,14
	.byte	'SMU',0
	.word	22946
	.byte	12,2,35,0,0,3
	.word	22951
	.byte	18
	.byte	'Ifx_SRC_GSMU',0,6,182,4,3
	.word	22985
	.byte	9,24
	.word	20284
	.byte	10,2,0,3
	.word	23012
	.byte	11
	.byte	'_Ifx_SRC_GSTM',0,6,185,4,25,24,14
	.byte	'STM',0
	.word	23021
	.byte	24,2,35,0,0,3
	.word	23026
	.byte	18
	.byte	'Ifx_SRC_GSTM',0,6,188,4,3
	.word	23060
	.byte	9,128,1
	.word	20460
	.byte	10,7,0,3
	.word	23087
	.byte	9,160,1
	.word	345
	.byte	10,159,1,0,9,32
	.word	20356
	.byte	10,1,0,3
	.word	23113
	.byte	11
	.byte	'_Ifx_SRC_GVADC',0,6,191,4,25,192,2,14
	.byte	'G',0
	.word	23097
	.byte	128,1,2,35,0,14
	.byte	'reserved_80',0
	.word	23102
	.byte	160,1,3,35,128,1,14
	.byte	'CG',0
	.word	23122
	.byte	32,3,35,160,2,0,3
	.word	23127
	.byte	18
	.byte	'Ifx_SRC_GVADC',0,6,196,4,3
	.word	23198
	.byte	3
	.word	20562
	.byte	11
	.byte	'_Ifx_SRC_GXBAR',0,6,199,4,25,4,14
	.byte	'XBAR',0
	.word	23226
	.byte	4,2,35,0,0,3
	.word	23231
	.byte	18
	.byte	'Ifx_SRC_GXBAR',0,6,202,4,3
	.word	23267
	.byte	11
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,7,45,16,4,12
	.byte	'EN0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	345
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	345
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	345
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	345
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	345
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	345
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	345
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	345
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	345
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	345
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	345
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	345
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	345
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	345
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	345
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	345
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	345
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	345
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	345
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_ACCEN0_Bits',0,7,79,3
	.word	23295
	.byte	11
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,7,82,16,4,12
	.byte	'reserved_0',0,4
	.word	204
	.byte	32,0,2,35,0,0,18
	.byte	'Ifx_SCU_ACCEN1_Bits',0,7,85,3
	.word	23852
	.byte	11
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,7,88,16,4,12
	.byte	'STM0DIS',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'STM1DIS',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'STM2DIS',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,4
	.word	204
	.byte	29,0,2,35,0,0,18
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,7,94,3
	.word	23929
	.byte	11
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,7,97,16,4,12
	.byte	'BAUD1DIV',0,1
	.word	345
	.byte	4,4,2,35,0,12
	.byte	'BAUD2DIV',0,1
	.word	345
	.byte	4,0,2,35,0,12
	.byte	'SRIDIV',0,1
	.word	345
	.byte	4,4,2,35,1,12
	.byte	'LPDIV',0,1
	.word	345
	.byte	4,0,2,35,1,12
	.byte	'SPBDIV',0,1
	.word	345
	.byte	4,4,2,35,2,12
	.byte	'FSI2DIV',0,1
	.word	345
	.byte	2,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	345
	.byte	2,0,2,35,2,12
	.byte	'FSIDIV',0,1
	.word	345
	.byte	2,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	345
	.byte	2,4,2,35,3,12
	.byte	'CLKSEL',0,1
	.word	345
	.byte	2,2,2,35,3,12
	.byte	'UP',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_CCUCON0_Bits',0,7,111,3
	.word	24065
	.byte	11
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,7,114,16,4,12
	.byte	'CANDIV',0,1
	.word	345
	.byte	4,4,2,35,0,12
	.byte	'ERAYDIV',0,1
	.word	345
	.byte	4,0,2,35,0,12
	.byte	'STMDIV',0,1
	.word	345
	.byte	4,4,2,35,1,12
	.byte	'GTMDIV',0,1
	.word	345
	.byte	4,0,2,35,1,12
	.byte	'ETHDIV',0,1
	.word	345
	.byte	4,4,2,35,2,12
	.byte	'ASCLINFDIV',0,1
	.word	345
	.byte	4,0,2,35,2,12
	.byte	'ASCLINSDIV',0,1
	.word	345
	.byte	4,4,2,35,3,12
	.byte	'INSEL',0,1
	.word	345
	.byte	2,2,2,35,3,12
	.byte	'UP',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_CCUCON1_Bits',0,7,126,3
	.word	24345
	.byte	11
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,7,129,1,16,4,12
	.byte	'BBBDIV',0,1
	.word	345
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	204
	.byte	26,2,2,35,0,12
	.byte	'UP',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_CCUCON2_Bits',0,7,135,1,3
	.word	24583
	.byte	11
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,7,138,1,16,4,12
	.byte	'PLLDIV',0,1
	.word	345
	.byte	6,2,2,35,0,12
	.byte	'PLLSEL',0,1
	.word	345
	.byte	2,0,2,35,0,12
	.byte	'PLLERAYDIV',0,1
	.word	345
	.byte	6,2,2,35,1,12
	.byte	'PLLERAYSEL',0,1
	.word	345
	.byte	2,0,2,35,1,12
	.byte	'SRIDIV',0,1
	.word	345
	.byte	6,2,2,35,2,12
	.byte	'SRISEL',0,1
	.word	345
	.byte	2,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	5,3,2,35,3,12
	.byte	'SLCK',0,1
	.word	345
	.byte	1,2,2,35,3,12
	.byte	'UP',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_CCUCON3_Bits',0,7,150,1,3
	.word	24711
	.byte	11
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,7,153,1,16,4,12
	.byte	'SPBDIV',0,1
	.word	345
	.byte	6,2,2,35,0,12
	.byte	'SPBSEL',0,1
	.word	345
	.byte	2,0,2,35,0,12
	.byte	'GTMDIV',0,1
	.word	345
	.byte	6,2,2,35,1,12
	.byte	'GTMSEL',0,1
	.word	345
	.byte	2,0,2,35,1,12
	.byte	'STMDIV',0,1
	.word	345
	.byte	6,2,2,35,2,12
	.byte	'STMSEL',0,1
	.word	345
	.byte	2,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	5,3,2,35,3,12
	.byte	'SLCK',0,1
	.word	345
	.byte	1,2,2,35,3,12
	.byte	'UP',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_CCUCON4_Bits',0,7,165,1,3
	.word	24954
	.byte	11
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,7,168,1,16,4,12
	.byte	'MAXDIV',0,1
	.word	345
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	204
	.byte	26,2,2,35,0,12
	.byte	'UP',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_CCUCON5_Bits',0,7,174,1,3
	.word	25189
	.byte	11
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,7,177,1,16,4,12
	.byte	'CPU0DIV',0,1
	.word	345
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	204
	.byte	26,0,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON6_Bits',0,7,181,1,3
	.word	25317
	.byte	11
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,7,184,1,16,4,12
	.byte	'CPU1DIV',0,1
	.word	345
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	204
	.byte	26,0,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON7_Bits',0,7,188,1,3
	.word	25417
	.byte	11
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,7,191,1,16,4,12
	.byte	'CPU2DIV',0,1
	.word	345
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	204
	.byte	26,0,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON8_Bits',0,7,195,1,3
	.word	25517
	.byte	11
	.byte	'_Ifx_SCU_CHIPID_Bits',0,7,198,1,16,4,12
	.byte	'CHREV',0,1
	.word	345
	.byte	6,2,2,35,0,12
	.byte	'CHTEC',0,1
	.word	345
	.byte	2,0,2,35,0,12
	.byte	'CHID',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'EEA',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'UCODE',0,1
	.word	345
	.byte	7,0,2,35,2,12
	.byte	'FSIZE',0,1
	.word	345
	.byte	4,4,2,35,3,12
	.byte	'SP',0,1
	.word	345
	.byte	2,2,2,35,3,12
	.byte	'SEC',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_CHIPID_Bits',0,7,209,1,3
	.word	25617
	.byte	11
	.byte	'_Ifx_SCU_DTSCON_Bits',0,7,212,1,16,4,12
	.byte	'PWD',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'START',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	345
	.byte	2,4,2,35,0,12
	.byte	'CAL',0,4
	.word	204
	.byte	22,6,2,35,0,12
	.byte	'reserved_26',0,1
	.word	345
	.byte	5,1,2,35,3,12
	.byte	'SLCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_DTSCON_Bits',0,7,220,1,3
	.word	25825
	.byte	11
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,7,223,1,16,4,12
	.byte	'LOWER',0,2
	.word	12048
	.byte	10,6,2,35,0,12
	.byte	'reserved_10',0,1
	.word	345
	.byte	5,1,2,35,1,12
	.byte	'LLU',0,1
	.word	345
	.byte	1,0,2,35,1,12
	.byte	'UPPER',0,2
	.word	12048
	.byte	10,6,2,35,2,12
	.byte	'reserved_26',0,1
	.word	345
	.byte	4,2,2,35,3,12
	.byte	'SLCK',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'UOF',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_DTSLIM_Bits',0,7,232,1,3
	.word	25990
	.byte	11
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,7,235,1,16,4,12
	.byte	'RESULT',0,2
	.word	12048
	.byte	10,6,2,35,0,12
	.byte	'reserved_10',0,1
	.word	345
	.byte	4,2,2,35,1,12
	.byte	'RDY',0,1
	.word	345
	.byte	1,1,2,35,1,12
	.byte	'BUSY',0,1
	.word	345
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,7,242,1,3
	.word	26173
	.byte	11
	.byte	'_Ifx_SCU_EICR_Bits',0,7,245,1,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	4,4,2,35,0,12
	.byte	'EXIS0',0,1
	.word	345
	.byte	3,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'FEN0',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'REN0',0,1
	.word	345
	.byte	1,6,2,35,1,12
	.byte	'LDEN0',0,1
	.word	345
	.byte	1,5,2,35,1,12
	.byte	'EIEN0',0,1
	.word	345
	.byte	1,4,2,35,1,12
	.byte	'INP0',0,1
	.word	345
	.byte	3,1,2,35,1,12
	.byte	'reserved_15',0,4
	.word	204
	.byte	5,12,2,35,0,12
	.byte	'EXIS1',0,1
	.word	345
	.byte	3,1,2,35,2,12
	.byte	'reserved_23',0,1
	.word	345
	.byte	1,0,2,35,2,12
	.byte	'FEN1',0,1
	.word	345
	.byte	1,7,2,35,3,12
	.byte	'REN1',0,1
	.word	345
	.byte	1,6,2,35,3,12
	.byte	'LDEN1',0,1
	.word	345
	.byte	1,5,2,35,3,12
	.byte	'EIEN1',0,1
	.word	345
	.byte	1,4,2,35,3,12
	.byte	'INP1',0,1
	.word	345
	.byte	3,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EICR_Bits',0,7,136,2,3
	.word	26327
	.byte	11
	.byte	'_Ifx_SCU_EIFR_Bits',0,7,139,2,16,4,12
	.byte	'INTF0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'INTF1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'INTF2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'INTF3',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'INTF4',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'INTF5',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'INTF6',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'INTF7',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	204
	.byte	24,0,2,35,0,0,18
	.byte	'Ifx_SCU_EIFR_Bits',0,7,150,2,3
	.word	26691
	.byte	11
	.byte	'_Ifx_SCU_EMSR_Bits',0,7,153,2,16,4,12
	.byte	'POL',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'MODE',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'ENON',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'PSEL',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,2
	.word	12048
	.byte	12,0,2,35,0,12
	.byte	'EMSF',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'SEMSF',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	345
	.byte	6,0,2,35,2,12
	.byte	'EMSFM',0,1
	.word	345
	.byte	2,6,2,35,3,12
	.byte	'SEMSFM',0,1
	.word	345
	.byte	2,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	345
	.byte	4,0,2,35,3,0,18
	.byte	'Ifx_SCU_EMSR_Bits',0,7,166,2,3
	.word	26902
	.byte	11
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,7,169,2,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	7,1,2,35,0,12
	.byte	'EDCON',0,2
	.word	12048
	.byte	2,7,2,35,0,12
	.byte	'reserved_9',0,4
	.word	204
	.byte	23,0,2,35,0,0,18
	.byte	'Ifx_SCU_ESRCFG_Bits',0,7,174,2,3
	.word	27154
	.byte	11
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,7,177,2,16,4,12
	.byte	'ARI',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'ARC',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	204
	.byte	30,0,2,35,0,0,18
	.byte	'Ifx_SCU_ESROCFG_Bits',0,7,182,2,3
	.word	27272
	.byte	11
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,7,185,2,16,4,12
	.byte	'reserved_0',0,4
	.word	204
	.byte	28,4,2,35,0,12
	.byte	'EVR13OFF',0,1
	.word	345
	.byte	1,3,2,35,3,12
	.byte	'BPEVR13OFF',0,1
	.word	345
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVR13CON_Bits',0,7,192,2,3
	.word	27383
	.byte	11
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,7,195,2,16,4,12
	.byte	'reserved_0',0,4
	.word	204
	.byte	28,4,2,35,0,12
	.byte	'EVR33OFF',0,1
	.word	345
	.byte	1,3,2,35,3,12
	.byte	'BPEVR33OFF',0,1
	.word	345
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVR33CON_Bits',0,7,202,2,3
	.word	27546
	.byte	11
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,7,205,2,16,4,12
	.byte	'ADC13V',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'ADC33V',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'ADCSWDV',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	7,1,2,35,3,12
	.byte	'VAL',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,7,212,2,3
	.word	27709
	.byte	11
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,7,215,2,16,4,12
	.byte	'DVS13TRIM',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'DVS33TRIM',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	7,1,2,35,3,12
	.byte	'VAL',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,7,222,2,3
	.word	27867
	.byte	11
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,7,225,2,16,4,12
	.byte	'EVR13OVMOD',0,1
	.word	345
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	345
	.byte	2,4,2,35,0,12
	.byte	'EVR13UVMOD',0,1
	.word	345
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	345
	.byte	2,0,2,35,0,12
	.byte	'EVR33OVMOD',0,1
	.word	345
	.byte	2,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	345
	.byte	2,4,2,35,1,12
	.byte	'EVR33UVMOD',0,1
	.word	345
	.byte	2,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	345
	.byte	2,0,2,35,1,12
	.byte	'SWDOVMOD',0,1
	.word	345
	.byte	2,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	345
	.byte	2,4,2,35,2,12
	.byte	'SWDUVMOD',0,1
	.word	345
	.byte	2,2,2,35,2,12
	.byte	'reserved_22',0,2
	.word	12048
	.byte	8,2,2,35,2,12
	.byte	'SLCK',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,7,241,2,3
	.word	28032
	.byte	11
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,7,244,2,16,4,12
	.byte	'EVR13OVVAL',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'EVR33OVVAL',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'SWDOVVAL',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	6,2,2,35,3,12
	.byte	'SLCK',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVROVMON_Bits',0,7,252,2,3
	.word	28400
	.byte	11
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,7,255,2,16,4,12
	.byte	'RST13TRIM',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	204
	.byte	16,8,2,35,0,12
	.byte	'RST13OFF',0,1
	.word	345
	.byte	1,7,2,35,3,12
	.byte	'BPRST13OFF',0,1
	.word	345
	.byte	1,6,2,35,3,12
	.byte	'RST33OFF',0,1
	.word	345
	.byte	1,5,2,35,3,12
	.byte	'BPRST33OFF',0,1
	.word	345
	.byte	1,4,2,35,3,12
	.byte	'RSTSWDOFF',0,1
	.word	345
	.byte	1,3,2,35,3,12
	.byte	'BPRSTSWDOFF',0,1
	.word	345
	.byte	1,2,2,35,3,12
	.byte	'SLCK',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,7,139,3,3
	.word	28579
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,7,142,3,16,4,12
	.byte	'SD5P',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'SD5I',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'SD5D',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,7,149,3,3
	.word	28844
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,7,152,3,16,4,12
	.byte	'SD33P',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'SD33I',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'SD33D',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,7,159,3,3
	.word	28997
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,7,162,3,16,4,12
	.byte	'CT5REG0',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'CT5REG1',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'CT5REG2',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,7,169,3,3
	.word	29153
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,7,172,3,16,4,12
	.byte	'CT5REG3',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'CT5REG4',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	15,1,2,35,2,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,7,178,3,3
	.word	29315
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,7,181,3,16,4,12
	.byte	'CT33REG0',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'CT33REG1',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'CT33REG2',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,7,188,3,3
	.word	29458
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,7,191,3,16,4,12
	.byte	'CT33REG3',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'CT33REG4',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	15,1,2,35,2,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,7,197,3,3
	.word	29623
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,7,200,3,16,4,12
	.byte	'SDFREQSPRD',0,2
	.word	12048
	.byte	16,0,2,35,0,12
	.byte	'SDFREQ',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'SDSTEP',0,1
	.word	345
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	345
	.byte	2,2,2,35,3,12
	.byte	'SDSAMPLE',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,7,208,3,3
	.word	29768
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,7,211,3,16,4,12
	.byte	'DRVP',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'SDMINMAXDC',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'DRVN',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'SDLUT',0,1
	.word	345
	.byte	6,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,7,219,3,3
	.word	29949
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,7,222,3,16,4,12
	.byte	'SDPWMPRE',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'SDPID',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'SDVOKLVL',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	7,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,7,229,3,3
	.word	30123
	.byte	11
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,7,232,3,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'SYNCDIV',0,1
	.word	345
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	204
	.byte	20,1,2,35,0,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,7,238,3,3
	.word	30283
	.byte	11
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,7,241,3,16,4,12
	.byte	'EVR13',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'OV13',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'EVR33',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'OV33',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'OVSWD',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'UV13',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'UV33',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'UVSWD',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'EXTPASS13',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'EXTPASS33',0,1
	.word	345
	.byte	1,6,2,35,1,12
	.byte	'BGPROK',0,1
	.word	345
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	204
	.byte	21,0,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,7,255,3,3
	.word	30427
	.byte	11
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,7,130,4,16,4,12
	.byte	'EVR13TRIM',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'SDVOUTSEL',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	14,2,2,35,2,12
	.byte	'SLCK',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,7,137,4,3
	.word	30701
	.byte	11
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,7,140,4,16,4,12
	.byte	'EVR13UVVAL',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'EVR33UVVAL',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'SWDUVVAL',0,1
	.word	345
	.byte	8,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	6,2,2,35,3,12
	.byte	'SLCK',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,7,148,4,3
	.word	30856
	.byte	11
	.byte	'_Ifx_SCU_EXTCON_Bits',0,7,151,4,16,4,12
	.byte	'EN0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'SEL0',0,1
	.word	345
	.byte	4,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	12048
	.byte	10,0,2,35,0,12
	.byte	'EN1',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'NSEL',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'SEL1',0,1
	.word	345
	.byte	4,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	345
	.byte	2,0,2,35,2,12
	.byte	'DIV1',0,1
	.word	345
	.byte	8,0,2,35,3,0,18
	.byte	'Ifx_SCU_EXTCON_Bits',0,7,162,4,3
	.word	31035
	.byte	11
	.byte	'_Ifx_SCU_FDR_Bits',0,7,165,4,16,4,12
	.byte	'STEP',0,2
	.word	12048
	.byte	10,6,2,35,0,12
	.byte	'reserved_10',0,1
	.word	345
	.byte	4,2,2,35,1,12
	.byte	'DM',0,1
	.word	345
	.byte	2,0,2,35,1,12
	.byte	'RESULT',0,2
	.word	12048
	.byte	10,6,2,35,2,12
	.byte	'reserved_26',0,1
	.word	345
	.byte	5,1,2,35,3,12
	.byte	'DISCLK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_FDR_Bits',0,7,173,4,3
	.word	31253
	.byte	11
	.byte	'_Ifx_SCU_FMR_Bits',0,7,176,4,16,4,12
	.byte	'FS0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'FS1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'FS2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'FS3',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'FS4',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'FS5',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'FS6',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'FS7',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'FC0',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'FC1',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'FC2',0,1
	.word	345
	.byte	1,5,2,35,2,12
	.byte	'FC3',0,1
	.word	345
	.byte	1,4,2,35,2,12
	.byte	'FC4',0,1
	.word	345
	.byte	1,3,2,35,2,12
	.byte	'FC5',0,1
	.word	345
	.byte	1,2,2,35,2,12
	.byte	'FC6',0,1
	.word	345
	.byte	1,1,2,35,2,12
	.byte	'FC7',0,1
	.word	345
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	8,0,2,35,3,0,18
	.byte	'Ifx_SCU_FMR_Bits',0,7,196,4,3
	.word	31416
	.byte	11
	.byte	'_Ifx_SCU_ID_Bits',0,7,199,4,16,4,12
	.byte	'MODREV',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_ID_Bits',0,7,204,4,3
	.word	31752
	.byte	11
	.byte	'_Ifx_SCU_IGCR_Bits',0,7,207,4,16,4,12
	.byte	'IPEN00',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'IPEN01',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'IPEN02',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'IPEN03',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'IPEN04',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'IPEN05',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'IPEN06',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'IPEN07',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	345
	.byte	5,3,2,35,1,12
	.byte	'GEEN0',0,1
	.word	345
	.byte	1,2,2,35,1,12
	.byte	'IGP0',0,1
	.word	345
	.byte	2,0,2,35,1,12
	.byte	'IPEN10',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'IPEN11',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'IPEN12',0,1
	.word	345
	.byte	1,5,2,35,2,12
	.byte	'IPEN13',0,1
	.word	345
	.byte	1,4,2,35,2,12
	.byte	'IPEN14',0,1
	.word	345
	.byte	1,3,2,35,2,12
	.byte	'IPEN15',0,1
	.word	345
	.byte	1,2,2,35,2,12
	.byte	'IPEN16',0,1
	.word	345
	.byte	1,1,2,35,2,12
	.byte	'IPEN17',0,1
	.word	345
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	5,3,2,35,3,12
	.byte	'GEEN1',0,1
	.word	345
	.byte	1,2,2,35,3,12
	.byte	'IGP1',0,1
	.word	345
	.byte	2,0,2,35,3,0,18
	.byte	'Ifx_SCU_IGCR_Bits',0,7,231,4,3
	.word	31859
	.byte	11
	.byte	'_Ifx_SCU_IN_Bits',0,7,234,4,16,4,12
	.byte	'P0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	204
	.byte	30,0,2,35,0,0,18
	.byte	'Ifx_SCU_IN_Bits',0,7,239,4,3
	.word	32311
	.byte	11
	.byte	'_Ifx_SCU_IOCR_Bits',0,7,242,4,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	4,4,2,35,0,12
	.byte	'PC0',0,1
	.word	345
	.byte	4,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	345
	.byte	4,4,2,35,1,12
	.byte	'PC1',0,1
	.word	345
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_IOCR_Bits',0,7,249,4,3
	.word	32410
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,7,252,4,16,4,12
	.byte	'LBISTREQ',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'LBISTREQP',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'PATTERNS',0,2
	.word	12048
	.byte	14,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,7,130,5,3
	.word	32560
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,7,133,5,16,4,12
	.byte	'SEED',0,4
	.word	204
	.byte	23,9,2,35,0,12
	.byte	'reserved_23',0,1
	.word	345
	.byte	1,0,2,35,2,12
	.byte	'SPLITSH',0,1
	.word	345
	.byte	3,5,2,35,3,12
	.byte	'BODY',0,1
	.word	345
	.byte	1,4,2,35,3,12
	.byte	'LBISTFREQU',0,1
	.word	345
	.byte	4,0,2,35,3,0,18
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,7,140,5,3
	.word	32709
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,7,143,5,16,4,12
	.byte	'SIGNATURE',0,4
	.word	204
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	345
	.byte	7,1,2,35,3,12
	.byte	'LBISTDONE',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,7,148,5,3
	.word	32870
	.byte	11
	.byte	'_Ifx_SCU_LCLCON_Bits',0,7,151,5,16,4,12
	.byte	'reserved_0',0,2
	.word	12048
	.byte	16,0,2,35,0,12
	.byte	'LS',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,2
	.word	12048
	.byte	14,1,2,35,2,12
	.byte	'LSEN',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_LCLCON_Bits',0,7,157,5,3
	.word	33000
	.byte	11
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,7,160,5,16,4,12
	.byte	'LCLT0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'LCLT1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	204
	.byte	30,0,2,35,0,0,18
	.byte	'Ifx_SCU_LCLTEST_Bits',0,7,165,5,3
	.word	33132
	.byte	11
	.byte	'_Ifx_SCU_MANID_Bits',0,7,168,5,16,4,12
	.byte	'DEPT',0,1
	.word	345
	.byte	5,3,2,35,0,12
	.byte	'MANUF',0,2
	.word	12048
	.byte	11,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_MANID_Bits',0,7,173,5,3
	.word	33247
	.byte	11
	.byte	'_Ifx_SCU_OMR_Bits',0,7,176,5,16,4,12
	.byte	'PS0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,2
	.word	12048
	.byte	14,0,2,35,0,12
	.byte	'PCL0',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,2
	.word	12048
	.byte	14,0,2,35,2,0,18
	.byte	'Ifx_SCU_OMR_Bits',0,7,184,5,3
	.word	33358
	.byte	11
	.byte	'_Ifx_SCU_OSCCON_Bits',0,7,187,5,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'PLLLV',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'OSCRES',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'GAINSEL',0,1
	.word	345
	.byte	2,3,2,35,0,12
	.byte	'MODE',0,1
	.word	345
	.byte	2,1,2,35,0,12
	.byte	'SHBY',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'PLLHV',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	345
	.byte	1,6,2,35,1,12
	.byte	'X1D',0,1
	.word	345
	.byte	1,5,2,35,1,12
	.byte	'X1DEN',0,1
	.word	345
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	345
	.byte	4,0,2,35,1,12
	.byte	'OSCVAL',0,1
	.word	345
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	345
	.byte	2,1,2,35,2,12
	.byte	'APREN',0,1
	.word	345
	.byte	1,0,2,35,2,12
	.byte	'CAP0EN',0,1
	.word	345
	.byte	1,7,2,35,3,12
	.byte	'CAP1EN',0,1
	.word	345
	.byte	1,6,2,35,3,12
	.byte	'CAP2EN',0,1
	.word	345
	.byte	1,5,2,35,3,12
	.byte	'CAP3EN',0,1
	.word	345
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	345
	.byte	4,0,2,35,3,0,18
	.byte	'Ifx_SCU_OSCCON_Bits',0,7,208,5,3
	.word	33516
	.byte	11
	.byte	'_Ifx_SCU_OUT_Bits',0,7,211,5,16,4,12
	.byte	'P0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	204
	.byte	30,0,2,35,0,0,18
	.byte	'Ifx_SCU_OUT_Bits',0,7,216,5,3
	.word	33928
	.byte	11
	.byte	'_Ifx_SCU_OVCCON_Bits',0,7,219,5,16,4,12
	.byte	'CSEL0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'CSEL1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'CSEL2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,2
	.word	12048
	.byte	13,0,2,35,0,12
	.byte	'OVSTRT',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'OVSTP',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'DCINVAL',0,1
	.word	345
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	345
	.byte	5,0,2,35,2,12
	.byte	'OVCONF',0,1
	.word	345
	.byte	1,7,2,35,3,12
	.byte	'POVCONF',0,1
	.word	345
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	345
	.byte	6,0,2,35,3,0,18
	.byte	'Ifx_SCU_OVCCON_Bits',0,7,232,5,3
	.word	34029
	.byte	11
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,7,235,5,16,4,12
	.byte	'OVEN0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'OVEN1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'OVEN2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,4
	.word	204
	.byte	29,0,2,35,0,0,18
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,7,241,5,3
	.word	34296
	.byte	11
	.byte	'_Ifx_SCU_PDISC_Bits',0,7,244,5,16,4,12
	.byte	'PDIS0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'PDIS1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	204
	.byte	30,0,2,35,0,0,18
	.byte	'Ifx_SCU_PDISC_Bits',0,7,249,5,3
	.word	34432
	.byte	11
	.byte	'_Ifx_SCU_PDR_Bits',0,7,252,5,16,4,12
	.byte	'PD0',0,1
	.word	345
	.byte	3,5,2,35,0,12
	.byte	'PL0',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'PD1',0,1
	.word	345
	.byte	3,1,2,35,0,12
	.byte	'PL1',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	204
	.byte	24,0,2,35,0,0,18
	.byte	'Ifx_SCU_PDR_Bits',0,7,131,6,3
	.word	34543
	.byte	11
	.byte	'_Ifx_SCU_PDRR_Bits',0,7,134,6,16,4,12
	.byte	'PDR0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'PDR1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'PDR2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'PDR3',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'PDR4',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'PDR5',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'PDR6',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'PDR7',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	204
	.byte	24,0,2,35,0,0,18
	.byte	'Ifx_SCU_PDRR_Bits',0,7,145,6,3
	.word	34676
	.byte	11
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,7,148,6,16,4,12
	.byte	'VCOBYP',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'VCOPWD',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'MODEN',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'SETFINDIS',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'CLRFINDIS',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'OSCDISCDIS',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,2
	.word	12048
	.byte	2,7,2,35,0,12
	.byte	'NDIV',0,1
	.word	345
	.byte	7,0,2,35,1,12
	.byte	'PLLPWD',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'RESLD',0,1
	.word	345
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	345
	.byte	5,0,2,35,2,12
	.byte	'PDIV',0,1
	.word	345
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	345
	.byte	4,0,2,35,3,0,18
	.byte	'Ifx_SCU_PLLCON0_Bits',0,7,165,6,3
	.word	34879
	.byte	11
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,7,168,6,16,4,12
	.byte	'K2DIV',0,1
	.word	345
	.byte	7,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'K3DIV',0,1
	.word	345
	.byte	7,1,2,35,1,12
	.byte	'reserved_15',0,1
	.word	345
	.byte	1,0,2,35,1,12
	.byte	'K1DIV',0,1
	.word	345
	.byte	7,1,2,35,2,12
	.byte	'reserved_23',0,2
	.word	12048
	.byte	9,0,2,35,2,0,18
	.byte	'Ifx_SCU_PLLCON1_Bits',0,7,176,6,3
	.word	35235
	.byte	11
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,7,179,6,16,4,12
	.byte	'MODCFG',0,2
	.word	12048
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_PLLCON2_Bits',0,7,183,6,3
	.word	35413
	.byte	11
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,7,186,6,16,4,12
	.byte	'VCOBYP',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'VCOPWD',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	345
	.byte	2,4,2,35,0,12
	.byte	'SETFINDIS',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'CLRFINDIS',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'OSCDISCDIS',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,2
	.word	12048
	.byte	2,7,2,35,0,12
	.byte	'NDIV',0,1
	.word	345
	.byte	5,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	345
	.byte	2,0,2,35,1,12
	.byte	'PLLPWD',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'RESLD',0,1
	.word	345
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	345
	.byte	5,0,2,35,2,12
	.byte	'PDIV',0,1
	.word	345
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	345
	.byte	4,0,2,35,3,0,18
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,7,203,6,3
	.word	35513
	.byte	11
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,7,206,6,16,4,12
	.byte	'K2DIV',0,1
	.word	345
	.byte	7,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'K3DIV',0,1
	.word	345
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	345
	.byte	4,0,2,35,1,12
	.byte	'K1DIV',0,1
	.word	345
	.byte	7,1,2,35,2,12
	.byte	'reserved_23',0,2
	.word	12048
	.byte	9,0,2,35,2,0,18
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,7,214,6,3
	.word	35883
	.byte	11
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,7,217,6,16,4,12
	.byte	'VCOBYST',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'PWDSTAT',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'VCOLOCK',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'FINDIS',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'K1RDY',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'K2RDY',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	204
	.byte	26,0,2,35,0,0,18
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,7,226,6,3
	.word	36069
	.byte	11
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,7,229,6,16,4,12
	.byte	'VCOBYST',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'VCOLOCK',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'FINDIS',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'K1RDY',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'K2RDY',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'MODRUN',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	204
	.byte	24,0,2,35,0,0,18
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,7,240,6,3
	.word	36267
	.byte	11
	.byte	'_Ifx_SCU_PMCSR_Bits',0,7,243,6,16,4,12
	.byte	'REQSLP',0,1
	.word	345
	.byte	2,6,2,35,0,12
	.byte	'SMUSLP',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	345
	.byte	5,0,2,35,0,12
	.byte	'PMST',0,1
	.word	345
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	204
	.byte	21,0,2,35,0,0,18
	.byte	'Ifx_SCU_PMCSR_Bits',0,7,250,6,3
	.word	36500
	.byte	11
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,7,253,6,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'ESR1WKEN',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'PINAWKEN',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'PINBWKEN',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'ESR0DFEN',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'ESR0EDCON',0,1
	.word	345
	.byte	2,1,2,35,0,12
	.byte	'ESR1DFEN',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'ESR1EDCON',0,1
	.word	345
	.byte	2,6,2,35,1,12
	.byte	'PINADFEN',0,1
	.word	345
	.byte	1,5,2,35,1,12
	.byte	'PINAEDCON',0,1
	.word	345
	.byte	2,3,2,35,1,12
	.byte	'PINBDFEN',0,1
	.word	345
	.byte	1,2,2,35,1,12
	.byte	'PINBEDCON',0,1
	.word	345
	.byte	2,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'STBYRAMSEL',0,1
	.word	345
	.byte	2,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	345
	.byte	2,3,2,35,2,12
	.byte	'TRISTEN',0,1
	.word	345
	.byte	1,2,2,35,2,12
	.byte	'TRISTREQ',0,1
	.word	345
	.byte	1,1,2,35,2,12
	.byte	'PORSTDF',0,1
	.word	345
	.byte	1,0,2,35,2,12
	.byte	'PWRWKEN',0,1
	.word	345
	.byte	1,7,2,35,3,12
	.byte	'DCDCSYNC',0,1
	.word	345
	.byte	1,6,2,35,3,12
	.byte	'BLNKFIL',0,1
	.word	345
	.byte	3,3,2,35,3,12
	.byte	'ESR0TRIST',0,1
	.word	345
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	345
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,7,151,7,3
	.word	36652
	.byte	11
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,7,154,7,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'CPUIDLSEL',0,1
	.word	345
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	345
	.byte	1,4,2,35,1,12
	.byte	'IRADIS',0,1
	.word	345
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,4
	.word	204
	.byte	11,8,2,35,0,12
	.byte	'CPUSEL',0,1
	.word	345
	.byte	3,5,2,35,3,12
	.byte	'STBYEVEN',0,1
	.word	345
	.byte	1,4,2,35,3,12
	.byte	'STBYEV',0,1
	.word	345
	.byte	3,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	345
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,7,165,7,3
	.word	37200
	.byte	11
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,7,168,7,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	2,6,2,35,0,12
	.byte	'ESR1WKP',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'ESR1OVRUN',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'PINAWKP',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'PINAOVRUN',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'PINBWKP',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'PINBOVRUN',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'PWRWKP',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'PORSTDF',0,1
	.word	345
	.byte	1,6,2,35,1,12
	.byte	'HWCFGEVR',0,1
	.word	345
	.byte	3,3,2,35,1,12
	.byte	'STBYRAM',0,1
	.word	345
	.byte	2,1,2,35,1,12
	.byte	'TRIST',0,1
	.word	345
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	345
	.byte	4,4,2,35,2,12
	.byte	'ESR1WKEN',0,1
	.word	345
	.byte	1,3,2,35,2,12
	.byte	'PINAWKEN',0,1
	.word	345
	.byte	1,2,2,35,2,12
	.byte	'PINBWKEN',0,1
	.word	345
	.byte	1,1,2,35,2,12
	.byte	'PWRWKEN',0,1
	.word	345
	.byte	1,0,2,35,2,12
	.byte	'BLNKFIL',0,1
	.word	345
	.byte	3,5,2,35,3,12
	.byte	'ESR0TRIST',0,1
	.word	345
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	345
	.byte	4,0,2,35,3,0,18
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,7,190,7,3
	.word	37445
	.byte	11
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,7,193,7,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	2,6,2,35,0,12
	.byte	'ESR1WKPCLR',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'ESR1OVRUNCLR',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'PINAWKPCLR',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'PINAOVRUNCLR',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'PINBWKPCLR',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'PINBOVRUNCLR',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'PWRWKPCLR',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,4
	.word	204
	.byte	23,0,2,35,0,0,18
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,7,204,7,3
	.word	37906
	.byte	11
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,7,207,7,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'CLRC',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,2
	.word	12048
	.byte	10,4,2,35,0,12
	.byte	'CSS0',0,1
	.word	345
	.byte	1,3,2,35,1,12
	.byte	'CSS1',0,1
	.word	345
	.byte	1,2,2,35,1,12
	.byte	'CSS2',0,1
	.word	345
	.byte	1,1,2,35,1,12
	.byte	'reserved_15',0,1
	.word	345
	.byte	1,0,2,35,1,12
	.byte	'USRINFO',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_RSTCON2_Bits',0,7,217,7,3
	.word	38176
	.byte	11
	.byte	'_Ifx_SCU_RSTCON_Bits',0,7,220,7,16,4,12
	.byte	'ESR0',0,1
	.word	345
	.byte	2,6,2,35,0,12
	.byte	'ESR1',0,1
	.word	345
	.byte	2,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	345
	.byte	2,2,2,35,0,12
	.byte	'SMU',0,1
	.word	345
	.byte	2,0,2,35,0,12
	.byte	'SW',0,1
	.word	345
	.byte	2,6,2,35,1,12
	.byte	'STM0',0,1
	.word	345
	.byte	2,4,2,35,1,12
	.byte	'STM1',0,1
	.word	345
	.byte	2,2,2,35,1,12
	.byte	'STM2',0,1
	.word	345
	.byte	2,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_RSTCON_Bits',0,7,231,7,3
	.word	38385
	.byte	11
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,7,234,7,16,4,12
	.byte	'ESR0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'ESR1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'SMU',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'SW',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'STM0',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'STM1',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'STM2',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	345
	.byte	8,0,2,35,1,12
	.byte	'PORST',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'CB0',0,1
	.word	345
	.byte	1,5,2,35,2,12
	.byte	'CB1',0,1
	.word	345
	.byte	1,4,2,35,2,12
	.byte	'CB3',0,1
	.word	345
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	345
	.byte	2,1,2,35,2,12
	.byte	'EVR13',0,1
	.word	345
	.byte	1,0,2,35,2,12
	.byte	'EVR33',0,1
	.word	345
	.byte	1,7,2,35,3,12
	.byte	'SWD',0,1
	.word	345
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	345
	.byte	2,4,2,35,3,12
	.byte	'STBYR',0,1
	.word	345
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	345
	.byte	3,0,2,35,3,0,18
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,7,129,8,3
	.word	38596
	.byte	11
	.byte	'_Ifx_SCU_SAFECON_Bits',0,7,132,8,16,4,12
	.byte	'HBT',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	204
	.byte	31,0,2,35,0,0,18
	.byte	'Ifx_SCU_SAFECON_Bits',0,7,136,8,3
	.word	39028
	.byte	11
	.byte	'_Ifx_SCU_STSTAT_Bits',0,7,139,8,16,4,12
	.byte	'HWCFG',0,1
	.word	345
	.byte	8,0,2,35,0,12
	.byte	'FTM',0,1
	.word	345
	.byte	7,1,2,35,1,12
	.byte	'MODE',0,1
	.word	345
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	345
	.byte	1,7,2,35,2,12
	.byte	'LUDIS',0,1
	.word	345
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	345
	.byte	1,5,2,35,2,12
	.byte	'TRSTL',0,1
	.word	345
	.byte	1,4,2,35,2,12
	.byte	'SPDEN',0,1
	.word	345
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	345
	.byte	3,0,2,35,2,12
	.byte	'RAMINT',0,1
	.word	345
	.byte	1,7,2,35,3,12
	.byte	'reserved_25',0,1
	.word	345
	.byte	7,0,2,35,3,0,18
	.byte	'Ifx_SCU_STSTAT_Bits',0,7,152,8,3
	.word	39124
	.byte	11
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,7,155,8,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'SWRSTREQ',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	204
	.byte	30,0,2,35,0,0,18
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,7,160,8,3
	.word	39390
	.byte	11
	.byte	'_Ifx_SCU_SYSCON_Bits',0,7,163,8,16,4,12
	.byte	'CCTRIG0',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'RAMINTM',0,1
	.word	345
	.byte	2,4,2,35,0,12
	.byte	'SETLUDIS',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	345
	.byte	3,0,2,35,0,12
	.byte	'DATM',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,4
	.word	204
	.byte	23,0,2,35,0,0,18
	.byte	'Ifx_SCU_SYSCON_Bits',0,7,172,8,3
	.word	39515
	.byte	11
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,7,175,8,16,4,12
	.byte	'ESR0T',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	204
	.byte	28,0,2,35,0,0,18
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,7,182,8,3
	.word	39712
	.byte	11
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,7,185,8,16,4,12
	.byte	'ESR0T',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	204
	.byte	28,0,2,35,0,0,18
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,7,192,8,3
	.word	39865
	.byte	11
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,7,195,8,16,4,12
	.byte	'ESR0T',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	204
	.byte	28,0,2,35,0,0,18
	.byte	'Ifx_SCU_TRAPSET_Bits',0,7,202,8,3
	.word	40018
	.byte	11
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,7,205,8,16,4,12
	.byte	'ESR0T',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	204
	.byte	28,0,2,35,0,0,18
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,7,212,8,3
	.word	40171
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,7,215,8,16,4,12
	.byte	'ENDINIT',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'LCK',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'PW',0,4
	.word	394
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	394
	.byte	16,0,2,35,0,0,18
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,7,221,8,3
	.word	40326
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,7,224,8,16,4,12
	.byte	'reserved_0',0,1
	.word	345
	.byte	2,6,2,35,0,12
	.byte	'IR0',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'UR',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'PAR',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'TCR',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'TCTR',0,1
	.word	345
	.byte	7,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,7,236,8,3
	.word	40456
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,7,239,8,16,4,12
	.byte	'AE',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'US',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'PAS',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'TCS',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'TCT',0,1
	.word	345
	.byte	7,0,2,35,1,12
	.byte	'TIM',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,7,252,8,3
	.word	40694
	.byte	11
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,7,255,8,16,4,12
	.byte	'ENDINIT',0,4
	.word	394
	.byte	1,31,2,35,0,12
	.byte	'LCK',0,4
	.word	394
	.byte	1,30,2,35,0,12
	.byte	'PW',0,4
	.word	394
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	394
	.byte	16,0,2,35,0,0,18
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,7,133,9,3
	.word	40917
	.byte	11
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,7,136,9,16,4,12
	.byte	'CLRIRF',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'IR0',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'UR',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'PAR',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'TCR',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'TCTR',0,1
	.word	345
	.byte	7,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,7,149,9,3
	.word	41043
	.byte	11
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,7,152,9,16,4,12
	.byte	'AE',0,1
	.word	345
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	345
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	345
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	345
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	345
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	345
	.byte	1,2,2,35,0,12
	.byte	'US',0,1
	.word	345
	.byte	1,1,2,35,0,12
	.byte	'PAS',0,1
	.word	345
	.byte	1,0,2,35,0,12
	.byte	'TCS',0,1
	.word	345
	.byte	1,7,2,35,1,12
	.byte	'TCT',0,1
	.word	345
	.byte	7,0,2,35,1,12
	.byte	'TIM',0,2
	.word	12048
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,7,165,9,3
	.word	41295
	.byte	13,7,173,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23295
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_ACCEN0',0,7,178,9,3
	.word	41514
	.byte	13,7,181,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23852
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_ACCEN1',0,7,186,9,3
	.word	41578
	.byte	13,7,189,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23929
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_ARSTDIS',0,7,194,9,3
	.word	41642
	.byte	13,7,197,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24065
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON0',0,7,202,9,3
	.word	41707
	.byte	13,7,205,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24345
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON1',0,7,210,9,3
	.word	41772
	.byte	13,7,213,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24583
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON2',0,7,218,9,3
	.word	41837
	.byte	13,7,221,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24711
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON3',0,7,226,9,3
	.word	41902
	.byte	13,7,229,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24954
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON4',0,7,234,9,3
	.word	41967
	.byte	13,7,237,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25189
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON5',0,7,242,9,3
	.word	42032
	.byte	13,7,245,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25317
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON6',0,7,250,9,3
	.word	42097
	.byte	13,7,253,9,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25417
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON7',0,7,130,10,3
	.word	42162
	.byte	13,7,133,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25517
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_CCUCON8',0,7,138,10,3
	.word	42227
	.byte	13,7,141,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25617
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_CHIPID',0,7,146,10,3
	.word	42292
	.byte	13,7,149,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25825
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_DTSCON',0,7,154,10,3
	.word	42356
	.byte	13,7,157,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25990
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_DTSLIM',0,7,162,10,3
	.word	42420
	.byte	13,7,165,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26173
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_DTSSTAT',0,7,170,10,3
	.word	42484
	.byte	13,7,173,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26327
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EICR',0,7,178,10,3
	.word	42549
	.byte	13,7,181,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26691
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EIFR',0,7,186,10,3
	.word	42611
	.byte	13,7,189,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26902
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EMSR',0,7,194,10,3
	.word	42673
	.byte	13,7,197,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27154
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_ESRCFG',0,7,202,10,3
	.word	42735
	.byte	13,7,205,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27272
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_ESROCFG',0,7,210,10,3
	.word	42799
	.byte	13,7,213,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27383
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVR13CON',0,7,218,10,3
	.word	42864
	.byte	13,7,221,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27546
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVR33CON',0,7,226,10,3
	.word	42930
	.byte	13,7,229,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27709
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRADCSTAT',0,7,234,10,3
	.word	42996
	.byte	13,7,237,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27867
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRDVSTAT',0,7,242,10,3
	.word	43064
	.byte	13,7,245,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28032
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRMONCTRL',0,7,250,10,3
	.word	43131
	.byte	13,7,253,10,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28400
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVROVMON',0,7,130,11,3
	.word	43199
	.byte	13,7,133,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28579
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRRSTCON',0,7,138,11,3
	.word	43265
	.byte	13,7,141,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28844
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,7,146,11,3
	.word	43332
	.byte	13,7,149,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28997
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,7,154,11,3
	.word	43401
	.byte	13,7,157,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29153
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,7,162,11,3
	.word	43470
	.byte	13,7,165,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29315
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,7,170,11,3
	.word	43539
	.byte	13,7,173,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29458
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,7,178,11,3
	.word	43608
	.byte	13,7,181,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29623
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,7,186,11,3
	.word	43677
	.byte	13,7,189,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29768
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSDCTRL1',0,7,194,11,3
	.word	43746
	.byte	13,7,197,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29949
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSDCTRL2',0,7,202,11,3
	.word	43814
	.byte	13,7,205,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30123
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSDCTRL3',0,7,210,11,3
	.word	43882
	.byte	13,7,213,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30283
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSDCTRL4',0,7,218,11,3
	.word	43950
	.byte	13,7,221,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30427
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRSTAT',0,7,226,11,3
	.word	44018
	.byte	13,7,229,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30701
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRTRIM',0,7,234,11,3
	.word	44083
	.byte	13,7,237,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30856
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EVRUVMON',0,7,242,11,3
	.word	44148
	.byte	13,7,245,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31035
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_EXTCON',0,7,250,11,3
	.word	44214
	.byte	13,7,253,11,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31253
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_FDR',0,7,130,12,3
	.word	44278
	.byte	13,7,133,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31416
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_FMR',0,7,138,12,3
	.word	44339
	.byte	13,7,141,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31752
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_ID',0,7,146,12,3
	.word	44400
	.byte	13,7,149,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31859
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_IGCR',0,7,154,12,3
	.word	44460
	.byte	13,7,157,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32311
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_IN',0,7,162,12,3
	.word	44522
	.byte	13,7,165,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32410
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_IOCR',0,7,170,12,3
	.word	44582
	.byte	13,7,173,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32560
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_LBISTCTRL0',0,7,178,12,3
	.word	44644
	.byte	13,7,181,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32709
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_LBISTCTRL1',0,7,186,12,3
	.word	44712
	.byte	13,7,189,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32870
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_LBISTCTRL2',0,7,194,12,3
	.word	44780
	.byte	13,7,197,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33000
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_LCLCON',0,7,202,12,3
	.word	44848
	.byte	13,7,205,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33132
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_LCLTEST',0,7,210,12,3
	.word	44912
	.byte	13,7,213,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33247
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_MANID',0,7,218,12,3
	.word	44977
	.byte	13,7,221,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33358
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_OMR',0,7,226,12,3
	.word	45040
	.byte	13,7,229,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33516
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_OSCCON',0,7,234,12,3
	.word	45101
	.byte	13,7,237,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33928
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_OUT',0,7,242,12,3
	.word	45165
	.byte	13,7,245,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34029
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_OVCCON',0,7,250,12,3
	.word	45226
	.byte	13,7,253,12,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34296
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_OVCENABLE',0,7,130,13,3
	.word	45290
	.byte	13,7,133,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34432
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PDISC',0,7,138,13,3
	.word	45357
	.byte	13,7,141,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34543
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PDR',0,7,146,13,3
	.word	45420
	.byte	13,7,149,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34676
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PDRR',0,7,154,13,3
	.word	45481
	.byte	13,7,157,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34879
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PLLCON0',0,7,162,13,3
	.word	45543
	.byte	13,7,165,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35235
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PLLCON1',0,7,170,13,3
	.word	45608
	.byte	13,7,173,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35413
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PLLCON2',0,7,178,13,3
	.word	45673
	.byte	13,7,181,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35513
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PLLERAYCON0',0,7,186,13,3
	.word	45738
	.byte	13,7,189,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35883
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PLLERAYCON1',0,7,194,13,3
	.word	45807
	.byte	13,7,197,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36069
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PLLERAYSTAT',0,7,202,13,3
	.word	45876
	.byte	13,7,205,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36267
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PLLSTAT',0,7,210,13,3
	.word	45945
	.byte	13,7,213,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36500
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PMCSR',0,7,218,13,3
	.word	46010
	.byte	13,7,221,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36652
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PMSWCR0',0,7,226,13,3
	.word	46073
	.byte	13,7,229,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37200
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PMSWCR1',0,7,234,13,3
	.word	46138
	.byte	13,7,237,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37445
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PMSWSTAT',0,7,242,13,3
	.word	46203
	.byte	13,7,245,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37906
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_PMSWSTATCLR',0,7,250,13,3
	.word	46269
	.byte	13,7,253,13,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	38385
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_RSTCON',0,7,130,14,3
	.word	46338
	.byte	13,7,133,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	38176
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_RSTCON2',0,7,138,14,3
	.word	46402
	.byte	13,7,141,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	38596
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_RSTSTAT',0,7,146,14,3
	.word	46467
	.byte	13,7,149,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39028
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_SAFECON',0,7,154,14,3
	.word	46532
	.byte	13,7,157,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39124
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_STSTAT',0,7,162,14,3
	.word	46597
	.byte	13,7,165,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39390
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_SWRSTCON',0,7,170,14,3
	.word	46661
	.byte	13,7,173,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39515
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_SYSCON',0,7,178,14,3
	.word	46727
	.byte	13,7,181,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39712
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_TRAPCLR',0,7,186,14,3
	.word	46791
	.byte	13,7,189,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39865
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_TRAPDIS',0,7,194,14,3
	.word	46856
	.byte	13,7,197,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40018
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_TRAPSET',0,7,202,14,3
	.word	46921
	.byte	13,7,205,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40171
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_TRAPSTAT',0,7,210,14,3
	.word	46986
	.byte	13,7,213,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40326
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_WDTCPU_CON0',0,7,218,14,3
	.word	47052
	.byte	13,7,221,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40456
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_WDTCPU_CON1',0,7,226,14,3
	.word	47121
	.byte	13,7,229,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40694
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_WDTCPU_SR',0,7,234,14,3
	.word	47190
	.byte	13,7,237,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40917
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_WDTS_CON0',0,7,242,14,3
	.word	47257
	.byte	13,7,245,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41043
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_WDTS_CON1',0,7,250,14,3
	.word	47324
	.byte	13,7,253,14,9,4,14
	.byte	'U',0
	.word	204
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	282
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41295
	.byte	4,2,35,0,0,18
	.byte	'Ifx_SCU_WDTS_SR',0,7,130,15,3
	.word	47391
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU',0,7,141,15,25,12,14
	.byte	'CON0',0
	.word	47052
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	47121
	.byte	4,2,35,4,14
	.byte	'SR',0
	.word	47190
	.byte	4,2,35,8,0,3
	.word	47456
	.byte	18
	.byte	'Ifx_SCU_WDTCPU',0,7,146,15,3
	.word	47519
	.byte	11
	.byte	'_Ifx_SCU_WDTS',0,7,149,15,25,12,14
	.byte	'CON0',0
	.word	47257
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	47324
	.byte	4,2,35,4,14
	.byte	'SR',0
	.word	47391
	.byte	4,2,35,8,0,3
	.word	47548
	.byte	18
	.byte	'Ifx_SCU_WDTS',0,7,154,15,3
	.word	47609
.L168:
	.byte	9,12
	.word	362
	.byte	10,2,0,9,12
	.word	11945
	.byte	10,2,0
.L169:
	.byte	19
	.word	47645
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L57:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,53,0,73,19,0,0,4,15,0,73,19
	.byte	0,0,5,46,1,3,8,73,19,54,15,39,12,63,12,60,12,0,0,6,5,0,3,8,73,19,0,0,7,5,0,73,19,0,0,8,46,0,3,8,54,15
	.byte	39,12,63,12,60,12,0,0,9,1,1,11,15,73,19,0,0,10,33,0,47,15,0,0,11,19,1,3,8,58,15,59,15,57,15,11,15,0,0
	.byte	12,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,13,23,1,58,15,59,15,57,15,11,15,0,0,14,13,0,3,8,73,19,11
	.byte	15,56,9,0,0,15,46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,16,5,0,3,8,58,15,59,15,57,15,73
	.byte	19,0,0,17,21,0,54,15,0,0,18,22,0,3,8,58,15,59,15,57,15,73,19,0,0,19,38,0,73,19,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L58:
	.word	.L196-.L195
.L195:
	.half	3
	.word	.L198-.L197
.L197:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc\\TC27xC',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\tricore_general\\ssc\\inc',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\tricore\\inc',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Aurix_MC-ISAR\\general\\inc',0
	.byte	0
	.byte	'IfxCpu_regdef.h',0,1,0,0
	.byte	'Mcal.h',0,2,0,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0
	.byte	'Platform_Types.h',0,3,0,0
	.byte	'Std_Types.h',0,4,0,0
	.byte	'IfxSrc_regdef.h',0,1,0,0
	.byte	'IfxScu_regdef.h',0,1,0,0,0
.L198:
.L196:
	.sdecl	'.debug_info',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_info'
.L59:
	.word	280
	.half	3
	.word	.L60
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L62,.L61
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_GetCoreId',0,1,247,1,7
	.word	.L124
	.byte	1,1,1
	.word	.L34,.L125,.L33
	.byte	4
	.word	.L34,.L125
	.byte	5
	.byte	'RetVal',0,1,249,1,9
	.word	.L124,.L126
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_abbrev'
.L60:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_line'
.L61:
	.word	.L200-.L199
.L199:
	.half	3
	.word	.L202-.L201
.L201:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L202:
	.byte	5,19,7,0,5,2
	.word	.L34
	.byte	3,250,1,1,5,12,9
	.half	.L203-.L34
	.byte	1,5,1,3,2,1,7,9
	.half	.L63-.L203
	.byte	0,1,1
.L200:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_ranges'
.L62:
	.word	-1,.L34,0,.L63-.L34,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_info'
.L64:
	.word	335
	.half	3
	.word	.L65
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L67,.L66
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_GetDsprReMapAddress',0,1,147,2,8
	.word	.L127
	.byte	1,1,1
	.word	.L36,.L128,.L35
	.byte	4
	.byte	'Address',0,1,147,2,40
	.word	.L127,.L129
	.byte	5
	.word	.L36,.L128
	.byte	6
	.byte	'RetAddress',0,1,149,2,10
	.word	.L127,.L130
	.byte	6
	.byte	'CoreId',0,1,150,2,10
	.word	.L124,.L131
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_abbrev'
.L65:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_line'
.L66:
	.word	.L205-.L204
.L204:
	.half	3
	.word	.L207-.L206
.L206:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L207:
	.byte	5,8,7,0,5,2
	.word	.L36
	.byte	3,146,2,1,5,16,9
	.half	.L171-.L36
	.byte	3,9,1,5,44,9
	.half	.L208-.L171
	.byte	1,5,3,9
	.half	.L209-.L208
	.byte	1,5,28,7,9
	.half	.L210-.L209
	.byte	3,2,1,5,12,9
	.half	.L170-.L210
	.byte	3,13,1,7,9
	.half	.L211-.L170
	.byte	3,8,1,7,9
	.half	.L212-.L211
	.byte	1,5,21,9
	.half	.L4-.L212
	.byte	3,121,1,5,50,1,5,8,9
	.half	.L213-.L4
	.byte	1,5,33,7,9
	.half	.L214-.L213
	.byte	3,2,1,5,57,9
	.half	.L215-.L214
	.byte	1,5,8,3,3,1,5,22,9
	.half	.L5-.L215
	.byte	3,4,1,5,51,1,5,9,9
	.half	.L216-.L5
	.byte	1,5,34,7,9
	.half	.L217-.L216
	.byte	3,2,1,5,58,9
	.half	.L218-.L217
	.byte	1,5,9,3,5,1,5,22,9
	.half	.L6-.L218
	.byte	3,4,1,5,51,1,5,9,9
	.half	.L219-.L6
	.byte	1,5,33,7,9
	.half	.L220-.L219
	.byte	3,2,1,5,25,9
	.half	.L172-.L220
	.byte	3,1,1,5,57,9
	.half	.L173-.L172
	.byte	3,127,1,5,3,9
	.half	.L3-.L173
	.byte	3,8,1,5,1,3,1,1,7,9
	.half	.L68-.L3
	.byte	0,1,1
.L205:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_ranges'
.L67:
	.word	-1,.L36,0,.L68-.L36,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_StartCore')
	.sect	'.debug_info'
.L69:
	.word	357
	.half	3
	.word	.L70
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L72,.L71
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_StartCore',0,1,166,3,6,1,1,1
	.word	.L42,.L132,.L41
	.byte	4
	.byte	'CpuNo',0,1,166,3,28
	.word	.L124,.L133
	.byte	4
	.byte	'Pcval',0,1,166,3,42
	.word	.L127,.L134
	.byte	5
	.word	.L42,.L132
	.byte	6
	.byte	'CpuBase',0,1,168,3,12
	.word	.L135,.L136
	.byte	6
	.byte	'DbgsrValue',0,1,169,3,26
	.word	.L137,.L138
	.byte	6
	.byte	'Temp',0,1,170,3,10
	.word	.L127,.L139
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_StartCore')
	.sect	'.debug_abbrev'
.L70:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_StartCore')
	.sect	'.debug_line'
.L71:
	.word	.L222-.L221
.L221:
	.half	3
	.word	.L224-.L223
.L223:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L224:
	.byte	5,6,7,0,5,2
	.word	.L42
	.byte	3,165,3,1,5,3,9
	.half	.L179-.L42
	.byte	3,5,1,5,34,7,9
	.half	.L225-.L179
	.byte	3,2,1,5,13,9
	.half	.L177-.L225
	.byte	1,5,27,9
	.half	.L181-.L177
	.byte	3,3,1,5,34,9
	.half	.L180-.L181
	.byte	3,3,1,5,18,9
	.half	.L178-.L180
	.byte	1,5,36,9
	.half	.L226-.L178
	.byte	3,4,1,5,22,3,2,1,5,31,9
	.half	.L227-.L226
	.byte	3,126,1,5,22,9
	.half	.L228-.L227
	.byte	3,2,1,5,34,9
	.half	.L229-.L228
	.byte	3,126,1,5,26,9
	.half	.L182-.L229
	.byte	3,1,1,5,22,3,1,1,5,1,9
	.half	.L15-.L182
	.byte	3,3,1,7,9
	.half	.L73-.L15
	.byte	0,1,1
.L222:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_StartCore')
	.sect	'.debug_ranges'
.L72:
	.word	-1,.L42,0,.L73-.L42,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_info'
.L74:
	.word	323
	.half	3
	.word	.L75
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L77,.L76
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_SetCpuPC',0,1,130,3,6,1,1,1
	.word	.L40,.L140,.L39
	.byte	4
	.byte	'CpuNo',0,1,130,3,27
	.word	.L124,.L141
	.byte	4
	.byte	'ProgramCounter',0,1,130,3,41
	.word	.L127,.L142
	.byte	5
	.word	.L40,.L140
	.byte	6
	.byte	'CpuBase',0,1,132,3,12
	.word	.L135,.L143
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_abbrev'
.L75:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_line'
.L76:
	.word	.L231-.L230
.L230:
	.half	3
	.word	.L233-.L232
.L232:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L233:
	.byte	5,6,7,0,5,2
	.word	.L40
	.byte	3,129,3,1,5,3,9
	.half	.L175-.L40
	.byte	3,4,1,5,34,7,9
	.half	.L234-.L175
	.byte	3,3,1,5,19,9
	.half	.L174-.L234
	.byte	3,2,1,5,1,9
	.half	.L14-.L174
	.byte	3,2,1,7,9
	.half	.L78-.L14
	.byte	0,1,1
.L231:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_ranges'
.L77:
	.word	-1,.L40,0,.L78-.L40,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_LockResource')
	.sect	'.debug_info'
.L79:
	.word	308
	.half	3
	.word	.L80
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L82,.L81
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_LockResource',0,1,218,3,8
	.word	.L127
	.byte	1,1,1
	.word	.L44,.L144,.L43
	.byte	4
	.byte	'ResourcePtr',0,1,218,3,34
	.word	.L145,.L146
	.byte	5
	.word	.L44,.L144
	.byte	6
	.byte	'RetVal',0,1,224,3,10
	.word	.L127,.L147
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_LockResource')
	.sect	'.debug_abbrev'
.L80:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_LockResource')
	.sect	'.debug_line'
.L81:
	.word	.L236-.L235
.L235:
	.half	3
	.word	.L238-.L237
.L237:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L238:
	.byte	5,10,7,0,5,2
	.word	.L44
	.byte	3,225,3,1,5,3,3,2,1,5,22,7,9
	.half	.L183-.L44
	.byte	3,2,1,5,1,9
	.half	.L16-.L183
	.byte	3,5,1,7,9
	.half	.L83-.L16
	.byte	0,1,1
.L236:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_LockResource')
	.sect	'.debug_ranges'
.L82:
	.word	-1,.L44,0,.L83-.L44,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_info'
.L84:
	.word	285
	.half	3
	.word	.L85
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L87,.L86
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_UnlockResource',0,1,130,4,7,1,1,1
	.word	.L46,.L148,.L45
	.byte	4
	.byte	'ResourcePtr',0,1,130,4,35
	.word	.L145,.L149
	.byte	5
	.word	.L46,.L148
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_abbrev'
.L85:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_line'
.L86:
	.word	.L240-.L239
.L239:
	.half	3
	.word	.L242-.L241
.L241:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L242:
	.byte	5,3,7,0,5,2
	.word	.L46
	.byte	3,131,4,1,5,20,7,9
	.half	.L243-.L46
	.byte	3,5,1,5,18,1,5,1,9
	.half	.L18-.L243
	.byte	3,2,1,7,9
	.half	.L88-.L18
	.byte	0,1,1
.L240:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_ranges'
.L87:
	.word	-1,.L46,0,.L88-.L46,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_info'
.L89:
	.word	352
	.half	3
	.word	.L90
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L92,.L91
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_GetSpinLock',0,1,165,4,16
	.word	.L124
	.byte	1,1,1
	.word	.L48,.L150,.L47
	.byte	4
	.byte	'SpinLckPtr',0,1,165,4,41
	.word	.L145,.L151
	.byte	4
	.byte	'Timeout',0,1,165,4,59
	.word	.L127,.L152
	.byte	5
	.word	.L48,.L150
	.byte	6
	.byte	'RetVal',0,1,167,4,18
	.word	.L124,.L153
	.byte	6
	.byte	'SpinLockVal',0,1,168,4,10
	.word	.L127,.L154
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_abbrev'
.L90:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_line'
.L91:
	.word	.L245-.L244
.L244:
	.half	3
	.word	.L247-.L246
.L246:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L247:
	.byte	5,10,7,0,5,2
	.word	.L48
	.byte	3,169,4,1,5,3,3,2,1,5,11,7,9
	.half	.L20-.L48
	.byte	3,7,1,5,7,9
	.half	.L248-.L20
	.byte	3,3,1,5,11,7,9
	.half	.L249-.L248
	.byte	3,125,1,5,22,3,5,1,5,16,9
	.half	.L21-.L249
	.byte	3,4,1,5,13,9
	.half	.L22-.L21
	.byte	3,3,1,5,46,7,9
	.half	.L250-.L22
	.byte	1,5,1,7,9
	.half	.L19-.L250
	.byte	3,4,1,7,9
	.half	.L93-.L19
	.byte	0,1,1
.L245:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_ranges'
.L92:
	.word	-1,.L48,0,.L93-.L48,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_info'
.L94:
	.word	285
	.half	3
	.word	.L95
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L97,.L96
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_ReleaseSpinLock',0,1,221,4,6,1,1,1
	.word	.L50,.L155,.L49
	.byte	4
	.byte	'SpinLckPtr',0,1,221,4,35
	.word	.L145,.L156
	.byte	5
	.word	.L50,.L155
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_abbrev'
.L95:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_line'
.L96:
	.word	.L252-.L251
.L251:
	.half	3
	.word	.L254-.L253
.L253:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L254:
	.byte	5,3,7,0,5,2
	.word	.L50
	.byte	3,222,4,1,5,19,7,9
	.half	.L255-.L50
	.byte	3,3,1,5,17,1,5,1,9
	.half	.L25-.L255
	.byte	3,2,1,7,9
	.half	.L98-.L25
	.byte	0,1,1
.L252:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_ranges'
.L97:
	.word	-1,.L50,0,.L98-.L50,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_info'
.L99:
	.word	309
	.half	3
	.word	.L100
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L102,.L101
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_SuspendAllInterrupts',0,1,252,4,6,1,1,1
	.word	.L52,.L157,.L51
	.byte	4
	.word	.L52,.L157
	.byte	5
	.byte	'CoreID',0,1,255,4,10
	.word	.L127,.L158
	.byte	5
	.byte	'ICRState',0,1,128,5,10
	.word	.L127,.L159
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_abbrev'
.L100:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_line'
.L101:
	.word	.L257-.L256
.L256:
	.half	3
	.word	.L259-.L258
.L258:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L259:
	.byte	5,20,7,0,5,2
	.word	.L52
	.byte	3,134,5,1,5,6,9
	.half	.L185-.L52
	.byte	3,2,1,5,28,9
	.half	.L260-.L185
	.byte	1,5,3,9
	.half	.L261-.L260
	.byte	1,5,24,7,9
	.half	.L262-.L261
	.byte	3,2,1,5,5,9
	.half	.L187-.L262
	.byte	3,5,1,9
	.half	.L263-.L187
	.byte	3,3,1,5,23,9
	.half	.L264-.L263
	.byte	1,5,29,9
	.half	.L265-.L264
	.byte	3,122,1,5,32,9
	.half	.L266-.L265
	.byte	3,6,1,5,5,9
	.half	.L267-.L266
	.byte	3,1,1,5,27,9
	.half	.L268-.L267
	.byte	1,5,29,9
	.half	.L269-.L268
	.byte	3,121,1,5,36,9
	.half	.L188-.L269
	.byte	3,7,1,5,25,9
	.half	.L26-.L188
	.byte	3,3,1,5,3,9
	.half	.L270-.L26
	.byte	3,1,1,5,33,9
	.half	.L271-.L270
	.byte	3,127,1,5,3,3,1,1,5,29,9
	.half	.L272-.L271
	.byte	1,5,33,9
	.half	.L273-.L272
	.byte	3,127,1,5,41,9
	.half	.L274-.L273
	.byte	3,7,1,5,29,9
	.half	.L275-.L274
	.byte	3,122,1,5,37,9
	.half	.L276-.L275
	.byte	1,5,41,9
	.half	.L277-.L276
	.byte	3,6,1,5,28,9
	.half	.L278-.L277
	.byte	1,5,3,9
	.half	.L186-.L278
	.byte	1,5,28,7,9
	.half	.L279-.L186
	.byte	3,2,1,5,1,9
	.half	.L27-.L279
	.byte	3,3,1,7,9
	.half	.L103-.L27
	.byte	0,1,1
.L257:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_ranges'
.L102:
	.word	-1,.L52,0,.L103-.L52,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_info'
.L104:
	.word	404
	.half	3
	.word	.L105
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L107,.L106
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_ResumeAllInterrupts',0,1,188,5,6,1,1,1
	.word	.L54,.L160,.L53
	.byte	4
	.word	.L54,.L160
	.byte	5
	.byte	'CoreID',0,1,191,5,10
	.word	.L127,.L161
	.byte	5
	.byte	'IntDisableCntr',0,1,192,5,10
	.word	.L127,.L162
	.byte	5
	.byte	'IntDisableCntrRedn',0,1,193,5,10
	.word	.L127,.L163
	.byte	5
	.byte	'SavedIntState',0,1,194,5,10
	.word	.L127,.L164
	.byte	5
	.byte	'SavedIntStateRedn',0,1,195,5,10
	.word	.L127,.L165
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_abbrev'
.L105:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_line'
.L106:
	.word	.L281-.L280
.L280:
	.half	3
	.word	.L283-.L282
.L282:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L283:
	.byte	5,20,7,0,5,2
	.word	.L54
	.byte	3,200,5,1,9
	.half	.L189-.L54
	.byte	3,3,1,5,42,9
	.half	.L284-.L189
	.byte	1,5,24,9
	.half	.L285-.L284
	.byte	3,1,1,5,50,9
	.half	.L286-.L285
	.byte	1,5,19,9
	.half	.L287-.L286
	.byte	3,1,1,5,37,9
	.half	.L288-.L287
	.byte	1,5,26,9
	.half	.L289-.L288
	.byte	3,6,1,5,50,3,121,1,5,37,9
	.half	.L191-.L289
	.byte	3,1,1,5,23,9
	.half	.L192-.L191
	.byte	3,1,1,5,45,9
	.half	.L290-.L192
	.byte	1,5,26,9
	.half	.L291-.L290
	.byte	3,5,1,5,42,3,120,1,5,45,9
	.half	.L190-.L291
	.byte	3,3,1,5,6,9
	.half	.L193-.L190
	.byte	3,5,1,5,25,7,9
	.half	.L292-.L193
	.byte	3,1,1,5,21,9
	.half	.L194-.L292
	.byte	1,5,28,7,9
	.half	.L28-.L194
	.byte	3,2,1,5,3,9
	.half	.L29-.L28
	.byte	3,3,1,5,19,7,9
	.half	.L293-.L29
	.byte	3,2,1,5,23,9
	.half	.L294-.L293
	.byte	3,1,1,5,34,9
	.half	.L30-.L294
	.byte	3,3,1,5,38,9
	.half	.L295-.L30
	.byte	3,1,1,5,3,9
	.half	.L296-.L295
	.byte	3,3,1,5,5,7,9
	.half	.L297-.L296
	.byte	3,2,1,5,7,7,9
	.half	.L298-.L297
	.byte	3,4,1,5,1,9
	.half	.L31-.L298
	.byte	3,4,1,7,9
	.half	.L108-.L31
	.byte	0,1,1
.L281:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_ranges'
.L107:
	.word	-1,.L54,0,.L108-.L54,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_info'
.L109:
	.word	281
	.half	3
	.word	.L110
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1
	.word	.L112,.L111
	.byte	2
	.word	.L55
	.byte	3
	.byte	'Mcal_GetCpuAddress',0,1,225,2,17
	.word	.L135
	.byte	1,1
	.word	.L38,.L166,.L37
	.byte	4
	.byte	'CpuId',0,1,225,2,42
	.word	.L124,.L167
	.byte	5
	.word	.L38,.L166
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_abbrev'
.L110:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_line'
.L111:
	.word	.L300-.L299
.L299:
	.half	3
	.word	.L302-.L301
.L301:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L302:
	.byte	5,12,7,0,5,2
	.word	.L38
	.byte	3,229,2,1,5,30,9
	.half	.L303-.L38
	.byte	1,5,1,9
	.half	.L304-.L303
	.byte	3,3,1,7,9
	.half	.L113-.L304
	.byte	0,1,1
.L300:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_ranges'
.L112:
	.word	-1,.L38,0,.L113-.L38,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SavedIntState')
	.sect	'.debug_info'
.L114:
	.word	235
	.half	3
	.word	.L115
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L55
	.byte	3
	.byte	'Mcal_SavedIntState',0,3,113,15
	.word	.L168
	.byte	5,3
	.word	Mcal_SavedIntState
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SavedIntState')
	.sect	'.debug_abbrev'
.L115:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_IntDisableCounter')
	.sect	'.debug_info'
.L116:
	.word	239
	.half	3
	.word	.L117
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L55
	.byte	3
	.byte	'Mcal_IntDisableCounter',0,3,114,15
	.word	.L168
	.byte	5,3
	.word	Mcal_IntDisableCounter
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_IntDisableCounter')
	.sect	'.debug_abbrev'
.L117:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SavedIntStateRedn')
	.sect	'.debug_info'
.L118:
	.word	239
	.half	3
	.word	.L119
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L55
	.byte	3
	.byte	'Mcal_SavedIntStateRedn',0,3,115,15
	.word	.L168
	.byte	5,3
	.word	Mcal_SavedIntStateRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SavedIntStateRedn')
	.sect	'.debug_abbrev'
.L119:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_IntDisableCounterRedn')
	.sect	'.debug_info'
.L120:
	.word	243
	.half	3
	.word	.L121
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L55
	.byte	3
	.byte	'Mcal_IntDisableCounterRedn',0,3,118,15
	.word	.L168
	.byte	5,3
	.word	Mcal_IntDisableCounterRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_IntDisableCounterRedn')
	.sect	'.debug_abbrev'
.L121:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_CpuAddressMap')
	.sect	'.debug_info'
.L122:
	.word	236
	.half	3
	.word	.L123
	.byte	4,1
	.byte	'..\\Aurix_MC-ISAR\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'W:\\AURIX\\Robot\\TC277_RobotCtrl_ADCQueue_zhaojing\\Tasking\\TC277_RobotCtrl_ADCQueue\\Debug\\',0,12
	.byte	1,2
	.word	.L55
	.byte	3
	.byte	'Mcal_CpuAddressMap',0,3,171,1,23
	.word	.L169
	.byte	5,3
	.word	Mcal_CpuAddressMap
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_CpuAddressMap')
	.sect	'.debug_abbrev'
.L123:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_loc'
.L33:
	.word	-1,.L34,0,.L125-.L34
	.half	2
	.byte	138,0
	.word	0,0
.L126:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_loc'
.L167:
	.word	-1,.L38,0,.L166-.L38
	.half	1
	.byte	84
	.word	0,0
.L37:
	.word	-1,.L38,0,.L166-.L38
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_loc'
.L129:
	.word	-1,.L36,0,.L170-.L36
	.half	1
	.byte	84
	.word	.L171-.L36,.L172-.L36
	.half	1
	.byte	88
	.word	.L173-.L36,.L128-.L36
	.half	1
	.byte	88
	.word	0,0
.L131:
	.word	-1,.L36,.L170-.L36,.L3-.L36
	.half	1
	.byte	82
	.word	0,0
.L35:
	.word	-1,.L36,0,.L128-.L36
	.half	2
	.byte	138,0
	.word	0,0
.L130:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_loc'
.L47:
	.word	-1,.L48,0,.L150-.L48
	.half	2
	.byte	138,0
	.word	0,0
.L153:
	.word	-1,.L48,.L20-.L48,.L150-.L48
	.half	1
	.byte	82
	.word	0,0
.L151:
	.word	-1,.L48,0,.L150-.L48
	.half	1
	.byte	100
	.word	0,0
.L154:
	.word	-1,.L48,.L184-.L48,.L19-.L48
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L152:
	.word	-1,.L48,0,.L150-.L48
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_LockResource')
	.sect	'.debug_loc'
.L43:
	.word	-1,.L44,0,.L144-.L44
	.half	2
	.byte	138,0
	.word	0,0
.L146:
	.word	-1,.L44,0,.L144-.L44
	.half	1
	.byte	100
	.word	0,0
.L147:
	.word	-1,.L44,.L183-.L44,.L144-.L44
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_loc'
.L49:
	.word	-1,.L50,0,.L155-.L50
	.half	2
	.byte	138,0
	.word	0,0
.L156:
	.word	-1,.L50,0,.L155-.L50
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_loc'
.L161:
	.word	-1,.L54,.L189-.L54,.L190-.L54
	.half	1
	.byte	95
	.word	0,0
.L162:
	.word	-1,.L54,.L190-.L54,.L160-.L54
	.half	1
	.byte	88
	.word	0,0
.L163:
	.word	-1,.L54,.L191-.L54,.L160-.L54
	.half	1
	.byte	89
	.word	0,0
.L53:
	.word	-1,.L54,0,.L160-.L54
	.half	2
	.byte	138,0
	.word	0,0
.L164:
	.word	-1,.L54,.L192-.L54,.L160-.L54
	.half	1
	.byte	90
	.word	0,0
.L165:
	.word	-1,.L54,.L193-.L54,.L194-.L54
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_loc'
.L143:
	.word	-1,.L40,.L174-.L40,.L14-.L40
	.half	1
	.byte	98
	.word	0,0
.L141:
	.word	-1,.L40,0,.L174-.L40
	.half	1
	.byte	84
	.word	0,0
.L39:
	.word	-1,.L40,0,.L140-.L40
	.half	2
	.byte	138,0
	.word	0,0
.L142:
	.word	-1,.L40,0,.L174-.L40
	.half	1
	.byte	85
	.word	.L175-.L40,.L140-.L40
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_StartCore')
	.sect	'.debug_loc'
.L136:
	.word	-1,.L42,.L177-.L42,.L180-.L42
	.half	1
	.byte	98
	.word	.L181-.L42,.L15-.L42
	.half	1
	.byte	111
	.word	0,0
.L133:
	.word	-1,.L42,0,.L177-.L42
	.half	1
	.byte	84
	.word	.L176-.L42,.L178-.L42
	.half	1
	.byte	95
	.word	0,0
.L138:
	.word	-1,.L42,0,.L132-.L42
	.half	2
	.byte	145,120
	.word	0,0
.L41:
	.word	-1,.L42,0,.L176-.L42
	.half	2
	.byte	138,0
	.word	.L176-.L42,.L132-.L42
	.half	2
	.byte	138,8
	.word	.L132-.L42,.L132-.L42
	.half	2
	.byte	138,0
	.word	0,0
.L134:
	.word	-1,.L42,0,.L177-.L42
	.half	1
	.byte	85
	.word	.L179-.L42,.L132-.L42
	.half	1
	.byte	88
	.word	0,0
.L139:
	.word	-1,.L42,.L182-.L42,.L15-.L42
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_loc'
.L158:
	.word	-1,.L52,.L185-.L52,.L186-.L52
	.half	1
	.byte	95
	.word	0,0
.L159:
	.word	-1,.L52,.L187-.L52,.L188-.L52
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L51:
	.word	-1,.L52,0,.L157-.L52
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_loc'
.L45:
	.word	-1,.L46,0,.L148-.L46
	.half	2
	.byte	138,0
	.word	0,0
.L149:
	.word	-1,.L46,0,.L148-.L46
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L305:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_frame'
	.word	24
	.word	.L305,.L34,.L125-.L34
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_frame'
	.word	12
	.word	.L305,.L36,.L128-.L36
	.sdecl	'.debug_frame',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_frame'
	.word	24
	.word	.L305,.L38,.L166-.L38
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_frame'
	.word	12
	.word	.L305,.L40,.L140-.L40
	.sdecl	'.debug_frame',debug,cluster('Mcal_StartCore')
	.sect	'.debug_frame'
	.word	36
	.word	.L305,.L42,.L132-.L42
	.byte	4
	.word	(.L176-.L42)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L132-.L176)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_LockResource')
	.sect	'.debug_frame'
	.word	24
	.word	.L305,.L44,.L144-.L44
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_frame'
	.word	24
	.word	.L305,.L46,.L148-.L46
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_frame'
	.word	24
	.word	.L305,.L48,.L150-.L48
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_frame'
	.word	24
	.word	.L305,.L50,.L155-.L50
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_frame'
	.word	12
	.word	.L305,.L52,.L157-.L52
	.sdecl	'.debug_frame',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_frame'
	.word	12
	.word	.L305,.L54,.L160-.L54

; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   751  #if (MCAL_NO_OF_CORES > 1U)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   752  #if ((IFX_MCAL_USED == STD_ON) && (IFX_SAFETLIB_USED == STD_ON))
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   753  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   754  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   755  **Below Interface shall not be used by customer, this interface is only to    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   756  **achieve the MCAL and SafeTlib compatibility with MCAL releases -            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   757  ** Rel304 /V3.1.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   758  ** Rel194 /V3.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   759  ** Rel180 /V2.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   760  ** Rel300 /V4.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   761  ** Rel185 /V3.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   762  ** Rel302 /V3.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   763  ** Rel192 /V2.0.1,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   764  ** Rel198 /V3.1.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   765  ** Rel193 /V2.2.1,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   766  ** Rel191 /V2.2.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   767  ** Rel180 /V2.1.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   768  ** Rel313 /V1.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   769  ** Rel305 /V3.2.0                                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   770  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   771  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   772  ** Syntax           :  void Mcal_UpdateRegSV (volatile uint32 *Address,       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   773  **   uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType, uint16 area )**
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   774  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   775  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   776  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   777  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   778  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   779  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   780  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   781  ** Parameters (in) :  Address - Address of the SFR to be modified             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   782  **                    SetMask - Set mask to be ored with the value            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   783  **                    ClearMask - Clear mask to be anded with the value       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   784  **                    InitProtectionType - Type of the protection required    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   785  **                    for SFR update.                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   786  **                        MCAL_TIN_NO_ENDINIT (0U)                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   787  **                        MCAL_TIN_CPU_ENDINIT  (1U)                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   788  **                        MCAL_TIN_SAFETY_ENDINIT  (2U)                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   789  **                    Area - Module ID of the calling module                  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   790  ** Parameters(out)   : Value referenced by Address will be modified           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   791  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   792  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   793  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   794  ** Description      : Mcal_UpdateRegSV calls Apis to put the system in        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   795  **  supervisory mode. System can be put in supervisory mode either by Mcal API**
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   796  ** or by an OS API which is decided by IFX_MCAL_RUN_MODE_DEFINE               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   797  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   798  IFX_NO_INLINE void Mcal_UpdateRegSV (volatile uint32 *Address,\ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   799        uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType, uint16 Area)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   800  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   801    #if (IFX_MCAL_RUN_MODE_DEFINE == (2U))
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   802      Os_UpdateRegSV (Address , SetMask , ClearMask , InitProtectionType, Area);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   803    #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   804      Mcal_SetRegValSV (Address , SetMask , ClearMask , InitProtectionType);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   805      UNUSED_PARAMETER(Area)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   806    #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   807  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   808  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   809  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   810  **Below Interface shall not be used by customer, this interface is only to    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   811  **achieve the MCAL and SafeTlib compatibility with MCAL releases -            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   812  ** Rel304 /V3.1.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   813  ** Rel194 /V3.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   814  ** Rel180 /V2.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   815  ** Rel300 /V4.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   816  ** Rel185 /V3.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   817  ** Rel302 /V3.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   818  ** Rel192 /V2.0.1,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   819  ** Rel198 /V3.1.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   820  ** Rel193 /V2.2.1,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   821  ** Rel191 /V2.2.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   822  ** Rel180 /V2.1.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   823  ** Rel313 /V1.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   824  ** Rel305 /V3.2.0                                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   825  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   826  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   827  ** Syntax           : void Mcal_SetRegValSV (volatile uint32 *Address,        **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   828  **   uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType)              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   829  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   830  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   831  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   832  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   833  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   834  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   835  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   836  ** Parameters (in) :  Address - Address of the SFR to be modified             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   837  **                    SetMask - Set mask to be ored with the value            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   838  **                    ClearMask - Clear mask to be anded with the value       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   839  **                    InitProtectionType - Type of the protection required for**
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   840  **                      SFR update.                                           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   841  **                      MCAL_TIN_NO_ENDINIT (0U)                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   842  **                      MCAL_TIN_CPU_ENDINIT  (1U)                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   843  **                      MCAL_TIN_SAFETY_ENDINIT  (2U)                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   844  ** Parameters(out)   : Value referenced by Address will be modified           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   845  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   846  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   847  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   848  ** Description      : Mcal_SetRegValSV, updates the value pointed by Address  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   849  ** based on SetMask and ClearMask if IFX_MCAL_RUN_MODE_DEFINE is  0U          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   850  ** (Expression : ((Value) & (~ClearMask) | SetMask))                          **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   851  ** Otherwise it makes a systemcall with InitProtectionType as TIN.            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   852  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   853  IFX_NO_INLINE void Mcal_SetRegValSV (volatile uint32 *Address, \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   854    uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   855  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   856    #if  (IFX_MCAL_RUN_MODE_DEFINE == (0U))
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   857    /*MCAL is running in Supervisor Mode, Syscall is not required */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   858      if(MCAL_TIN_NO_ENDINIT == InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   859      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   860        *Address =(uint32)( ((*Address) & (uint32)(~ClearMask)) | (SetMask));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   861      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   862      else if(MCAL_TIN_CPU_ENDINIT == InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   863      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   864        Mcal_ResetENDINIT();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   865  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   866        *Address =(uint32)( ((*Address) & (uint32)(~ClearMask)) | (SetMask));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   867  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   868        Mcal_SetENDINIT();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   869      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   870      else if(MCAL_TIN_SAFETY_ENDINIT == InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   871      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   872        Mcal_ResetSafetyENDINIT_Timed(MCAL_SAFETY_ENDINT_TIMEOUT);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   873  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   874        *Address =(uint32)( ((*Address) & (uint32)(~ClearMask)) | (SetMask));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   875  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   876        Mcal_SetSafetyENDINIT_Timed();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   877      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   878      else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   879      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   880        /*Do Nothing*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   881      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   882    #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   883    /*MCAL is running in User-1 Mode, Syscall is required */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   884      if(MCAL_TIN_NO_ENDINIT == InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   885      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   886        /*IFX_MISRA_RULE_14_02_STATUS=Syscall will generate Trap Class 6,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   887         hence not a null statement*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   888        SYSCALL(MCAL_TIN_NO_ENDINIT);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   889      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   890      else if(MCAL_TIN_CPU_ENDINIT == InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   891      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   892        /*IFX_MISRA_RULE_14_02_STATUS=Syscall will generate Trap Class 6,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   893         hence not a null statement*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   894        SYSCALL(MCAL_TIN_CPU_ENDINIT);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   895      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   896      else if(MCAL_TIN_SAFETY_ENDINIT == InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   897      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   898        /*IFX_MISRA_RULE_14_02_STATUS=Syscall will generate Trap Class 6,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   899         hence not a null statement*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   900        SYSCALL(MCAL_TIN_SAFETY_ENDINIT);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   901      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   902      else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   903      {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   904        /*Do Nothing*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   905      }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   906      UNUSED_PARAMETER(*Address)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   907      UNUSED_PARAMETER(SetMask)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   908      UNUSED_PARAMETER(ClearMask)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   909    #endif   /* IFX_MCAL_RUN_MODE_DEFINE */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   910  /*IFX_MISRA_RULE_16_07_STATUS=Parameter Address cannot be passes as a constant,
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   911  since it will be updated in SYSCALL */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   912  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   913  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   914  #if (IFX_MCAL_RUN_MODE_DEFINE != (0U))
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   915  /*******************************************************************************
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   916  **Below Interface shall not be used by customer, this interface is only to    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   917  **achieve the MCAL and SafeTlib compatibility with MCAL releases -            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   918  ** Rel304 /V3.1.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   919  ** Rel194 /V3.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   920  ** Rel180 /V2.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   921  ** Rel300 /V4.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   922  ** Rel185 /V3.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   923  ** Rel302 /V3.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   924  ** Rel192 /V2.0.1,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   925  ** Rel198 /V3.1.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   926  ** Rel193 /V2.2.1,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   927  ** Rel191 /V2.2.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   928  ** Rel180 /V2.1.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   929  ** Rel313 /V1.0.0,                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   930  ** Rel305 /V3.2.0                                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   931  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   932  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   933  ** Syntax           : void Mcal_SVModeExecution (volatile uint32 *Address,    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   934     uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType)                **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   935  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   936  ** Service ID       : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   937  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   938  ** Sync/Async       : Synchronous                                             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   939  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   940  ** Reentrancy       : Reentrant                                               **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   941  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   942  ** Parameters (in) :  Address - Address of the SFR to be modified             **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   943  **                    SetMask - Set mask to be ored with the value            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   944  **                    ClearMask - Clear mask to be anded with the value       **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   945  **                    InitProtectionType - Type of the protection required    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   946  **                    for SFR update.                                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   947  **                      MCAL_TIN_NO_ENDINIT (0U)                              **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   948  **                      MCAL_TIN_CPU_ENDINIT  (1U)                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   949  **                      MCAL_TIN_SAFETY_ENDINIT  (2U)                         **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   950  ** Parameters(out)   : Value referenced by Address will be modified           **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   951  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   952  ** Return value     : None                                                    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   953  **                                                                            **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   954  ** Description      : Mcal_SVModeExecution, updates the value pointed by      **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   955  ** Address based on SetMask and ClearMask. This function will be called from  **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   956  ** SYSCALL . This function is not available if MCAL run in Supervisor Mode    **
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   957  *******************************************************************************/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   958  IFX_NO_INLINE void Mcal_SVModeExecution (volatile uint32 *Address, \ 
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   959                     uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   960  {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   961  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   962    if (MCAL_TIN_CPU_ENDINIT == InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   963    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   964      Mcal_ResetENDINIT();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   965  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   966      *Address =(uint32)( ((*Address) & (uint32)(~ClearMask)) | (SetMask));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   967  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   968      Mcal_SetENDINIT();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   969    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   970    else if (MCAL_TIN_SAFETY_ENDINIT == InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   971    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   972      Mcal_ResetSafetyENDINIT_Timed(MCAL_SAFETY_ENDINT_TIMEOUT);
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   973  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   974      *Address =(uint32)( ((*Address) & (uint32)(~ClearMask)) | (SetMask));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   975  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   976      Mcal_SetSafetyENDINIT_Timed();
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   977    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   978    else if(MCAL_TIN_NO_ENDINIT == InitProtectionType)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   979    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   980      *Address =(uint32)(((*Address) & (uint32)(~ClearMask)) | (SetMask));
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   981    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   982    else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   983    {
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   984      /*Do Nothing*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   985    }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   986  }
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   987  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   988  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   989  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   990  #endif
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   991  
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   992  /* (IFX_MCAL_RUN_MODE_DEFINE != (0U)) */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   993  #if (IFX_MCAL_USED == STD_ON)
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   994  /*Memory Map of the Code*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   995  #define MCAL_TCLIB_STOP_SEC_CODE
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   996  /*
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   997    Allows to map variables, constants and code of modules to individual
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   998    memory sections.
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	   999  */
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	  1000  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	  1001   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	  1002  #include "MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	  1003  #else
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	  1004  #define IFX_MCAL_TCLIB_STOP_SEC_CODE_ASIL_B
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	  1005  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	  1006   allowed only for MemMap.h*/
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	  1007  #include "Ifx_MemMap.h"
; ..\Aurix_MC-ISAR\tricore_general\ssc\src\Mcal_TcLib.c	  1008  #endif

	; Module end
