{"cursor":"4592","size":15,"audio":[],"currentlang":"en","article":"\n\n\n{| class=\"wikitable\" style=\"float:right;\"\n|-  style=\"background:#def; text-align:center;\"\n|colspan=2|'INPUT' A Â  B || 'OUTPUT' A + B\n|-  style=\"background:#dfd; text-align:center;\" || 0 || 0\n|-  style=\"background:#dfd; text-align:center;\" || 1 || 1\n|-  style=\"background:#dfd; text-align:center;\" 1 || 0 || 1\n|-  style=\"background:#dfd; text-align:center;\" 1 || 1 || 1 }\n\nThe 'OR gate' is a digital logic gate that implements logical disjunction - it\nbehaves according to the truth table to the right. A HIGH output (1) results if\none or both the inputs to the gate are HIGH (1). If neither input is HIGH, a LOW\noutput (0) results. In another sense, the function of OR effectively finds the\nmaximum between two binary digits, just as the complementary AND function finds\nthe minimum.\n","linknr":214,"url":"OR_gate","recorded":1375054501,"links":["/w/index.php?title=OR_gate&action=edit","/w/index.php?title=OR_gate&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-navigation","#p-search","/wiki/Logical_disjunction","//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//en.wikipedia.org/w/index.php?title=OR_gate&action=edit","/wiki/Help:Introduction_to_referencing/1","/wiki/Template:Citation_needed","/wiki/Wikipedia:Verifiability#Burden_of_evidence","/wiki/Logic_gate","/wiki/Logical_disjunction","/wiki/Truth_table","#cite_note-1","#Symbols","#Hardware_description_and_pinout","#Hardware_description_language","#Implementations","#Alternatives","#Wired-OR","#See_also","#References","/w/index.php?title=OR_gate&action=edit&section=1","/wiki/American_National_Standards_Institute","/wiki/DIN","#cite_note-2","#cite_note-3","/wiki/Logic_gate#Symbols","/wiki/File:OR_ANSI_Labelled.svg","//upload.wikimedia.org/wikipedia/commons/thumb/1/16/OR_ANSI_Labelled.svg/120px-OR_ANSI_Labelled.svg.png","/wiki/File:IEC_OR.svg","//upload.wikimedia.org/wikipedia/commons/thumb/f/fa/IEC_OR.svg/128px-IEC_OR.svg.png","/wiki/File:OR_DIN.svg","//upload.wikimedia.org/wikipedia/commons/thumb/0/03/OR_DIN.svg/100px-OR_DIN.svg.png","/wiki/File:CMOS_4071_diagram.svg","//upload.wikimedia.org/wikipedia/commons/thumb/e/e3/CMOS_4071_diagram.svg/240px-CMOS_4071_diagram.svg.png","/wiki/File:CMOS_4071_diagram.svg","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","/w/index.php?title=OR_gate&action=edit&section=2","/wiki/Transistor%E2%80%93transistor_logic","/wiki/Integrated_circuit","/wiki/Logic_family","/wiki/CMOS","/wiki/Schottky_barrier","/w/index.php?title=OR_gate&action=edit&section=3","/w/index.php?title=OR_gate&action=edit&section=4","/wiki/File:NMOS_OR_gate.png","//upload.wikimedia.org/wikipedia/commons/3/30/NMOS_OR_gate.png","/wiki/File:NMOS_OR_gate.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","/wiki/File:CMOS_OR.svg","//upload.wikimedia.org/wikipedia/commons/thumb/5/5e/CMOS_OR.svg/220px-CMOS_OR.svg.png","/wiki/File:CMOS_OR.svg","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","/wiki/File:OR_gate_diode.svg","//upload.wikimedia.org/wikipedia/en/thumb/e/e1/OR_gate_diode.svg/220px-OR_gate_diode.svg.png","/wiki/File:OR_gate_diode.svg","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","/w/index.php?title=OR_gate&action=edit&section=5","/wiki/NAND_gate","/wiki/NOR_gate","/wiki/File:OR_using_NAND.svg","//upload.wikimedia.org/wikipedia/commons/thumb/9/90/OR_using_NAND.svg/229px-OR_using_NAND.svg.png","/wiki/File:OR_using_NOR.svg","//upload.wikimedia.org/wikipedia/commons/thumb/f/f6/OR_using_NOR.svg/217px-OR_using_NOR.svg.png","/w/index.php?title=OR_gate&action=edit&section=6","/wiki/File:Wired_or.png","//upload.wikimedia.org/wikipedia/commons/thumb/b/b4/Wired_or.png/220px-Wired_or.png","/wiki/File:Wired_or.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","/wiki/Logic_level","/wiki/Open-collector","/w/index.php?title=OR_gate&action=edit&section=7","//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png","//commons.wikimedia.org/wiki/Category:OR_gates","/wiki/AND_gate","/wiki/NOT_gate","/wiki/NAND_gate","/wiki/NOR_gate","/wiki/XOR_gate","/wiki/Boolean_algebra_(logic)","/wiki/Logic_gates","/w/index.php?title=OR_gate&action=edit&section=8","#cite_ref-1","http://hyperphysics.phy-astr.gsu.edu/hbase/electronic/or.html","#cite_ref-2","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/9780123704979","#cite_ref-3","/wiki/International_Standard_Book_Number","/wiki/Special:BookSources/9781435483743","/wiki/Template:Logical_connectives","/wiki/Template_talk:Logical_connectives","//en.wikipedia.org/w/index.php?title=Template:Logical_connectives&action=edit","/wiki/Logical_connective","/wiki/Tautology_(logic)","//upload.wikimedia.org/math/0/9/c/09c35e480ff978d5868d6e09f324f913.png","/wiki/File:Logical_connectives_Hasse_diagram.svg","//upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Logical_connectives_Hasse_diagram.svg/80px-Logical_connectives_Hasse_diagram.svg.png","/wiki/Sheffer_stroke","//upload.wikimedia.org/math/f/0/4/f045028b3e31841b22efbbb9a0911dc0.png","/wiki/Converse_implication","//upload.wikimedia.org/math/a/6/4/a6465c0244621c63e7e1e96eb55aad7a.png","/wiki/Material_conditional","//upload.wikimedia.org/math/8/3/e/83e37b7246fdfcb99b2754210ebeae27.png","/wiki/Logical_disjunction","//upload.wikimedia.org/math/5/a/d/5addb134385e47a2efa484f6306e75a1.png","/wiki/Negation","//upload.wikimedia.org/math/a/0/c/a0c4c2ce7f9c78efeedd2bfb53ab9f3e.png","/wiki/Exclusive_or","//upload.wikimedia.org/math/b/7/1/b71edd70fcad670e99a9912ba5e55d77.png","/wiki/Logical_biconditional","//upload.wikimedia.org/math/1/b/1/1b18a4c4fc578ef4cfd1cc0eb0daa473.png","/wiki/Statement_(logic)","/wiki/Logical_NOR","//upload.wikimedia.org/math/4/2/f/42f4ac9a26f75eda6a7716993026a6c8.png","/wiki/Material_nonimplication","//upload.wikimedia.org/math/f/c/4/fc4f058d5e0c081a933c8033efe13580.png","/wiki/Converse_nonimplication","//upload.wikimedia.org/math/3/f/9/3f9e0f3e722a14d6b357a13cf2cdd4f1.png","/wiki/Logical_conjunction","//upload.wikimedia.org/math/9/c/a/9cae4437756a15b8e44ec23e07fb1f65.png","/wiki/False_(logic)","//upload.wikimedia.org/math/2/4/6/2462ef886428ee7d949936d41281f003.png","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=OR_gate&oldid=565922400","/wiki/Help:Categories","/wiki/Category:Logic_gates","/wiki/Category:Articles_needing_additional_references_from_September_2012","/wiki/Category:All_articles_needing_additional_references","/wiki/Category:Commons_category_with_local_link_same_as_on_Wikidata","/w/index.php?title=Special:UserLogin&returnto=OR+gate&type=signup","/w/index.php?title=Special:UserLogin&returnto=OR+gate","/wiki/OR_gate","/wiki/Talk:OR_gate","#","/wiki/OR_gate","/w/index.php?title=OR_gate&action=edit","/w/index.php?title=OR_gate&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/OR_gate","/wiki/Special:RecentChangesLinked/OR_gate","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=OR_gate&oldid=565922400","/w/index.php?title=OR_gate&action=info","//www.wikidata.org/wiki/Q560398","/w/index.php?title=Special:Cite&page=OR_gate&id=565922400","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=OR+gate","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=OR+gate&oldid=565922400&writer=rl","/w/index.php?title=OR_gate&printable=yes","//am.wikipedia.org/wiki/%E1%8A%86%E1%8A%85%E1%89%B0_%E1%8B%88%E1%8B%AD%E1%88%9D","//ar.wikipedia.org/wiki/%D8%A8%D9%88%D8%A7%D8%A8%D8%A9_%D8%A3%D9%88","//ca.wikipedia.org/wiki/Porta_OR","//de.wikipedia.org/wiki/Oder-Gatter","//et.wikipedia.org/wiki/V%C3%95I","//es.wikipedia.org/wiki/Puerta_OR","//eu.wikipedia.org/wiki/EDO_ate_logikoa","//fa.wikipedia.org/wiki/%D8%AF%D8%B1%D9%88%D8%A7%D8%B2%D9%87_%DB%8C%D8%A7","//fr.wikipedia.org/wiki/Fonction_OU","//hr.wikipedia.org/wiki/Logi%C4%8Dki_sklop_ILI_(OR)","//la.wikipedia.org/wiki/Porta_AUT","//ml.wikipedia.org/wiki/%E0%B4%93%E0%B5%BC_%E0%B4%97%E0%B5%87%E0%B4%B1%E0%B5%8D%E0%B4%B1%E0%B5%8D","//nl.wikipedia.org/wiki/OF-poort","//ja.wikipedia.org/wiki/OR%E3%82%B2%E3%83%BC%E3%83%88","//pt.wikipedia.org/wiki/Porta_OR","//ro.wikipedia.org/wiki/Poart%C4%83_SAU","//simple.wikipedia.org/wiki/OR_gate","//sk.wikipedia.org/wiki/Hradlo_OR","//sr.wikipedia.org/wiki/%D0%98%D0%9B%D0%98_%D0%B2%D1%80%D0%B0%D1%82%D0%B0","//fi.wikipedia.org/wiki/OR","//ta.wikipedia.org/wiki/%E0%AE%85%E0%AE%B2%E0%AF%8D%E0%AE%B2%E0%AE%A4%E0%AF%81_%E0%AE%B5%E0%AE%BE%E0%AE%AF%E0%AE%BF%E0%AE%B2%E0%AF%8D","//tr.wikipedia.org/wiki/VEYA_kap%C4%B1s%C4%B1","//zh.wikipedia.org/wiki/%E6%88%96%E9%97%A8","#","//www.wikidata.org/wiki/Q560398#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/OR_gate","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["logic"],"pdf":[],"categories":["Logic gates"],"headings":["Symbols","Hardware description and pinout","Hardware description language","Implementations","Wired-OR","See also","References"],"image":["//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/1/16/OR_ANSI_Labelled.svg/120px-OR_ANSI_Labelled.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/f/fa/IEC_OR.svg/128px-IEC_OR.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/0/03/OR_DIN.svg/100px-OR_DIN.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/e/e3/CMOS_4071_diagram.svg/240px-CMOS_4071_diagram.svg.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/3/30/NMOS_OR_gate.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/5/5e/CMOS_OR.svg/220px-CMOS_OR.svg.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/en/thumb/e/e1/OR_gate_diode.svg/220px-OR_gate_diode.svg.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/9/90/OR_using_NAND.svg/229px-OR_using_NAND.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/f/f6/OR_using_NOR.svg/217px-OR_using_NOR.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/b/b4/Wired_or.png/220px-Wired_or.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png","//upload.wikimedia.org/math/0/9/c/09c35e480ff978d5868d6e09f324f913.png","//upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Logical_connectives_Hasse_diagram.svg/80px-Logical_connectives_Hasse_diagram.svg.png","//upload.wikimedia.org/math/f/0/4/f045028b3e31841b22efbbb9a0911dc0.png","//upload.wikimedia.org/math/a/6/4/a6465c0244621c63e7e1e96eb55aad7a.png","//upload.wikimedia.org/math/8/3/e/83e37b7246fdfcb99b2754210ebeae27.png","//upload.wikimedia.org/math/5/a/d/5addb134385e47a2efa484f6306e75a1.png","//upload.wikimedia.org/math/a/0/c/a0c4c2ce7f9c78efeedd2bfb53ab9f3e.png","//upload.wikimedia.org/math/b/7/1/b71edd70fcad670e99a9912ba5e55d77.png","//upload.wikimedia.org/math/1/b/1/1b18a4c4fc578ef4cfd1cc0eb0daa473.png","//upload.wikimedia.org/math/4/2/f/42f4ac9a26f75eda6a7716993026a6c8.png","//upload.wikimedia.org/math/f/c/4/fc4f058d5e0c081a933c8033efe13580.png","//upload.wikimedia.org/math/3/f/9/3f9e0f3e722a14d6b357a13cf2cdd4f1.png","//upload.wikimedia.org/math/9/c/a/9cae4437756a15b8e44ec23e07fb1f65.png","//upload.wikimedia.org/math/2/4/6/2462ef886428ee7d949936d41281f003.png","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["boolean_algebra","logic"]],"members":["boolean_algebra"],"related":["Logic_gate","Logical_disjunction","Truth_table","American_National_Standards_Institute","DIN","Transistorâtransistor_logic","Integrated_circuit","Logic_family","CMOS","Schottky_barrier","NAND_gate","NOR_gate","Logic_level","Open-collector","AND_gate","NOT_gate","NAND_gate","NOR_gate","XOR_gate","Boolean_algebra_(logic)","Logic_gates"]}