# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile {E:/Courses/Learning/Learning/Design and verification diploma/github repos/SPI/SPI.mpf}
# Loading project SPI
# Compile of Counter.v was successful.
# Compile of RAM.v was successful.
# Compile of SPIslave.v was successful.
# Compile of SPIsystem.v was successful.
# Compile of testBench.v was successful.
# Compile of testRAM.v was successful.
# 6 compiles, 0 failed with no errors.
do SPI.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:32:34 on Oct 16,2024
# vlog -reportprogress 300 Counter.v RAM.v SPIslave.v SPIsystem.v testBench.v 
# -- Compiling module Counter
# -- Compiling module RAM
# -- Compiling module SPIslave
# -- Compiling module SPISystem
# -- Compiling module SPISystem_tb
# 
# Top level modules:
# 	SPISystem_tb
# End time: 20:32:35 on Oct 16,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testBench 
# Start time: 20:32:35 on Oct 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit testBench.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./SPI.do PAUSED at line 3
do SPI.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:32:56 on Oct 16,2024
# vlog -reportprogress 300 Counter.v RAM.v SPIslave.v SPIsystem.v testBench.v 
# -- Compiling module Counter
# -- Compiling module RAM
# -- Compiling module SPIslave
# -- Compiling module SPISystem
# -- Compiling module SPISystem_tb
# 
# Top level modules:
# 	SPISystem_tb
# End time: 20:32:56 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testBench 
# Start time: 20:32:35 on Oct 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit testBench.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./SPI.do PAUSED at line 3
do SPI.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 20:33:51 on Oct 16,2024
# vlog -reportprogress 300 Counter.v RAM.v SPIslave.v SPIsystem.v testBench.v 
# -- Compiling module Counter
# -- Compiling module RAM
# -- Compiling module SPIslave
# -- Compiling module SPISystem
# -- Compiling module SPISystem_tb
# 
# Top level modules:
# 	SPISystem_tb
# End time: 20:33:51 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.SPISystem_tb 
# Start time: 20:32:35 on Oct 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "SPIslave(fast)".
# Loading work.SPISystem_tb(fast)
# Loading work.SPISystem(fast)
# Loading work.RAM(fast)
# Loading work.SPIslave(fast)
# Loading work.Counter(fast)
# ** Note: $stop    : testBench.v(78)
#    Time: 27040 ns  Iteration: 0  Instance: /SPISystem_tb
# Break in Module SPISystem_tb at testBench.v line 78
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (E:/Courses/Learning/Learning/Design and verification diploma/github repos/SPI/SPI.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (E:/Courses/Learning/Learning/Design and verification diploma/github repos/SPI/SPI.mpf).  File can not be renamed.
# End time: 20:49:24 on Oct 16,2024, Elapsed time: 0:16:49
# Errors: 4, Warnings: 6
