#include <cstdlib>
#include <cstdio>
#include <boost/program_options.hpp>
#include "simple_cpu_2014.hpp"

const int memsize = 32 * 1024 * 1024;
const int registercount = 8;
const int CONSOLE_OUTPUT = 0xf0000000;

using namespace simple_cpu_2014;

int32_t sign_extend(uint32_t v, int bits)
{
    bool negative = v & (1 << (bits - 1));
    return negative ? (v | (0xffffffff << bits)) : v;
}

struct state
{
    int32_t registers[registercount];
    bool lt, eq, gt, halted;
    bool separate_instructions;
    int carry;

    uint8_t memory[memsize];
    bool memory_fault;
    uint32_t fault_address;

    uint32_t fetch32(uint32_t addr)
    {
        if(addr > memsize - 4) {
            memory_fault = true; fault_address = addr;
            // XXX probably invoke interrupt or something here, and not halt
            halted = true;
            return 0;
        }

        return
            (memory[addr + 0] << 0) | 
            (memory[addr + 1] << 8) | 
            (memory[addr + 2] << 16) | 
            (memory[addr + 3] << 24);
    }

    uint32_t fetch16(uint32_t addr)
    {
        if(addr > memsize - 2) {
            memory_fault = true; fault_address = addr;
            // XXX probably invoke interrupt or something here, and not halt
            halted = true;
            return 0;
        }

        return
            (memory[addr + 0] << 0) | 
            (memory[addr + 1] << 8);
    }

    uint32_t fetch8(uint32_t addr)
    {
        if(addr > memsize - 1) {
            memory_fault = true; fault_address = addr;
            // XXX probably invoke interrupt or something here, and not halt
            halted = true;
            return 0;
        }

        return memory[addr + 0];
    }

    void store32(uint32_t addr, uint32_t value)
    {
        if(addr > memsize - 4) {
            memory_fault = true; fault_address = addr;
            // XXX probably invoke interrupt or something here, and not halt
            halted = true;
            return;
        }

        memory[addr + 0] = (value >> 0) & 0xff;
        memory[addr + 1] = (value >> 8) & 0xff;
        memory[addr + 2] = (value >> 16) & 0xff;
        memory[addr + 3] = (value >> 24) & 0xff;
    }

    void store16(uint32_t addr, uint32_t value)
    {
        if(addr > memsize - 2) {
            memory_fault = true; fault_address = addr;
            // XXX probably invoke interrupt or something here, and not halt
            halted = true;
            return;
        }

        memory[addr + 0] = (value >> 0) & 0xff;
        memory[addr + 1] = (value >> 8) & 0xff;
    }

    void store8(uint32_t addr, uint32_t value)
    {
        if(addr == CONSOLE_OUTPUT) {
            putchar(value & 0xff);
            return;
        }

        if(addr > memsize - 1) {
            memory_fault = true; fault_address = addr;
            // XXX probably invoke interrupt or something here, and not halt
            halted = true;
            return;
        }

        memory[addr] = value & 0xff;
    }

    state() { reset(); }
    void reset()
    {
        separate_instructions = false;
        for(int i = 0; i < registercount; i++)
            registers[i] = 0 ;
        carry = 0;
        lt = false;
        eq = false;
        gt = false;
        halted = false;
        registers[reg::PC] = 0x0;
    }
};

struct instruction
{
    uint opcode;
    uint dst;
    uint src;
    uint modifier;
    uint data;
    instruction(uint32_t value);
};

typedef std::pair<bool, uint32_t> memory_changed;

typedef memory_changed (*instructionfunc)(state&, const instruction&);

struct opcode_info {
    int datasize;
    const char *name;
    instructionfunc func;
};

extern opcode_info opcodes[];

memory_changed moviu(state& s, const instruction& instr)
{
    s.registers[instr.dst] = instr.data << 16;
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed addi(state& s, const instruction& instr)
{
    s.registers[instr.dst] += sign_extend(instr.data, opcodes[instr.opcode].datasize);
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed addiu(state& s, const instruction& instr)
{
    s.registers[instr.dst] += instr.data;
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed shift(state& s, const instruction& instr)
{
    if(instr.modifier == shifttype::RL)
        s.registers[instr.dst] >>= (instr.data & 0x1f);
    else if(instr.modifier == shifttype::LL)
        s.registers[instr.dst] <<= (instr.data & 0x1f);
    else if(instr.modifier == shifttype::RA)
        s.registers[instr.dst] = s.registers[instr.dst] >> (instr.data & 0x1f);
    else if(instr.modifier == shifttype::LA)
        s.registers[instr.dst] = s.registers[instr.dst] << (instr.data & 0x1f);

    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed cmpiu(state& s, const instruction& instr)
{
    s.eq = (((uint32_t)s.registers[instr.dst] & 0xffffff) == instr.data);
    s.lt = (((uint32_t)s.registers[instr.dst] & 0xffffff) < instr.data);
    s.gt = (((uint32_t)s.registers[instr.dst] & 0xffffff) > instr.data);

    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed store(state& s, const instruction& instr)
{
    uint32_t addr = s.registers[instr.dst] + sign_extend(instr.data, 18);
    switch(instr.modifier) {
        case opsize::SIZE_8: s.store8(addr, s.registers[instr.src]); break;
        case opsize::SIZE_16: s.store16(addr, s.registers[instr.src]); break;
        case opsize::SIZE_32: s.store32(addr, s.registers[instr.src]); break;
    }
    if(s.memory_fault)
        return memory_changed(false, 0);
    s.registers[reg::PC] += 4;
    return memory_changed(true, addr);
}

memory_changed load(state& s, const instruction& instr)
{
    uint32_t addr = s.registers[instr.src] + sign_extend(instr.data, 18);
    uint32_t data = 0xffffffff;
    switch(instr.modifier) {
        case opsize::SIZE_8: data = s.fetch8(addr); break;
        case opsize::SIZE_16: data = s.fetch16(addr); break;
        case opsize::SIZE_32: data = s.fetch32(addr); break;
    }
    if(s.memory_fault)
        return memory_changed(false, 0);
    s.registers[instr.dst] = data;
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed mov(state& s, const instruction& instr)
{
    s.registers[instr.dst] = s.registers[instr.src];
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed push(state& s, const instruction& instr)
{
    s.store32(s.registers[reg::SP - 4], s.registers[instr.dst]); // dst is first reg
    if(s.memory_fault)
        return memory_changed(false, 0);
    s.registers[reg::SP] -= 4;
    s.registers[reg::PC] += 4;
    return memory_changed(true, s.registers[reg::SP]);
}

memory_changed pop(state& s, const instruction& instr)
{
    uint32_t data = s.fetch32(s.registers[reg::SP]);
    if(s.memory_fault)
        return memory_changed(false, 0);
    s.registers[instr.dst] = data;
    s.registers[reg::SP] += 4;
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed op_and(state& s, const instruction& instr)
{
    s.registers[instr.dst] &= s.registers[instr.src];
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed op_or(state& s, const instruction& instr)
{
    s.registers[instr.dst] |= s.registers[instr.src];
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed op_xor(state& s, const instruction& instr)
{
    s.registers[instr.dst] ^= s.registers[instr.src];
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed op_not(state& s, const instruction& instr)
{
    s.registers[instr.dst] = ~s.registers[instr.src];
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed add(state& s, const instruction& instr)
{
    s.registers[instr.dst] += s.registers[instr.src];
    s.registers[reg::PC] += 4;
    // XXX carry
    return memory_changed(false, 0);
}

memory_changed adc(state& s, const instruction& instr)
{
    s.registers[instr.dst] += s.registers[instr.src] + s.carry;
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed sub(state& s, const instruction& instr)
{
    s.registers[instr.dst] -= s.registers[instr.src];
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed mult(state& s, const instruction& instr)
{
    long long v = s.registers[instr.dst] * s.registers[instr.src];
    s.registers[instr.dst] = v >> 32;
    s.registers[instr.src] = v & 0xffffffff;
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed div(state& s, const instruction& instr)
{
    int32_t d = s.registers[instr.dst] / s.registers[instr.src];
    int32_t m = s.registers[instr.dst] % s.registers[instr.src];
    s.registers[instr.dst] = d;
    s.registers[instr.src] = m;
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed cmp(state& s, const instruction& instr)
{
    s.eq = (s.registers[instr.dst] == s.registers[instr.src]);
    s.lt = (s.registers[instr.dst] < s.registers[instr.src]);
    s.gt = (s.registers[instr.dst] > s.registers[instr.src]);
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed xchg(state& s, const instruction& instr)
{
    int32_t t = s.registers[instr.dst];
    s.registers[instr.dst] = s.registers[instr.src];
    s.registers[instr.src] = t;
    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed jne(state& s, const instruction& instr)
{
    if(s.eq)
        s.registers[reg::PC] += 4;
    else
        s.registers[reg::PC] += sign_extend(instr.data, 27) << 2;
    return memory_changed(false, 0);
}

memory_changed jl(state& s, const instruction& instr)
{
    if(s.lt)
        s.registers[reg::PC] += sign_extend(instr.data, 27) << 2; // XXX proposed
    else
        s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

memory_changed jsr(state& s, const instruction& instr)
{
    // Rx <= pc, pc <= pc + (sdata24 << 2))
    s.registers[instr.dst] = s.registers[reg::PC] + 4; // XXX proposed
    s.registers[reg::PC] += sign_extend(instr.data, 27) << 2;
    return memory_changed(false, 0);
}

memory_changed jmp(state& s, const instruction& instr)
{
    s.registers[reg::PC] = sign_extend(instr.data, 27) << 2;
    return memory_changed(false, 0);
}

memory_changed jr(state& s, const instruction& instr)
{
    s.registers[reg::PC] = s.registers[instr.dst] + (sign_extend(instr.data, 24) << 2);
    return memory_changed(false, 0);
}

memory_changed sys(state& s, const instruction& instr)
{
    s.store32(s.registers[reg::SP - 4], s.registers[reg::PC]); // dst is first reg
    if(s.memory_fault)
        return memory_changed(false, 0);
    s.registers[reg::SP] -= 4;
    s.registers[reg::PC] = instr.data << 2;
    return memory_changed(true, s.registers[reg::SP]);
}

memory_changed halt(state& s, const instruction& instr)
{
    s.halted = true;
    return memory_changed(false, 0);
}

memory_changed swapcc(state& s, const instruction& instr)
{
    int32_t t = s.registers[instr.dst];

    s.registers[instr.dst] =
        ((s.carry ? 1 : 0) << 3) |
        ((s.lt ? 1 : 0) << 2) |
        ((s.gt ? 1 : 0) << 1) |
        ((s.eq ? 1 : 0) << 0);

    s.carry = (t & 0x8) ? 1 : 0;
    s.lt = t & 0x4;
    s.gt = t & 0x2;
    s.eq = t & 0x1;

    s.registers[reg::PC] += 4;
    return memory_changed(false, 0);
}

opcode_info opcodes[] =
{
    [opcode::MOVIU] = {24, "moviu", moviu},
    [opcode::ADDI] = {24, "addi", addi},
    [opcode::SHIFT] = {18, "shift", shift},
    [opcode::CMPIU] = {24, "cmpiu", cmpiu},
    [opcode::ADDIU] = {24, "addiu", addiu},

    [opcode::STORE] = {18, "store", store},
    [opcode::LOAD] = {18, "load", load},
    [opcode::MOV] = {18, "mov", mov},
    [opcode::PUSH] = {24, "push", push},
    [opcode::POP] = {24, "pop", pop},

    [opcode::AND] = {18, "and", op_and},
    [opcode::OR] = {18, "or", op_or},
    [opcode::XOR] = {18, "xor", op_xor},
    [opcode::NOT] = {18, "not", op_not},
    [opcode::ADD] = {18, "add", add},
    [opcode::ADC] = {18, "adc", adc},
    [opcode::SUB] = {18, "sub", sub},
    [opcode::MULT] = {18, "mult", mult},
    [opcode::DIV] = {18, "div", div},
    [opcode::CMP] = {18, "cmp", cmp},
    [opcode::XCHG] = {18, "xchg", xchg},

    [opcode::JNE] = {27, "jne", jne},
    [opcode::JL] = {27, "jl", jl},
    [opcode::JSR] = {27, "jsr", jsr},
    [opcode::JMP] = {27, "jmp", jmp},
    [opcode::JR] = {24, "jr", jr},
    [opcode::SWAPCC] = {24, "swapcc", swapcc},

    [opcode::SYS] = {6, "sys", sys}, // 6 bits is special case
    [opcode::HALT] = {27, "halt", halt},
};

instruction::instruction(uint32_t value)
{
    opcode = (value >> 27);
    dst = (value >> 24) & 0x7;
    src = (value >> 21) & 0x7;
    modifier = (value >> 18) & 0x7;
    data = value & maskbits(opcodes[opcode].datasize);
}

state s;

namespace po = boost::program_options;

enum VerbosityLevel {
    ERROR = 0,
    WARNING = 1,
    INFO = 2,
    DEBUG = 3,
};

int main(int argc, char **argv)
{
    int verbosity = 0;
    unsigned long long instructions = 0;
    bool harvard = false;
    const int programsize = 128 * 1024;
    uint32_t *program;

    po::options_description desc("Simulator options");
    desc.add_options()
        ("help", "produce help message")
        ("verbose", po::value<int>(&verbosity)->default_value(VerbosityLevel::ERROR), "set verbosity level")
        ("harvard", po::value(&harvard)->zero_tokens(), "use Harvard architecture (instructions separate from RAM)")
    ;

    po::variables_map vm;
    po::store(po::parse_command_line(argc, argv, desc), vm);
    po::notify(vm);    

    if (vm.count("help")) {
        std::cout << desc << "\n";
        exit(EXIT_SUCCESS);
    }

    if(harvard) {

        program = new uint32_t[programsize];
        uint32_t addr = 0;
        while(fread(&program[addr], 4, 1, stdin) == 1) {
            addr++;
        }

    } else {

        uint32_t addr = 0;
        uint32_t d;
        while(fread(&d, 4, 1, stdin) == 1) {
            s.store32(addr, d);
            addr += 4;
        }
    }

    while(!s.halted) {
        uint32_t pc = s.registers[reg::PC];
        uint32_t word = harvard ? program[pc / 4] : s.fetch32(pc);
        instruction instr(word);

        if(s.memory_fault) {
            printf("memory fault at 0x%08X\n", s.fault_address);
            continue;
        }

        if(verbosity >= VerbosityLevel::DEBUG) {
            printf("decoded %s", opcodes[instr.opcode].name);
            if(opcodes[instr.opcode].datasize == 18) {
                printf(", dst = %d, src = %d, size = %d, data = 0x%X\n", instr.dst, instr.src, instr.modifier, instr.data);
            } else if(opcodes[instr.opcode].datasize == 24) {
                printf(", dst = %d, src = %d, data = 0x%X\n", instr.dst, instr.src, instr.data);
            } else /* if(opcodes[instr.opcode].datasize == 27) or 6 */ {
                printf(", dst = %d, data = 0x%X\n", instr.dst, instr.data);
            }
        }

        memory_changed change = opcodes[instr.opcode].func(s, instr);
        if(s.memory_fault) {
            printf("memory fault at 0x%08X\n", s.fault_address);
            continue;
        }
        instructions++;

        if(verbosity >= VerbosityLevel::DEBUG) {
            printf("R0:%08X R1:%08X R2:%08X R3:%08X\n",
                s.registers[0], s.registers[1], s.registers[2], s.registers[3]);
            printf("R4:%08X R5:%08X SP:%08X PC:%08X\n", 
                s.registers[4], s.registers[5], s.registers[6], s.registers[7]);

            // hack not to trigger memory fault
            if(change.first && change.second <= (memsize - 4)) {
                printf("memory changed %08x : %08X\n", change.second, s.fetch32(change.second));
            }
        }
    };

    if(verbosity >= VerbosityLevel::INFO) {
        printf("R0:%08X R1:%08X R2:%08X R3:%08X\n",
            s.registers[0], s.registers[1], s.registers[2], s.registers[3]);
        printf("R4:%08X R5:%08X SP:%08X PC:%08X\n", 
            s.registers[4], s.registers[5], s.registers[6], s.registers[7]);
        printf("%llu instructions executed\n", instructions);
    }
}
