Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 24 19:58:06 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SPI_Slave_control_sets_placed.rpt
| Design       : SPI_Slave
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           10 |
| No           | No                    | Yes                    |              14 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|               Clock Signal              |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  U_SPI_Slave_Reg/slv_reg2__0            |                                         |                  |                2 |              8 |         4.00 |
|  U_SPI_Slave_Reg/slv_reg1__0            |                                         |                  |                2 |              8 |         4.00 |
|  U_SPI_Slave_Reg/slv_reg3__0            |                                         |                  |                2 |              8 |         4.00 |
|  U_SPI_Slave_Reg/slv_reg0__0            |                                         |                  |                2 |              8 |         4.00 |
|  U_SPI_Slave_Reg/so_data_reg[7]_i_2_n_0 |                                         |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                          | U_SPI_Slave_Intf/so_bit_cnt_next        | reset_IBUF       |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                          |                                         | reset_IBUF       |                7 |             14 |         2.00 |
|  clk_IBUF_BUFG                          | U_SPI_Slave_Intf/si_data_reg[7]_i_1_n_0 | reset_IBUF       |                3 |             15 |         5.00 |
+-----------------------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+


