INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'aranz' on host 'desktop-i10cskb' (Windows NT_amd64 version 6.2) on Tue Jul 07 19:56:34 +0900 2020
INFO: [HLS 200-10] In directory 'C:/Users/aranz/FPGA/22Matmul'
Sourcing Tcl script 'C:/Users/aranz/FPGA/22Matmul/22Matmul/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/aranz/FPGA/22Matmul/22Matmul'.
INFO: [HLS 200-10] Adding design file 'src.c' to the project
INFO: [HLS 200-10] Adding test bench file 'src_test.c' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/aranz/FPGA/22Matmul/22Matmul/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.461 ; gain = 89.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 179.461 ; gain = 89.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.461 ; gain = 89.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 179.461 ; gain = 89.008
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 179.461 ; gain = 89.008
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 179.461 ; gain = 89.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.787 seconds; current allocated memory: 95.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 95.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 95.907 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 179.461 ; gain = 89.008
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 16.833 seconds; peak allocated memory: 95.907 MB.
