// Seed: 3787518111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always id_9 <= id_6;
  wire id_12;
  assign id_12 = ~id_8;
  assign id_10 = id_11;
  reg id_13 = id_11;
  assign id_9 = id_13;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_5,
      id_12,
      id_5,
      id_8,
      id_14,
      id_14,
      id_4
  );
  wire id_15;
endmodule
