
*** Running vivado
    with args -log Design_2_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Design_2_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Design_2_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3066.836 ; gain = 2.016 ; free physical = 20754 ; free virtual = 103280
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Symbol_mapper'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Encoder'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Polyphase_Filter_FI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Scrambler_32bits'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Interleaver_BB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ihp/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:Polyphase_filter:1.0'. The one found in IP location '/ihp/departments/D-SYA/work/miglioranza/Polyphase_Filter_FI' will take precedence over the same IP in location /ihp/departments/D-SYA/work/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3066.836 ; gain = 0.000 ; free physical = 20737 ; free virtual = 103269
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3253.047 ; gain = 186.211 ; free physical = 20721 ; free virtual = 103256
Command: link_design -top Design_2_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_CU_top_0_1/Design_2_CU_top_0_1.dcp' for cell 'Design_2_i/CU_top_0'
INFO: [Project 1-454] Reading design checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/Design_2_LDPC_encoder_0_2.dcp' for cell 'Design_2_i/LDPC_encoder_0'
INFO: [Project 1-454] Reading design checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_MUX_0_2/Design_2_MUX_0_2.dcp' for cell 'Design_2_i/MUX_0'
INFO: [Project 1-454] Reading design checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Polyphase_filter_0_0/Design_2_Polyphase_filter_0_0.dcp' for cell 'Design_2_i/Polyphase_filter_0'
INFO: [Project 1-454] Reading design checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Pre_Distortion_Filter_0_0/Design_2_Pre_Distortion_Filter_0_0.dcp' for cell 'Design_2_i/Pre_Distortion_Filter_0'
INFO: [Project 1-454] Reading design checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Scrambler_32bits_0_1/Design_2_Scrambler_32bits_0_1.dcp' for cell 'Design_2_i/Scrambler_32bits_0'
INFO: [Project 1-454] Reading design checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Symbol_mapper_0_0/Design_2_Symbol_mapper_0_0.dcp' for cell 'Design_2_i/Symbol_mapper_0'
INFO: [Project 1-454] Reading design checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_block_interleaver_0_0/Design_2_block_interleaver_0_0.dcp' for cell 'Design_2_i/block_interleaver_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3318.465 ; gain = 0.000 ; free physical = 19669 ; free virtual = 102215
INFO: [Netlist 29-17] Analyzing 553 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Scrambler_32bits_0_1/constrs_1/new/Scrambler_constraints.xdc] for cell 'Design_2_i/Scrambler_32bits_0/U0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3499.480 ; gain = 25.750 ; free physical = 19502 ; free virtual = 102051
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Scrambler_32bits_0_1/constrs_1/new/Scrambler_constraints.xdc] for cell 'Design_2_i/Scrambler_32bits_0/U0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Pre_Distortion_Filter_0_0/Pre-distorsion_filter.srcs/constrs_1/new/Filter_constraints.xdc] for cell 'Design_2_i/Pre_Distortion_Filter_0/U0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Pre_Distortion_Filter_0_0/Pre-distorsion_filter.srcs/constrs_1/new/Filter_constraints.xdc:1]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Pre_Distortion_Filter_0_0/Pre-distorsion_filter.srcs/constrs_1/new/Filter_constraints.xdc] for cell 'Design_2_i/Pre_Distortion_Filter_0/U0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Symbol_mapper_0_0/constrs_1/new/Mapper_constraint.xdc] for cell 'Design_2_i/Symbol_mapper_0/U0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Symbol_mapper_0_0/constrs_1/new/Mapper_constraint.xdc:1]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Symbol_mapper_0_0/constrs_1/new/Mapper_constraint.xdc] for cell 'Design_2_i/Symbol_mapper_0/U0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc] for cell 'Design_2_i/LDPC_encoder_0/U0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:1]
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[0]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[10]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[11]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[12]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[13]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[14]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[15]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[16]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[17]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[18]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[19]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[1]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[20]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[21]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[22]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[23]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[24]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[25]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[26]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[27]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[28]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[29]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[2]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[30]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[31]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[3]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[4]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[5]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[6]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[7]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[8]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in[9]' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-513] set_false_path: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:2]
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/reset' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:3]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-513] set_false_path: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:3]
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/reset_fifos' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:4]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-513] set_false_path: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:4]
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/end_of_frame' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:5]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-513] set_false_path: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:5]
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in_ready' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:6]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-513] set_false_path: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:6]
WARNING: [Constraints 18-402] set_false_path: 'Design_2_i/LDPC_encoder_0/U0/data_in_valid' is not a valid startpoint. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:7]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-513] set_false_path: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc:7]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc] for cell 'Design_2_i/LDPC_encoder_0/U0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Polyphase_filter_0_0/Polyphase_Filter_FI.srcs/constrs_1/new/Polyphase_filter.xdc] for cell 'Design_2_i/Polyphase_filter_0/U0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Polyphase_filter_0_0/Polyphase_Filter_FI.srcs/constrs_1/new/Polyphase_filter.xdc:1]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Polyphase_filter_0_0/Polyphase_Filter_FI.srcs/constrs_1/new/Polyphase_filter.xdc] for cell 'Design_2_i/Polyphase_filter_0/U0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_CU_top_0_1/constrs_1/new/CU_constraint.xdc] for cell 'Design_2_i/CU_top_0/U0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_CU_top_0_1/constrs_1/new/CU_constraint.xdc:1]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_CU_top_0_1/constrs_1/new/CU_constraint.xdc] for cell 'Design_2_i/CU_top_0/U0'
INFO: [Project 1-1714] 34 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3502.449 ; gain = 0.000 ; free physical = 19499 ; free virtual = 102048
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 108 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 5 instances

25 Infos, 43 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 3502.449 ; gain = 249.402 ; free physical = 19499 ; free virtual = 102048
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3611.199 ; gain = 108.750 ; free physical = 19486 ; free virtual = 102043

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12bd30826

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3925.215 ; gain = 314.016 ; free physical = 19186 ; free virtual = 101747

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 966 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10871b0f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 4170.168 ; gain = 0.000 ; free physical = 18988 ; free virtual = 101549
INFO: [Opt 31-389] Phase Retarget created 47 cells and removed 53 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f7ab58d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4170.168 ; gain = 0.000 ; free physical = 18988 ; free virtual = 101549
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 20 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17c275fa8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.168 ; gain = 0.000 ; free physical = 18988 ; free virtual = 101549
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 562 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 5104 load(s) on clock net clk_IBUF_inst/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: d1f756db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.168 ; gain = 0.000 ; free physical = 18989 ; free virtual = 101550
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d1f756db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.168 ; gain = 0.000 ; free physical = 18989 ; free virtual = 101550
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d1f756db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4170.168 ; gain = 0.000 ; free physical = 18989 ; free virtual = 101550
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              47  |              53  |                                              1  |
|  Constant propagation         |               0  |              20  |                                              0  |
|  Sweep                        |               0  |             562  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4170.168 ; gain = 0.000 ; free physical = 18988 ; free virtual = 101549
Ending Logic Optimization Task | Checksum: 164a3ef5f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4170.168 ; gain = 0.000 ; free physical = 18988 ; free virtual = 101549

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 22 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 23 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: eff46ca4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4777.973 ; gain = 0.000 ; free physical = 18691 ; free virtual = 101259
Ending Power Optimization Task | Checksum: eff46ca4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 4777.973 ; gain = 607.805 ; free physical = 18710 ; free virtual = 101278

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: eff46ca4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4777.973 ; gain = 0.000 ; free physical = 18710 ; free virtual = 101278

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4777.973 ; gain = 0.000 ; free physical = 18710 ; free virtual = 101278
Ending Netlist Obfuscation Task | Checksum: d9a9b97c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4777.973 ; gain = 0.000 ; free physical = 18710 ; free virtual = 101278
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 43 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 4777.973 ; gain = 1275.523 ; free physical = 18710 ; free virtual = 101278
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/impl_1/Design_2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Design_2_wrapper_drc_opted.rpt -pb Design_2_wrapper_drc_opted.pb -rpx Design_2_wrapper_drc_opted.rpx
Command: report_drc -file Design_2_wrapper_drc_opted.rpt -pb Design_2_wrapper_drc_opted.pb -rpx Design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/impl_1/Design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 5367.895 ; gain = 589.922 ; free physical = 17962 ; free virtual = 100545
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5367.895 ; gain = 0.000 ; free physical = 17953 ; free virtual = 100542
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3407d5b2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5367.895 ; gain = 0.000 ; free physical = 17953 ; free virtual = 100542
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5367.895 ; gain = 0.000 ; free physical = 17953 ; free virtual = 100542

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9d2bbc5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5367.895 ; gain = 0.000 ; free physical = 17975 ; free virtual = 100564

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: daef5dc8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5367.895 ; gain = 0.000 ; free physical = 17935 ; free virtual = 100528

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: daef5dc8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 5367.895 ; gain = 0.000 ; free physical = 17935 ; free virtual = 100528
Phase 1 Placer Initialization | Checksum: daef5dc8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 5367.895 ; gain = 0.000 ; free physical = 17930 ; free virtual = 100523

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 109b46818

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 5367.895 ; gain = 0.000 ; free physical = 17917 ; free virtual = 100511

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 109b46818

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 5367.895 ; gain = 0.000 ; free physical = 17914 ; free virtual = 100507

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 109b46818

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 5443.203 ; gain = 75.309 ; free physical = 17806 ; free virtual = 100403

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1952836fa

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 5493.223 ; gain = 125.328 ; free physical = 17805 ; free virtual = 100402

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1952836fa

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 5493.223 ; gain = 125.328 ; free physical = 17805 ; free virtual = 100402
Phase 2.1.1 Partition Driven Placement | Checksum: 1952836fa

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 5493.223 ; gain = 125.328 ; free physical = 17807 ; free virtual = 100404
Phase 2.1 Floorplanning | Checksum: f79c79a0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 5493.223 ; gain = 125.328 ; free physical = 17807 ; free virtual = 100404

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f79c79a0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 5493.223 ; gain = 125.328 ; free physical = 17807 ; free virtual = 100404

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f79c79a0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 5493.223 ; gain = 125.328 ; free physical = 17807 ; free virtual = 100404

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 290 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 128 nets or LUTs. Breaked 0 LUT, combined 128 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 4 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5631.582 ; gain = 0.000 ; free physical = 17789 ; free virtual = 100393
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5631.582 ; gain = 0.000 ; free physical = 17789 ; free virtual = 100393

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            128  |                   128  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            128  |                   130  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 21c92844d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:47 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17789 ; free virtual = 100397
Phase 2.4 Global Placement Core | Checksum: 27b675dfc

Time (s): cpu = 00:01:18 ; elapsed = 00:00:55 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17779 ; free virtual = 100387
Phase 2 Global Placement | Checksum: 27b675dfc

Time (s): cpu = 00:01:18 ; elapsed = 00:00:55 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17788 ; free virtual = 100396

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 276305011

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17737 ; free virtual = 100350

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2d11da377

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17732 ; free virtual = 100344

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 220b9b288

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17716 ; free virtual = 100329

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 241cdfe01

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17712 ; free virtual = 100325

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 2c7992048

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17683 ; free virtual = 100296
Phase 3.3 Small Shape DP | Checksum: 1cd3054c5

Time (s): cpu = 00:01:32 ; elapsed = 00:01:05 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17714 ; free virtual = 100327

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 22f4e9d83

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17711 ; free virtual = 100324

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1ea42e94c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17711 ; free virtual = 100324
Phase 3 Detail Placement | Checksum: 1ea42e94c

Time (s): cpu = 00:01:33 ; elapsed = 00:01:07 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17712 ; free virtual = 100325

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f459a46f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.613 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a9176a4c

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5631.582 ; gain = 0.000 ; free physical = 17699 ; free virtual = 100319
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a9a83a01

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.30 . Memory (MB): peak = 5631.582 ; gain = 0.000 ; free physical = 17699 ; free virtual = 100319
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f459a46f

Time (s): cpu = 00:02:01 ; elapsed = 00:01:23 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17702 ; free virtual = 100323

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.613. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1233159d1

Time (s): cpu = 00:02:01 ; elapsed = 00:01:23 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17702 ; free virtual = 100323

Time (s): cpu = 00:02:01 ; elapsed = 00:01:23 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17703 ; free virtual = 100323
Phase 4.1 Post Commit Optimization | Checksum: 1233159d1

Time (s): cpu = 00:02:01 ; elapsed = 00:01:23 . Memory (MB): peak = 5631.582 ; gain = 263.688 ; free physical = 17703 ; free virtual = 100323
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17690 ; free virtual = 100318

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 142ef712c

Time (s): cpu = 00:02:19 ; elapsed = 00:01:40 . Memory (MB): peak = 5737.457 ; gain = 369.562 ; free physical = 17708 ; free virtual = 100336

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 142ef712c

Time (s): cpu = 00:02:19 ; elapsed = 00:01:40 . Memory (MB): peak = 5737.457 ; gain = 369.562 ; free physical = 17709 ; free virtual = 100337
Phase 4.3 Placer Reporting | Checksum: 142ef712c

Time (s): cpu = 00:02:19 ; elapsed = 00:01:40 . Memory (MB): peak = 5737.457 ; gain = 369.562 ; free physical = 17709 ; free virtual = 100337

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17709 ; free virtual = 100337

Time (s): cpu = 00:02:19 ; elapsed = 00:01:40 . Memory (MB): peak = 5737.457 ; gain = 369.562 ; free physical = 17709 ; free virtual = 100337
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d5f43438

Time (s): cpu = 00:02:19 ; elapsed = 00:01:41 . Memory (MB): peak = 5737.457 ; gain = 369.562 ; free physical = 17709 ; free virtual = 100337
Ending Placer Task | Checksum: 1cbdf6383

Time (s): cpu = 00:02:19 ; elapsed = 00:01:41 . Memory (MB): peak = 5737.457 ; gain = 369.562 ; free physical = 17709 ; free virtual = 100337
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 43 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:25 ; elapsed = 00:02:03 . Memory (MB): peak = 5737.457 ; gain = 369.562 ; free physical = 17927 ; free virtual = 100555
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17899 ; free virtual = 100553
INFO: [Common 17-1381] The checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/impl_1/Design_2_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17921 ; free virtual = 100558
INFO: [runtcl-4] Executing : report_io -file Design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.77 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17875 ; free virtual = 100513
INFO: [runtcl-4] Executing : report_utilization -file Design_2_wrapper_utilization_placed.rpt -pb Design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17919 ; free virtual = 100557
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 43 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17885 ; free virtual = 100530
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17854 ; free virtual = 100526
INFO: [Common 17-1381] The checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/impl_1/Design_2_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17873 ; free virtual = 100529
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dbcdeb08 ConstDB: 0 ShapeSum: d0536120 RouteDB: 1fbe175b
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17638 ; free virtual = 100301
Post Restoration Checksum: NetGraph: 6338bb5d NumContArr: 7dd3f41f Constraints: 2d64fa1a Timing: 0
Phase 1 Build RT Design | Checksum: 10e71a996

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17628 ; free virtual = 100294

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10e71a996

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17549 ; free virtual = 100215

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10e71a996

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 5737.457 ; gain = 0.000 ; free physical = 17547 ; free virtual = 100213

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 14ea928c7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 5797.598 ; gain = 60.141 ; free physical = 17525 ; free virtual = 100195

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e27d7c07

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 5797.598 ; gain = 60.141 ; free physical = 17531 ; free virtual = 100201
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.760  | TNS=0.000  | WHS=-0.003 | THS=-0.006 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00116476 %
  Global Horizontal Routing Utilization  = 0.000647326 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9992
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8797
  Number of Partially Routed Nets     = 1195
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a9327560

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 5797.598 ; gain = 60.141 ; free physical = 17523 ; free virtual = 100193

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a9327560

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 5797.598 ; gain = 60.141 ; free physical = 17523 ; free virtual = 100193
Phase 3 Initial Routing | Checksum: 1bba476a1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 5814.785 ; gain = 77.328 ; free physical = 17468 ; free virtual = 100138

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1934
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.475  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: dae1053e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17461 ; free virtual = 100138

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 910c7d2e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17459 ; free virtual = 100136
Phase 4 Rip-up And Reroute | Checksum: 910c7d2e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17459 ; free virtual = 100136

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 7738f7d3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17467 ; free virtual = 100144

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 7738f7d3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17467 ; free virtual = 100144
Phase 5 Delay and Skew Optimization | Checksum: 7738f7d3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:42 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17467 ; free virtual = 100144

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 916dadea

Time (s): cpu = 00:01:27 ; elapsed = 00:00:43 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17465 ; free virtual = 100142
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.475  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 916dadea

Time (s): cpu = 00:01:27 ; elapsed = 00:00:44 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17464 ; free virtual = 100141
Phase 6 Post Hold Fix | Checksum: 916dadea

Time (s): cpu = 00:01:27 ; elapsed = 00:00:44 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17464 ; free virtual = 100144

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.554035 %
  Global Horizontal Routing Utilization  = 0.357681 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d6e3a07c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17457 ; free virtual = 100138

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d6e3a07c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17456 ; free virtual = 100137

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d6e3a07c

Time (s): cpu = 00:01:30 ; elapsed = 00:00:45 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17457 ; free virtual = 100138

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: d6e3a07c

Time (s): cpu = 00:01:30 ; elapsed = 00:00:46 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17461 ; free virtual = 100142

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.475  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: d6e3a07c

Time (s): cpu = 00:01:31 ; elapsed = 00:00:46 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17462 ; free virtual = 100143
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:00:46 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17589 ; free virtual = 100270

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 43 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:12 . Memory (MB): peak = 5894.816 ; gain = 157.359 ; free physical = 17589 ; free virtual = 100270
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5894.816 ; gain = 0.000 ; free physical = 17558 ; free virtual = 100270
INFO: [Common 17-1381] The checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/impl_1/Design_2_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5894.816 ; gain = 0.000 ; free physical = 17574 ; free virtual = 100263
INFO: [runtcl-4] Executing : report_drc -file Design_2_wrapper_drc_routed.rpt -pb Design_2_wrapper_drc_routed.pb -rpx Design_2_wrapper_drc_routed.rpx
Command: report_drc -file Design_2_wrapper_drc_routed.rpt -pb Design_2_wrapper_drc_routed.pb -rpx Design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/impl_1/Design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 5894.816 ; gain = 0.000 ; free physical = 17557 ; free virtual = 100249
INFO: [runtcl-4] Executing : report_methodology -file Design_2_wrapper_methodology_drc_routed.rpt -pb Design_2_wrapper_methodology_drc_routed.pb -rpx Design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Design_2_wrapper_methodology_drc_routed.rpt -pb Design_2_wrapper_methodology_drc_routed.pb -rpx Design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/impl_1/Design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Design_2_wrapper_power_routed.rpt -pb Design_2_wrapper_power_summary_routed.pb -rpx Design_2_wrapper_power_routed.rpx
Command: report_power -file Design_2_wrapper_power_routed.rpt -pb Design_2_wrapper_power_summary_routed.pb -rpx Design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
126 Infos, 43 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 5894.816 ; gain = 0.000 ; free physical = 17496 ; free virtual = 100203
INFO: [runtcl-4] Executing : report_route_status -file Design_2_wrapper_route_status.rpt -pb Design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Design_2_wrapper_timing_summary_routed.rpt -pb Design_2_wrapper_timing_summary_routed.pb -rpx Design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Design_2_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5894.816 ; gain = 0.000 ; free physical = 17487 ; free virtual = 100201
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Design_2_wrapper_bus_skew_routed.rpt -pb Design_2_wrapper_bus_skew_routed.pb -rpx Design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 10:52:48 2025...
