var pairs =
{
"pdp8ka":{"primitive":1}
,"pseudo":{"dual":1}
,"dual":{"port":1}
,"port":{"block":1,"definition":1}
,"block":{"ram":1}
,"architectures":{"supported":1}
,"inputs":{"cew":1}
,"cew":{"clkw":1}
,"clkw":{"csw0":1}
,"csw0":{"csw1":1}
,"csw1":{"csw2":1}
,"csw2":{"cer":1}
,"cer":{"clkr":1}
,"clkr":{"csr0":1}
,"csr0":{"csr1":1}
,"csr1":{"csr2":1}
,"csr2":{"rst":1}
,"rst":{"di0":1}
,"di0":{"di1":1}
,"di1":{"di2":1}
,"di2":{"di3":1}
,"di3":{"di4":1}
,"di4":{"di5":1}
,"di5":{"di6":1}
,"di6":{"di7":1}
,"di7":{"di8":1}
,"di8":{"di9":1}
,"di9":{"di10":1}
,"di10":{"di11":1}
,"di11":{"di12":1}
,"di12":{"di13":1}
,"di13":{"di14":1}
,"di14":{"di15":1}
,"di15":{"di16":1}
,"di16":{"di17":1}
,"di17":{"di18":1}
,"di18":{"di19":1}
,"di19":{"di20":1}
,"di20":{"di21":1}
,"di21":{"di22":1}
,"di22":{"di23":1}
,"di23":{"di24":1}
,"di24":{"di25":1}
,"di25":{"di26":1}
,"di26":{"di27":1}
,"di27":{"di28":1}
,"di28":{"di29":1}
,"di29":{"di30":1}
,"di30":{"di31":1}
,"di31":{"di32":1}
,"di32":{"di33":1}
,"di33":{"di34":1}
,"di34":{"di35":1}
,"di35":{"adw0":1}
,"adw0":{"adw1":1}
,"adw1":{"adw2":1}
,"adw2":{"adw3":1}
,"adw3":{"adw4":1}
,"adw4":{"adw5":1}
,"adw5":{"adw6":1}
,"adw6":{"adw7":1}
,"adw7":{"adw8":1}
,"adw8":{"adw9":1}
,"adw9":{"adw10":1}
,"adw10":{"adw11":1}
,"adw11":{"adw12":1}
,"adw12":{"adr0":1}
,"adr0":{"adr1":1}
,"adr1":{"adr2":1}
,"adr2":{"adr3":1}
,"adr3":{"adr4":1}
,"adr4":{"adr5":1}
,"adr5":{"adr6":1}
,"adr6":{"adr7":1}
,"adr7":{"adr8":1}
,"adr8":{"adr9":1}
,"adr9":{"adr10":1}
,"adr10":{"adr11":1}
,"adr11":{"adr12":1}
,"outputs":{"do0":1}
,"do0":{"do1":1}
,"do1":{"do2":1}
,"do2":{"do3":1}
,"do3":{"do4":1}
,"do4":{"do5":1}
,"do5":{"do6":1}
,"do6":{"do7":1}
,"do7":{"do8":1}
,"do8":{"do9":1}
,"do9":{"do10":1}
,"do10":{"do11":1}
,"do11":{"do12":1}
,"do12":{"do13":1}
,"do13":{"do14":1}
,"do14":{"do15":1}
,"do15":{"do16":1}
,"do16":{"do17":1}
,"do17":{"do18":1}
,"do18":{"do19":1}
,"do19":{"do20":1}
,"do20":{"do21":1}
,"do21":{"do22":1}
,"do22":{"do23":1}
,"do23":{"do24":1}
,"do24":{"do25":1}
,"do25":{"do26":1}
,"do26":{"do27":1}
,"do27":{"do28":1}
,"do28":{"do29":1}
,"do29":{"do30":1}
,"do30":{"do31":1}
,"do31":{"do32":1}
,"do32":{"do33":1}
,"do33":{"do34":1}
,"do34":{"do35":1}
,"attributes":{"latticexp":1}
,"data_width_w":{"default":1}
,"data_width_r":{"default":1}
,"regmode":{"noreg":1}
,"noreg":{"default":1}
,"default":{"outreg":1,"async":1,"111":1,"enabled":1,"zeros":1}
,"resetmode":{"sync":1}
,"sync":{"default":1}
,"csdecode_w":{"3-bit":1}
,"3-bit":{"binary":1}
,"binary":{"value":1}
,"value":{"default":1,"vhdl":1}
,"csdecode_r":{"3-bit":1}
,"gsr":{"disabled":1}
,"disabled":{"default":1}
,"initval_00":{"initval_1f":1}
,"initval_1f":{"verilog":1}
,"verilog":{"320":1}
,"320":{"\u0027hxxx":1}
,"\u0027hxxx":{"80-bit":1}
,"80-bit":{"hexadecimal":1}
,"hexadecimal":{"value":1}
,"vhdl":{"0xxxx":1}
,"0xxxx":{"80-bit":1}
,"refer":{"following":1}
,"following":{"technical":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"site":{"details":1}
,"details":{"ebr":1}
,"ebr":{"port":1}
,"definition":{"attribute":1,"usage":1}
,"attribute":{"definition":1}
,"tn1051":{"memory":1}
,"memory":{"usage":1}
,"usage":{"guide":1}
,"guide":{"latticeecp":1}
,"latticeecp":{"latticexp":1}
,"latticexp":{"devices":1}
}
;Search.control.loadWordPairs(pairs);
