// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fp_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wt_mem_V_2_address0,
        wt_mem_V_2_ce0,
        wt_mem_V_2_q0,
        kh_mem_V_2_address0,
        kh_mem_V_2_ce0,
        kh_mem_V_2_q0,
        dmem_V_2_address0,
        dmem_V_2_ce0,
        dmem_V_2_we0,
        dmem_V_2_d0,
        dmem_V_2_q0,
        d_i_idx_V,
        d_o_idx_V,
        kh_index_V_2,
        o_index_V_2,
        N
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;
parameter    ap_const_lv64_0 = 64'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] wt_mem_V_2_address0;
output   wt_mem_V_2_ce0;
input  [63:0] wt_mem_V_2_q0;
output  [5:0] kh_mem_V_2_address0;
output   kh_mem_V_2_ce0;
input  [63:0] kh_mem_V_2_q0;
output  [11:0] dmem_V_2_address0;
output   dmem_V_2_ce0;
output   dmem_V_2_we0;
output  [63:0] dmem_V_2_d0;
input  [63:0] dmem_V_2_q0;
input  [0:0] d_i_idx_V;
input  [0:0] d_o_idx_V;
input  [0:0] kh_index_V_2;
input  [15:0] o_index_V_2;
input  [15:0] N;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wt_mem_V_2_ce0;
reg kh_mem_V_2_ce0;
reg[11:0] dmem_V_2_address0;
reg dmem_V_2_ce0;
reg dmem_V_2_we0;

(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [10:0] zext_ln209_fu_612_p1;
reg   [10:0] zext_ln209_reg_2089;
wire   [1:0] zext_ln1372_fu_616_p1;
reg   [1:0] zext_ln1372_reg_2094;
wire   [0:0] trunc_ln209_fu_620_p1;
reg   [0:0] trunc_ln209_reg_2099;
wire   [0:0] ret_V_fu_624_p1;
reg   [0:0] ret_V_reg_2104;
wire    ap_CS_fsm_state2;
wire   [15:0] zext_ln887_fu_628_p1;
reg   [15:0] zext_ln887_reg_2110;
wire   [9:0] n_V_fu_637_p2;
reg   [9:0] n_V_reg_2118;
wire   [1:0] m_V_1_fu_649_p2;
reg   [1:0] m_V_1_reg_2126;
wire    ap_CS_fsm_state3;
wire   [8:0] tmp_22_cast_fu_669_p3;
reg   [8:0] tmp_22_cast_reg_2131;
wire   [0:0] icmp_ln887_3_fu_643_p2;
wire   [5:0] c_V_fu_715_p2;
reg   [5:0] c_V_reg_2144;
wire    ap_CS_fsm_state4;
reg   [7:0] lbuf_V_addr_reg_2149;
wire   [0:0] icmp_ln887_5_fu_709_p2;
reg   [63:0] wt_word_V_reg_2155;
wire    ap_CS_fsm_state6;
wire   [1:0] m_V_fu_754_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln887_4_fu_748_p2;
wire   [1:0] off_V_fu_931_p2;
reg   [1:0] off_V_reg_2174;
wire  signed [23:0] sext_ln510_fu_1053_p1;
reg  signed [23:0] sext_ln510_reg_2181;
wire    ap_CS_fsm_state8;
wire   [5:0] r_V_fu_1063_p2;
reg   [5:0] r_V_reg_2189;
wire    ap_CS_fsm_state9;
wire   [10:0] shl_ln1_fu_1069_p3;
reg   [10:0] shl_ln1_reg_2194;
wire   [0:0] icmp_ln887_6_fu_1057_p2;
wire   [0:0] icmp_ln895_fu_1077_p2;
reg   [0:0] icmp_ln895_reg_2199;
wire   [6:0] shl_ln2_fu_1200_p3;
reg   [6:0] shl_ln2_reg_2204;
reg   [3:0] outwords_V_addr_reg_2209;
wire   [9:0] trunc_ln209_2_fu_1212_p3;
reg   [9:0] trunc_ln209_2_reg_2214;
reg   [9:0] tmp_20_reg_2219;
wire   [13:0] zext_ln887_1_fu_1247_p1;
reg   [13:0] zext_ln887_1_reg_2224;
wire   [5:0] c_V_1_fu_1257_p2;
reg   [5:0] c_V_1_reg_2232;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln887_8_fu_1251_p2;
wire   [63:0] p_Val2_3_fu_1319_p3;
reg   [63:0] p_Val2_3_reg_2242;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln883_fu_1327_p2;
reg   [0:0] icmp_ln883_reg_2248;
wire   [8:0] zext_ln519_fu_1333_p1;
reg   [8:0] zext_ln519_reg_2253;
wire   [1:0] m_V_3_fu_1343_p2;
reg   [1:0] m_V_3_reg_2262;
wire    ap_CS_fsm_state12;
wire   [19:0] p_Result_6_fu_1469_p1;
reg   [19:0] p_Result_6_reg_2267;
wire   [0:0] icmp_ln887_9_fu_1337_p2;
wire  signed [5:0] sext_ln203_fu_1499_p1;
reg  signed [5:0] sext_ln203_reg_2273;
reg   [4:0] win_V_addr_reg_2279;
wire   [3:0] zext_ln203_8_fu_1540_p1;
reg   [3:0] zext_ln203_8_reg_2284;
reg   [7:0] lbuf_V_addr_2_reg_2289;
reg   [7:0] lbuf_V_addr_3_reg_2294;
wire   [0:0] or_ln552_fu_1595_p2;
reg   [0:0] or_ln552_reg_2299;
wire   [1:0] wr_V_fu_1606_p2;
reg   [1:0] wr_V_reg_2306;
wire    ap_CS_fsm_state13;
wire   [5:0] sub_ln203_1_fu_1627_p2;
reg   [5:0] sub_ln203_1_reg_2311;
wire   [0:0] icmp_ln887_10_fu_1600_p2;
wire   [1:0] ret_V_14_fu_1639_p2;
reg   [1:0] ret_V_14_reg_2320;
wire    ap_CS_fsm_state14;
wire   [5:0] add_ln203_7_fu_1649_p2;
reg   [5:0] add_ln203_7_reg_2325;
wire   [0:0] icmp_ln887_13_fu_1633_p2;
wire   [1:0] wr_V_2_fu_1678_p2;
reg   [1:0] wr_V_2_reg_2338;
wire    ap_CS_fsm_state16;
wire   [5:0] add_ln203_5_fu_1692_p2;
reg   [5:0] add_ln203_5_reg_2343;
wire   [0:0] icmp_ln887_12_fu_1672_p2;
wire   [1:0] m_V_2_fu_1755_p2;
reg   [1:0] m_V_2_reg_2357;
wire    ap_CS_fsm_state19;
wire  signed [5:0] sext_ln557_fu_1792_p1;
reg  signed [5:0] sext_ln557_reg_2362;
wire   [0:0] icmp_ln887_11_fu_1749_p2;
wire   [8:0] p_Val2_4_fu_1796_p5;
reg   [8:0] p_Val2_4_reg_2367;
wire   [1:0] wr_V_1_fu_1874_p2;
reg   [1:0] wr_V_1_reg_2375;
wire    ap_CS_fsm_state20;
wire   [5:0] sub_ln557_1_fu_1895_p2;
reg   [5:0] sub_ln557_1_reg_2380;
wire   [0:0] icmp_ln887_14_fu_1868_p2;
wire   [4:0] add_ln791_fu_1923_p2;
reg   [4:0] add_ln791_reg_2385;
wire   [1:0] wc_V_1_fu_1935_p2;
reg   [1:0] wc_V_1_reg_2393;
wire    ap_CS_fsm_state21;
wire   [0:0] icmp_ln887_15_fu_1929_p2;
wire   [0:0] p_Result_s_fu_1979_p2;
reg   [0:0] p_Result_s_reg_2403;
wire   [23:0] res_V_fu_2002_p2;
wire    ap_CS_fsm_state22;
wire   [4:0] i_V_fu_2014_p2;
reg   [4:0] i_V_reg_2416;
wire    ap_CS_fsm_state23;
wire   [13:0] add_ln180_fu_2037_p2;
reg   [13:0] add_ln180_reg_2421;
wire   [0:0] icmp_ln887_7_fu_2008_p2;
reg   [4:0] win_V_address0;
reg    win_V_ce0;
reg    win_V_we0;
reg   [19:0] win_V_d0;
wire   [19:0] win_V_q0;
reg   [7:0] lbuf_V_address0;
reg    lbuf_V_ce0;
reg    lbuf_V_we0;
reg   [19:0] lbuf_V_d0;
wire   [19:0] lbuf_V_q0;
reg   [7:0] lbuf_V_address1;
reg    lbuf_V_ce1;
reg    lbuf_V_we1;
reg   [19:0] lbuf_V_d1;
wire   [19:0] lbuf_V_q1;
reg   [3:0] outwords_V_address0;
reg    outwords_V_ce0;
reg   [7:0] outwords_V_we0;
reg   [63:0] outwords_V_d0;
wire   [63:0] outwords_V_q0;
reg   [9:0] p_0193_0_reg_417;
reg   [1:0] p_0180_0_reg_429;
wire   [0:0] icmp_ln887_fu_632_p2;
reg   [5:0] p_0170_0_reg_441;
wire    ap_CS_fsm_state5;
wire   [1:0] ap_phi_mux_p_0352_0_phi_fu_457_p4;
reg   [1:0] p_0352_0_reg_453;
reg   [5:0] p_0517_0_reg_464;
reg   [5:0] p_0507_0_reg_476;
reg   [1:0] p_0564_0_reg_488;
wire    ap_CS_fsm_state18;
reg   [1:0] p_0787_0_reg_499;
reg   [1:0] p_0777_0_reg_510;
wire    ap_CS_fsm_state15;
reg   [1:0] p_0870_0_reg_521;
wire    ap_CS_fsm_state17;
reg   [23:0] p_0888_1_reg_532;
reg   [1:0] p_0884_0_reg_544;
reg   [23:0] p_0888_2_reg_555;
reg   [1:0] p_01033_0_reg_567;
reg   [23:0] p_Val2_6_reg_578;
reg   [1:0] p_01023_0_reg_590;
reg   [4:0] p_01278_0_reg_601;
wire    ap_CS_fsm_state24;
wire   [63:0] zext_ln496_fu_704_p1;
wire   [63:0] zext_ln203_2_fu_730_p1;
wire   [63:0] zext_ln203_fu_743_p1;
wire   [63:0] zext_ln544_fu_922_p1;
wire   [63:0] zext_ln544_8_fu_1157_p1;
wire   [63:0] zext_ln180_5_fu_1300_p1;
wire  signed [63:0] sext_ln203_1_fu_1527_p1;
wire   [63:0] zext_ln203_9_fu_1571_p1;
wire   [63:0] zext_ln203_3_fu_1584_p1;
wire   [63:0] zext_ln203_17_fu_1663_p1;
wire   [63:0] zext_ln203_15_fu_1668_p1;
wire   [63:0] zext_ln535_fu_1715_p1;
wire   [63:0] zext_ln203_13_fu_1736_p1;
wire   [63:0] zext_ln557_4_fu_1950_p1;
wire   [63:0] zext_ln544_9_fu_2042_p1;
wire   [63:0] zext_ln180_fu_2047_p1;
reg   [8:0] wtbuf_2_V_fu_212;
wire   [8:0] wtbuf_0_V_fu_884_p1;
reg   [8:0] wtbuf_2_V_1_fu_216;
reg   [8:0] wtbuf_2_V_2_fu_220;
wire   [19:0] select_ln883_fu_1741_p3;
wire   [7:0] shl_ln821_fu_1861_p2;
wire   [7:0] tmp_s_fu_655_p3;
wire   [7:0] or_ln203_fu_663_p2;
wire   [8:0] tmp_18_fu_677_p4;
wire   [11:0] zext_ln1372_1_fu_687_p1;
wire   [11:0] select_ln496_fu_691_p3;
wire   [11:0] add_ln496_fu_698_p2;
wire   [8:0] zext_ln203_1_fu_721_p1;
wire   [8:0] add_ln203_fu_725_p2;
wire   [7:0] tmp_9_fu_735_p3;
wire   [4:0] tmp_2_fu_760_p4;
wire   [5:0] zext_ln555_1_fu_774_p1;
wire   [5:0] Hi_fu_778_p2;
wire   [31:0] Lo_fu_770_p1;
wire   [31:0] zext_ln555_2_fu_784_p1;
wire   [6:0] zext_ln647_fu_794_p1;
wire   [6:0] zext_ln647_1_fu_798_p1;
wire   [0:0] icmp_ln647_fu_788_p2;
wire   [6:0] sub_ln647_fu_811_p2;
wire   [6:0] sub_ln647_1_fu_823_p2;
reg   [63:0] tmp_19_fu_802_p4;
wire   [6:0] xor_ln647_fu_817_p2;
wire   [6:0] select_ln647_fu_829_p3;
wire   [6:0] select_ln647_2_fu_844_p3;
wire   [6:0] sub_ln647_2_fu_852_p2;
wire   [63:0] select_ln647_1_fu_837_p3;
wire   [63:0] zext_ln647_2_fu_858_p1;
wire   [63:0] zext_ln647_3_fu_862_p1;
wire   [63:0] lshr_ln647_fu_866_p2;
wire   [63:0] lshr_ln647_1_fu_872_p2;
wire   [63:0] p_Result_4_fu_878_p2;
wire   [10:0] zext_ln209_1_fu_903_p1;
wire   [10:0] add_ln209_fu_907_p2;
wire   [8:0] ret_V_s_fu_912_p4;
wire   [1:0] trunc_ln1372_fu_927_p1;
wire   [0:0] icmp_ln879_fu_936_p2;
wire   [0:0] icmp_ln879_8_fu_941_p2;
wire   [0:0] xor_ln879_fu_951_p2;
wire   [0:0] or_ln879_fu_963_p2;
wire   [0:0] icmp_ln879_9_fu_946_p2;
wire   [0:0] xor_ln879_2_fu_969_p2;
wire   [0:0] and_ln879_2_fu_975_p2;
wire   [0:0] and_ln879_fu_957_p2;
wire   [15:0] tmp_6_fu_987_p4;
wire   [15:0] tmp_7_fu_997_p4;
wire   [15:0] trunc_ln728_fu_1015_p1;
wire   [15:0] tmp_8_fu_1019_p4;
wire   [0:0] or_ln879_2_fu_981_p2;
wire   [15:0] select_ln879_fu_1007_p3;
wire   [15:0] select_ln879_4_fu_1029_p3;
wire   [15:0] select_ln879_5_fu_1037_p3;
wire   [21:0] shl_ln_fu_1045_p3;
wire   [5:0] ret_V_12_fu_1083_p2;
wire   [5:0] sub_ln1371_fu_1097_p2;
wire   [4:0] trunc_ln1371_1_fu_1103_p4;
wire  signed [5:0] sext_ln1371_1_fu_1113_p1;
wire   [6:0] zext_ln1371_fu_1117_p1;
wire   [4:0] trunc_ln1371_2_fu_1127_p4;
wire  signed [5:0] sext_ln1371_2_fu_1137_p1;
wire   [0:0] tmp_21_fu_1089_p3;
wire   [6:0] sub_ln1371_1_fu_1121_p2;
wire   [6:0] zext_ln1371_1_fu_1141_p1;
wire   [6:0] select_ln1371_fu_1145_p3;
wire  signed [32:0] sext_ln1371_fu_1153_p1;
wire   [0:0] trunc_ln1372_2_fu_1166_p1;
wire   [1:0] tmp_22_fu_1170_p3;
wire   [0:0] trunc_ln1372_1_fu_1162_p1;
wire   [1:0] sub_ln555_fu_1178_p2;
wire   [1:0] tmp_11_fu_1184_p3;
wire   [1:0] select_ln1372_fu_1192_p3;
wire   [4:0] trunc_ln209_1_fu_1208_p1;
wire   [15:0] img_idx_V_fu_1220_p2;
wire   [0:0] ret_V_15_fu_1224_p2;
wire   [11:0] tmp_10_fu_1238_p4;
wire   [10:0] zext_ln209_2_fu_1263_p1;
wire   [9:0] zext_ln209_3_fu_1267_p1;
wire   [10:0] addr_V_fu_1271_p2;
wire   [0:0] tmp_25_fu_1281_p3;
wire   [9:0] ret_V_10_fu_1276_p2;
wire   [20:0] tmp_12_fu_1289_p5;
wire   [5:0] or_ln514_fu_1305_p2;
wire   [0:0] tmp_24_fu_1311_p3;
wire   [5:0] Lo_1_fu_1349_p4;
wire   [6:0] zext_ln555_fu_1359_p1;
wire   [6:0] Hi_1_fu_1367_p2;
wire   [31:0] zext_ln555_3_fu_1363_p1;
wire   [31:0] zext_ln555_4_fu_1373_p1;
wire   [6:0] zext_ln647_4_fu_1383_p1;
wire   [0:0] icmp_ln647_1_fu_1377_p2;
wire   [6:0] sub_ln647_3_fu_1396_p2;
wire   [6:0] sub_ln647_4_fu_1408_p2;
reg   [63:0] tmp_26_fu_1387_p4;
wire   [6:0] xor_ln647_1_fu_1402_p2;
wire   [6:0] select_ln647_3_fu_1414_p3;
wire   [6:0] select_ln647_5_fu_1429_p3;
wire   [6:0] sub_ln647_5_fu_1437_p2;
wire   [63:0] select_ln647_4_fu_1422_p3;
wire   [63:0] zext_ln647_5_fu_1443_p1;
wire   [63:0] zext_ln647_6_fu_1447_p1;
wire   [63:0] lshr_ln647_2_fu_1451_p2;
wire   [63:0] lshr_ln647_3_fu_1457_p2;
wire   [63:0] p_Result_5_fu_1463_p2;
wire   [3:0] tmp_13_fu_1481_p3;
wire   [4:0] zext_ln203_6_fu_1489_p1;
wire   [4:0] zext_ln203_5_fu_1477_p1;
wire   [4:0] sub_ln203_fu_1493_p2;
wire   [4:0] tmp_14_fu_1503_p3;
wire   [5:0] zext_ln203_4_fu_1473_p1;
wire   [5:0] zext_ln203_7_fu_1511_p1;
wire   [5:0] add_ln203_1_fu_1515_p2;
wire   [5:0] add_ln203_2_fu_1521_p2;
wire   [2:0] tmp_15_fu_1532_p3;
wire   [7:0] tmp_16_fu_1544_p3;
wire   [7:0] or_ln203_1_fu_1552_p2;
wire   [8:0] tmp_41_cast_fu_1558_p3;
wire   [8:0] add_ln203_3_fu_1566_p2;
wire   [7:0] tmp_17_fu_1576_p3;
wire   [0:0] icmp_ln895_1_fu_1589_p2;
wire   [5:0] zext_ln203_10_fu_1612_p1;
wire   [5:0] add_ln203_4_fu_1616_p2;
wire   [5:0] shl_ln203_fu_1621_p2;
wire   [5:0] zext_ln203_14_fu_1645_p1;
wire   [5:0] zext_ln203_16_fu_1654_p1;
wire   [5:0] add_ln203_8_fu_1658_p2;
wire   [5:0] zext_ln203_12_fu_1688_p1;
wire   [3:0] zext_ln203_11_fu_1684_p1;
wire   [3:0] add_ln535_fu_1697_p2;
wire   [8:0] tmp_47_cast_fu_1702_p3;
wire   [8:0] add_ln535_1_fu_1710_p2;
wire   [5:0] shl_ln203_1_fu_1720_p2;
wire   [5:0] sub_ln203_2_fu_1725_p2;
wire   [5:0] add_ln203_6_fu_1730_p2;
wire   [3:0] tmp_29_fu_1774_p3;
wire   [4:0] zext_ln557_1_fu_1782_p1;
wire   [4:0] zext_ln557_fu_1770_p1;
wire   [4:0] sub_ln557_fu_1786_p2;
wire   [5:0] add_ln555_fu_1808_p2;
wire   [6:0] zext_ln555_5_fu_1814_p1;
wire   [6:0] bvh_d_index_fu_1818_p2;
wire   [0:0] icmp_ln1496_fu_1827_p2;
wire   [31:0] zext_ln555_6_fu_1823_p1;
wire   [63:0] p_Repl2_1_fu_1832_p1;
wire   [3:0] tmp_28_fu_1847_p4;
wire   [7:0] zext_ln821_fu_1857_p1;
wire   [5:0] zext_ln557_2_fu_1880_p1;
wire   [5:0] add_ln557_fu_1884_p2;
wire   [5:0] shl_ln557_fu_1889_p2;
wire   [3:0] tmp_30_fu_1905_p3;
wire   [4:0] zext_ln791_cast_fu_1901_p1;
wire   [4:0] p_shl5_fu_1913_p1;
wire   [4:0] empty_62_fu_1917_p2;
wire   [5:0] zext_ln557_3_fu_1941_p1;
wire   [5:0] add_ln557_1_fu_1945_p2;
wire   [4:0] zext_ln791_fu_1955_p1;
wire   [4:0] sub_ln791_fu_1959_p2;
wire  signed [8:0] sext_ln791_fu_1964_p1;
wire   [8:0] shl_ln791_fu_1968_p2;
wire   [8:0] and_ln791_fu_1974_p2;
wire   [19:0] sub_ln703_fu_1985_p2;
wire   [19:0] p_Val2_7_fu_1991_p3;
wire  signed [23:0] sext_ln703_fu_1998_p1;
wire   [13:0] zext_ln1353_fu_2027_p1;
wire   [13:0] tmp_23_fu_2020_p3;
wire   [13:0] add_ln180_25_fu_2031_p2;
reg   [23:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
end

fp_conv_win_V #(
    .DataWidth( 20 ),
    .AddressRange( 27 ),
    .AddressWidth( 5 ))
win_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(win_V_address0),
    .ce0(win_V_ce0),
    .we0(win_V_we0),
    .d0(win_V_d0),
    .q0(win_V_q0)
);

fp_conv_lbuf_V #(
    .DataWidth( 20 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
lbuf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lbuf_V_address0),
    .ce0(lbuf_V_ce0),
    .we0(lbuf_V_we0),
    .d0(lbuf_V_d0),
    .q0(lbuf_V_q0),
    .address1(lbuf_V_address1),
    .ce1(lbuf_V_ce1),
    .we1(lbuf_V_we1),
    .d1(lbuf_V_d1),
    .q1(lbuf_V_q1)
);

fp_conv_outwords_V #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
outwords_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outwords_V_address0),
    .ce0(outwords_V_ce0),
    .we0(outwords_V_we0),
    .d0(outwords_V_d0),
    .q0(outwords_V_q0)
);

top_mux_32_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
top_mux_32_9_1_1_U49(
    .din0(wtbuf_2_V_fu_212),
    .din1(wtbuf_2_V_1_fu_216),
    .din2(wtbuf_2_V_2_fu_220),
    .din3(p_0884_0_reg_544),
    .dout(p_Val2_4_fu_1796_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln887_14_fu_1868_p2 == 1'd0))) begin
        p_01023_0_reg_590 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        p_01023_0_reg_590 <= wc_V_1_reg_2393;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln887_15_fu_1929_p2 == 1'd1))) begin
        p_01033_0_reg_567 <= wr_V_1_reg_2375;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln887_11_fu_1749_p2 == 1'd0) & (or_ln552_reg_2299 == 1'd0))) begin
        p_01033_0_reg_567 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln887_6_fu_1057_p2 == 1'd1))) begin
        p_01278_0_reg_601 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        p_01278_0_reg_601 <= i_V_reg_2416;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_0170_0_reg_441 <= c_V_reg_2144;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln887_3_fu_643_p2 == 1'd0))) begin
        p_0170_0_reg_441 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln887_5_fu_709_p2 == 1'd1))) begin
        p_0180_0_reg_429 <= m_V_1_reg_2126;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln887_fu_632_p2 == 1'd1))) begin
        p_0180_0_reg_429 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln887_7_fu_2008_p2 == 1'd1))) begin
        p_0193_0_reg_417 <= n_V_reg_2118;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_0193_0_reg_417 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln887_4_fu_748_p2 == 1'd0))) begin
        p_0352_0_reg_453 <= m_V_fu_754_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_0352_0_reg_453 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln887_11_fu_1749_p2 == 1'd1) | (or_ln552_reg_2299 == 1'd1)))) begin
        p_0507_0_reg_476 <= c_V_1_reg_2232;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln887_6_fu_1057_p2 == 1'd0))) begin
        p_0507_0_reg_476 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln887_8_fu_1251_p2 == 1'd1))) begin
        p_0517_0_reg_464 <= r_V_reg_2189;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_0517_0_reg_464 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_0564_0_reg_488 <= m_V_3_reg_2262;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        p_0564_0_reg_488 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln887_10_fu_1600_p2 == 1'd0))) begin
        p_0777_0_reg_510 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        p_0777_0_reg_510 <= ret_V_14_reg_2320;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln887_13_fu_1633_p2 == 1'd1))) begin
        p_0787_0_reg_499 <= wr_V_reg_2306;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln887_9_fu_1337_p2 == 1'd0))) begin
        p_0787_0_reg_499 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln887_10_fu_1600_p2 == 1'd1))) begin
        p_0870_0_reg_521 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_0870_0_reg_521 <= wr_V_2_reg_2338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln887_9_fu_1337_p2 == 1'd1) & (or_ln552_fu_1595_p2 == 1'd0))) begin
        p_0884_0_reg_544 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln887_14_fu_1868_p2 == 1'd1))) begin
        p_0884_0_reg_544 <= m_V_2_reg_2357;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln887_9_fu_1337_p2 == 1'd1) & (or_ln552_fu_1595_p2 == 1'd0))) begin
        p_0888_1_reg_532 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln887_14_fu_1868_p2 == 1'd1))) begin
        p_0888_1_reg_532 <= p_0888_2_reg_555;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln887_15_fu_1929_p2 == 1'd1))) begin
        p_0888_2_reg_555 <= p_Val2_6_reg_578;
    end else if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln887_11_fu_1749_p2 == 1'd0) & (or_ln552_reg_2299 == 1'd0))) begin
        p_0888_2_reg_555 <= p_0888_1_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln887_14_fu_1868_p2 == 1'd0))) begin
        p_Val2_6_reg_578 <= p_0888_2_reg_555;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        p_Val2_6_reg_578 <= res_V_fu_2002_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln887_7_fu_2008_p2 == 1'd0))) begin
        add_ln180_reg_2421 <= add_ln180_fu_2037_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln887_12_fu_1672_p2 == 1'd0))) begin
        add_ln203_5_reg_2343 <= add_ln203_5_fu_1692_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln887_13_fu_1633_p2 == 1'd0))) begin
        add_ln203_7_reg_2325 <= add_ln203_7_fu_1649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln887_14_fu_1868_p2 == 1'd0))) begin
        add_ln791_reg_2385 <= add_ln791_fu_1923_p2;
        sub_ln557_1_reg_2380 <= sub_ln557_1_fu_1895_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        c_V_1_reg_2232 <= c_V_1_fu_1257_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c_V_reg_2144 <= c_V_fu_715_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        i_V_reg_2416 <= i_V_fu_2014_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln883_reg_2248 <= icmp_ln883_fu_1327_p2;
        p_Val2_3_reg_2242 <= p_Val2_3_fu_1319_p3;
        zext_ln519_reg_2253[5 : 0] <= zext_ln519_fu_1333_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln887_6_fu_1057_p2 == 1'd0))) begin
        icmp_ln895_reg_2199 <= icmp_ln895_fu_1077_p2;
        outwords_V_addr_reg_2209 <= zext_ln544_8_fu_1157_p1;
        shl_ln1_reg_2194[10 : 5] <= shl_ln1_fu_1069_p3[10 : 5];
        shl_ln2_reg_2204[6 : 5] <= shl_ln2_fu_1200_p3[6 : 5];
        trunc_ln209_2_reg_2214[9 : 5] <= trunc_ln209_2_fu_1212_p3[9 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln887_9_fu_1337_p2 == 1'd0))) begin
        lbuf_V_addr_2_reg_2289 <= zext_ln203_9_fu_1571_p1;
        lbuf_V_addr_3_reg_2294 <= zext_ln203_3_fu_1584_p1;
        p_Result_6_reg_2267 <= p_Result_6_fu_1469_p1;
        sext_ln203_reg_2273 <= sext_ln203_fu_1499_p1;
        win_V_addr_reg_2279 <= sext_ln203_1_fu_1527_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln887_5_fu_709_p2 == 1'd0))) begin
        lbuf_V_addr_reg_2149 <= zext_ln203_2_fu_730_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m_V_1_reg_2126 <= m_V_1_fu_649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (or_ln552_reg_2299 == 1'd0))) begin
        m_V_2_reg_2357 <= m_V_2_fu_1755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        m_V_3_reg_2262 <= m_V_3_fu_1343_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        n_V_reg_2118 <= n_V_fu_637_p2;
        ret_V_reg_2104 <= ret_V_fu_624_p1;
        zext_ln887_reg_2110[9 : 0] <= zext_ln887_fu_628_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln887_4_fu_748_p2 == 1'd1))) begin
        off_V_reg_2174 <= off_V_fu_931_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln887_9_fu_1337_p2 == 1'd1))) begin
        or_ln552_reg_2299 <= or_ln552_fu_1595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln887_15_fu_1929_p2 == 1'd0))) begin
        p_Result_s_reg_2403 <= p_Result_s_fu_1979_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln887_11_fu_1749_p2 == 1'd0) & (or_ln552_reg_2299 == 1'd0))) begin
        p_Val2_4_reg_2367 <= p_Val2_4_fu_1796_p5;
        sext_ln557_reg_2362 <= sext_ln557_fu_1792_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        r_V_reg_2189 <= r_V_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ret_V_14_reg_2320 <= ret_V_14_fu_1639_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sext_ln510_reg_2181[23 : 6] <= sext_ln510_fu_1053_p1[23 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln887_10_fu_1600_p2 == 1'd0))) begin
        sub_ln203_1_reg_2311 <= sub_ln203_1_fu_1627_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln887_6_fu_1057_p2 == 1'd1))) begin
        tmp_20_reg_2219 <= {{img_idx_V_fu_1220_p2[10:1]}};
        zext_ln887_1_reg_2224[11 : 10] <= zext_ln887_1_fu_1247_p1[11 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln887_3_fu_643_p2 == 1'd0))) begin
        tmp_22_cast_reg_2131[7 : 6] <= tmp_22_cast_fu_669_p3[7 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln209_reg_2099 <= trunc_ln209_fu_620_p1;
        zext_ln1372_reg_2094[0] <= zext_ln1372_fu_616_p1[0];
        zext_ln209_reg_2089[0] <= zext_ln209_fu_612_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        wc_V_1_reg_2393 <= wc_V_1_fu_1935_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        wr_V_1_reg_2375 <= wr_V_1_fu_1874_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        wr_V_2_reg_2338 <= wr_V_2_fu_1678_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        wr_V_reg_2306 <= wr_V_fu_1606_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        wt_word_V_reg_2155 <= wt_mem_V_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0352_0_phi_fu_457_p4 == 2'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln887_4_fu_748_p2 == 1'd0))) begin
        wtbuf_2_V_1_fu_216 <= wtbuf_0_V_fu_884_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_p_0352_0_phi_fu_457_p4 == 2'd1) & ~(ap_phi_mux_p_0352_0_phi_fu_457_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln887_4_fu_748_p2 == 1'd0))) begin
        wtbuf_2_V_2_fu_220 <= wtbuf_0_V_fu_884_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_0352_0_phi_fu_457_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln887_4_fu_748_p2 == 1'd0))) begin
        wtbuf_2_V_fu_212 <= wtbuf_0_V_fu_884_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln887_9_fu_1337_p2 == 1'd0) & (icmp_ln883_reg_2248 == 1'd0))) begin
        zext_ln203_8_reg_2284[2 : 1] <= zext_ln203_8_fu_1540_p1[2 : 1];
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln887_fu_632_p2 == 1'd0)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln887_fu_632_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        dmem_V_2_address0 = zext_ln180_fu_2047_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dmem_V_2_address0 = zext_ln180_5_fu_1300_p1;
    end else begin
        dmem_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state10))) begin
        dmem_V_2_ce0 = 1'b1;
    end else begin
        dmem_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        dmem_V_2_we0 = 1'b1;
    end else begin
        dmem_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        kh_mem_V_2_ce0 = 1'b1;
    end else begin
        kh_mem_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        lbuf_V_address0 = lbuf_V_addr_3_reg_2294;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lbuf_V_address0 = zext_ln203_fu_743_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_V_address0 = zext_ln203_2_fu_730_p1;
    end else begin
        lbuf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln887_12_fu_1672_p2 == 1'd1) & (icmp_ln883_reg_2248 == 1'd0)))) begin
        lbuf_V_address1 = lbuf_V_addr_2_reg_2289;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln887_12_fu_1672_p2 == 1'd0) & (icmp_ln883_reg_2248 == 1'd0))) begin
        lbuf_V_address1 = zext_ln535_fu_1715_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lbuf_V_address1 = lbuf_V_addr_reg_2149;
    end else begin
        lbuf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        lbuf_V_ce0 = 1'b1;
    end else begin
        lbuf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln887_12_fu_1672_p2 == 1'd1) & (icmp_ln883_reg_2248 == 1'd0)) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln887_12_fu_1672_p2 == 1'd0) & (icmp_ln883_reg_2248 == 1'd0)))) begin
        lbuf_V_ce1 = 1'b1;
    end else begin
        lbuf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        lbuf_V_d0 = lbuf_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lbuf_V_d0 = lbuf_V_q0;
    end else begin
        lbuf_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        lbuf_V_d1 = p_Result_6_reg_2267;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        lbuf_V_d1 = 20'd0;
    end else begin
        lbuf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state18) & (icmp_ln883_reg_2248 == 1'd0)))) begin
        lbuf_V_we0 = 1'b1;
    end else begin
        lbuf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state18) & (icmp_ln883_reg_2248 == 1'd0)))) begin
        lbuf_V_we1 = 1'b1;
    end else begin
        lbuf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        outwords_V_address0 = zext_ln544_9_fu_2042_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        outwords_V_address0 = outwords_V_addr_reg_2209;
    end else begin
        outwords_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19))) begin
        outwords_V_ce0 = 1'b1;
    end else begin
        outwords_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (icmp_ln887_11_fu_1749_p2 == 1'd1) & (or_ln552_reg_2299 == 1'd0))) begin
        outwords_V_we0 = shl_ln821_fu_1861_p2;
    end else begin
        outwords_V_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        win_V_address0 = zext_ln557_4_fu_1950_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        win_V_address0 = zext_ln203_13_fu_1736_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        win_V_address0 = win_V_addr_reg_2279;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        win_V_address0 = zext_ln203_15_fu_1668_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        win_V_address0 = zext_ln203_17_fu_1663_p1;
    end else begin
        win_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14))) begin
        win_V_ce0 = 1'b1;
    end else begin
        win_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        win_V_d0 = select_ln883_fu_1741_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        win_V_d0 = p_Result_6_reg_2267;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        win_V_d0 = win_V_q0;
    end else begin
        win_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln887_12_fu_1672_p2 == 1'd1)))) begin
        win_V_we0 = 1'b1;
    end else begin
        win_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wt_mem_V_2_ce0 = 1'b1;
    end else begin
        wt_mem_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln887_fu_632_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln887_3_fu_643_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln887_5_fu_709_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln887_4_fu_748_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln887_6_fu_1057_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln887_8_fu_1251_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln887_9_fu_1337_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln887_10_fu_1600_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln887_13_fu_1633_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln887_12_fu_1672_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & ((icmp_ln887_11_fu_1749_p2 == 1'd1) | (or_ln552_reg_2299 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln887_14_fu_1868_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln887_15_fu_1929_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (icmp_ln887_7_fu_2008_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_1_fu_1367_p2 = (7'd19 + zext_ln555_fu_1359_p1);

assign Hi_fu_778_p2 = (6'd8 + zext_ln555_1_fu_774_p1);

assign Lo_1_fu_1349_p4 = {{{p_0564_0_reg_488}, {p_0564_0_reg_488}}, {2'd0}};

assign Lo_fu_770_p1 = tmp_2_fu_760_p4;

assign add_ln180_25_fu_2031_p2 = (zext_ln1353_fu_2027_p1 + tmp_23_fu_2020_p3);

assign add_ln180_fu_2037_p2 = (zext_ln887_1_reg_2224 + add_ln180_25_fu_2031_p2);

assign add_ln203_1_fu_1515_p2 = (zext_ln203_4_fu_1473_p1 + zext_ln203_7_fu_1511_p1);

assign add_ln203_2_fu_1521_p2 = (6'd8 + add_ln203_1_fu_1515_p2);

assign add_ln203_3_fu_1566_p2 = (tmp_41_cast_fu_1558_p3 + zext_ln519_reg_2253);

assign add_ln203_4_fu_1616_p2 = ($signed(zext_ln203_10_fu_1612_p1) + $signed(sext_ln203_reg_2273));

assign add_ln203_5_fu_1692_p2 = ($signed(zext_ln203_12_fu_1688_p1) + $signed(sext_ln203_reg_2273));

assign add_ln203_6_fu_1730_p2 = (6'd2 + sub_ln203_2_fu_1725_p2);

assign add_ln203_7_fu_1649_p2 = (sub_ln203_1_reg_2311 + zext_ln203_14_fu_1645_p1);

assign add_ln203_8_fu_1658_p2 = (sub_ln203_1_reg_2311 + zext_ln203_16_fu_1654_p1);

assign add_ln203_fu_725_p2 = (tmp_22_cast_reg_2131 + zext_ln203_1_fu_721_p1);

assign add_ln209_fu_907_p2 = (zext_ln209_1_fu_903_p1 + zext_ln209_reg_2089);

assign add_ln496_fu_698_p2 = (zext_ln1372_1_fu_687_p1 + select_ln496_fu_691_p3);

assign add_ln535_1_fu_1710_p2 = (zext_ln519_reg_2253 + tmp_47_cast_fu_1702_p3);

assign add_ln535_fu_1697_p2 = (zext_ln203_11_fu_1684_p1 + zext_ln203_8_reg_2284);

assign add_ln555_fu_1808_p2 = ($signed(p_0507_0_reg_476) + $signed(6'd63));

assign add_ln557_1_fu_1945_p2 = (sub_ln557_1_reg_2380 + zext_ln557_3_fu_1941_p1);

assign add_ln557_fu_1884_p2 = ($signed(zext_ln557_2_fu_1880_p1) + $signed(sext_ln557_reg_2362));

assign add_ln791_fu_1923_p2 = (5'd8 + empty_62_fu_1917_p2);

assign addr_V_fu_1271_p2 = (shl_ln1_reg_2194 + zext_ln209_2_fu_1263_p1);

assign and_ln791_fu_1974_p2 = (shl_ln791_fu_1968_p2 & p_Val2_4_reg_2367);

assign and_ln879_2_fu_975_p2 = (xor_ln879_2_fu_969_p2 & icmp_ln879_9_fu_946_p2);

assign and_ln879_fu_957_p2 = (xor_ln879_fu_951_p2 & icmp_ln879_8_fu_941_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_p_0352_0_phi_fu_457_p4 = p_0352_0_reg_453;

assign bvh_d_index_fu_1818_p2 = (shl_ln2_reg_2204 + zext_ln555_5_fu_1814_p1);

assign c_V_1_fu_1257_p2 = (p_0507_0_reg_476 + 6'd1);

assign c_V_fu_715_p2 = (p_0170_0_reg_441 + 6'd1);

assign dmem_V_2_d0 = outwords_V_q0;

assign empty_62_fu_1917_p2 = (zext_ln791_cast_fu_1901_p1 - p_shl5_fu_1913_p1);

assign i_V_fu_2014_p2 = (p_01278_0_reg_601 + 5'd1);

assign icmp_ln1496_fu_1827_p2 = (($signed(p_0888_1_reg_532) < $signed(sext_ln510_reg_2181)) ? 1'b1 : 1'b0);

assign icmp_ln647_1_fu_1377_p2 = ((zext_ln555_3_fu_1363_p1 > zext_ln555_4_fu_1373_p1) ? 1'b1 : 1'b0);

assign icmp_ln647_fu_788_p2 = ((Lo_fu_770_p1 > zext_ln555_2_fu_784_p1) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_941_p2 = ((off_V_reg_2174 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_946_p2 = ((off_V_reg_2174 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_936_p2 = ((off_V_reg_2174 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_1327_p2 = ((p_0507_0_reg_476 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln887_10_fu_1600_p2 = ((p_0787_0_reg_499 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_11_fu_1749_p2 = ((p_0884_0_reg_544 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_12_fu_1672_p2 = ((p_0870_0_reg_521 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_13_fu_1633_p2 = ((p_0777_0_reg_510 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_14_fu_1868_p2 = ((p_01033_0_reg_567 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_15_fu_1929_p2 = ((p_01023_0_reg_590 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_643_p2 = ((p_0180_0_reg_429 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_748_p2 = ((p_0352_0_reg_453 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_709_p2 = ((p_0170_0_reg_441 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_1057_p2 = ((p_0517_0_reg_464 == 6'd33) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_2008_p2 = ((p_01278_0_reg_601 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_1251_p2 = ((p_0507_0_reg_476 == 6'd33) ? 1'b1 : 1'b0);

assign icmp_ln887_9_fu_1337_p2 = ((p_0564_0_reg_488 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_632_p2 = ((zext_ln887_fu_628_p1 < N) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_1589_p2 = ((p_0507_0_reg_476 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_1077_p2 = ((p_0517_0_reg_464 == 6'd0) ? 1'b1 : 1'b0);

assign img_idx_V_fu_1220_p2 = (zext_ln887_reg_2110 + o_index_V_2);

assign kh_mem_V_2_address0 = zext_ln544_fu_922_p1;

assign lshr_ln647_1_fu_872_p2 = 64'd18446744073709551615 >> zext_ln647_3_fu_862_p1;

assign lshr_ln647_2_fu_1451_p2 = select_ln647_4_fu_1422_p3 >> zext_ln647_5_fu_1443_p1;

assign lshr_ln647_3_fu_1457_p2 = 64'd18446744073709551615 >> zext_ln647_6_fu_1447_p1;

assign lshr_ln647_fu_866_p2 = select_ln647_1_fu_837_p3 >> zext_ln647_2_fu_858_p1;

assign m_V_1_fu_649_p2 = (p_0180_0_reg_429 + 2'd1);

assign m_V_2_fu_1755_p2 = (p_0884_0_reg_544 + 2'd1);

assign m_V_3_fu_1343_p2 = (p_0564_0_reg_488 + 2'd1);

assign m_V_fu_754_p2 = (p_0352_0_reg_453 + 2'd1);

assign n_V_fu_637_p2 = (10'd1 + p_0193_0_reg_417);

assign off_V_fu_931_p2 = (zext_ln1372_reg_2094 + trunc_ln1372_fu_927_p1);

assign or_ln203_1_fu_1552_p2 = (tmp_16_fu_1544_p3 | 8'd32);

assign or_ln203_fu_663_p2 = (tmp_s_fu_655_p3 | 8'd32);

assign or_ln514_fu_1305_p2 = (p_0517_0_reg_464 | p_0507_0_reg_476);

assign or_ln552_fu_1595_p2 = (icmp_ln895_reg_2199 | icmp_ln895_1_fu_1589_p2);

assign or_ln879_2_fu_981_p2 = (and_ln879_fu_957_p2 | and_ln879_2_fu_975_p2);

assign or_ln879_fu_963_p2 = (icmp_ln879_fu_936_p2 | icmp_ln879_8_fu_941_p2);

always @ (*) begin
    outwords_V_d0 = ap_const_lv64_0;
    outwords_V_d0[zext_ln555_6_fu_1823_p1] = |(p_Repl2_1_fu_1832_p1);
end

assign p_Repl2_1_fu_1832_p1 = icmp_ln1496_fu_1827_p2;

assign p_Result_4_fu_878_p2 = (lshr_ln647_fu_866_p2 & lshr_ln647_1_fu_872_p2);

assign p_Result_5_fu_1463_p2 = (lshr_ln647_3_fu_1457_p2 & lshr_ln647_2_fu_1451_p2);

assign p_Result_6_fu_1469_p1 = p_Result_5_fu_1463_p2[19:0];

assign p_Result_s_fu_1979_p2 = ((and_ln791_fu_1974_p2 == 9'd0) ? 1'b1 : 1'b0);

assign p_Val2_3_fu_1319_p3 = ((tmp_24_fu_1311_p3[0:0] === 1'b1) ? 64'd0 : dmem_V_2_q0);

assign p_Val2_7_fu_1991_p3 = ((p_Result_s_reg_2403[0:0] === 1'b1) ? win_V_q0 : sub_ln703_fu_1985_p2);

assign p_shl5_fu_1913_p1 = tmp_30_fu_1905_p3;

assign r_V_fu_1063_p2 = (p_0517_0_reg_464 + 6'd1);

assign res_V_fu_2002_p2 = ($signed(p_Val2_6_reg_578) + $signed(sext_ln703_fu_1998_p1));

assign ret_V_10_fu_1276_p2 = (zext_ln209_3_fu_1267_p1 + trunc_ln209_2_reg_2214);

assign ret_V_12_fu_1083_p2 = ($signed(6'd63) + $signed(p_0517_0_reg_464));

assign ret_V_14_fu_1639_p2 = (p_0777_0_reg_510 + 2'd1);

assign ret_V_15_fu_1224_p2 = (trunc_ln209_reg_2099 ^ ret_V_reg_2104);

assign ret_V_fu_624_p1 = p_0193_0_reg_417[0:0];

assign ret_V_s_fu_912_p4 = {{add_ln209_fu_907_p2[10:2]}};

assign select_ln1371_fu_1145_p3 = ((tmp_21_fu_1089_p3[0:0] === 1'b1) ? sub_ln1371_1_fu_1121_p2 : zext_ln1371_1_fu_1141_p1);

assign select_ln1372_fu_1192_p3 = ((tmp_21_fu_1089_p3[0:0] === 1'b1) ? sub_ln555_fu_1178_p2 : tmp_11_fu_1184_p3);

assign select_ln496_fu_691_p3 = ((ret_V_reg_2104[0:0] === 1'b1) ? 12'd2341 : 12'd0);

assign select_ln647_1_fu_837_p3 = ((icmp_ln647_fu_788_p2[0:0] === 1'b1) ? tmp_19_fu_802_p4 : wt_word_V_reg_2155);

assign select_ln647_2_fu_844_p3 = ((icmp_ln647_fu_788_p2[0:0] === 1'b1) ? xor_ln647_fu_817_p2 : zext_ln647_fu_794_p1);

assign select_ln647_3_fu_1414_p3 = ((icmp_ln647_1_fu_1377_p2[0:0] === 1'b1) ? sub_ln647_3_fu_1396_p2 : sub_ln647_4_fu_1408_p2);

assign select_ln647_4_fu_1422_p3 = ((icmp_ln647_1_fu_1377_p2[0:0] === 1'b1) ? tmp_26_fu_1387_p4 : p_Val2_3_reg_2242);

assign select_ln647_5_fu_1429_p3 = ((icmp_ln647_1_fu_1377_p2[0:0] === 1'b1) ? xor_ln647_1_fu_1402_p2 : zext_ln647_4_fu_1383_p1);

assign select_ln647_fu_829_p3 = ((icmp_ln647_fu_788_p2[0:0] === 1'b1) ? sub_ln647_fu_811_p2 : sub_ln647_1_fu_823_p2);

assign select_ln879_4_fu_1029_p3 = ((icmp_ln879_fu_936_p2[0:0] === 1'b1) ? trunc_ln728_fu_1015_p1 : tmp_8_fu_1019_p4);

assign select_ln879_5_fu_1037_p3 = ((or_ln879_2_fu_981_p2[0:0] === 1'b1) ? select_ln879_fu_1007_p3 : select_ln879_4_fu_1029_p3);

assign select_ln879_fu_1007_p3 = ((and_ln879_2_fu_975_p2[0:0] === 1'b1) ? tmp_6_fu_987_p4 : tmp_7_fu_997_p4);

assign select_ln883_fu_1741_p3 = ((icmp_ln883_reg_2248[0:0] === 1'b1) ? 20'd0 : lbuf_V_q1);

assign sext_ln1371_1_fu_1113_p1 = $signed(trunc_ln1371_1_fu_1103_p4);

assign sext_ln1371_2_fu_1137_p1 = $signed(trunc_ln1371_2_fu_1127_p4);

assign sext_ln1371_fu_1153_p1 = $signed(select_ln1371_fu_1145_p3);

assign sext_ln203_1_fu_1527_p1 = $signed(add_ln203_2_fu_1521_p2);

assign sext_ln203_fu_1499_p1 = $signed(sub_ln203_fu_1493_p2);

assign sext_ln510_fu_1053_p1 = $signed(shl_ln_fu_1045_p3);

assign sext_ln557_fu_1792_p1 = $signed(sub_ln557_fu_1786_p2);

assign sext_ln703_fu_1998_p1 = $signed(p_Val2_7_fu_1991_p3);

assign sext_ln791_fu_1964_p1 = $signed(sub_ln791_fu_1959_p2);

assign shl_ln1_fu_1069_p3 = {{p_0517_0_reg_464}, {5'd0}};

assign shl_ln203_1_fu_1720_p2 = add_ln203_5_reg_2343 << 6'd2;

assign shl_ln203_fu_1621_p2 = add_ln203_4_fu_1616_p2 << 6'd2;

assign shl_ln2_fu_1200_p3 = {{select_ln1372_fu_1192_p3}, {5'd0}};

assign shl_ln557_fu_1889_p2 = add_ln557_fu_1884_p2 << 6'd2;

assign shl_ln791_fu_1968_p2 = 9'd1 << sext_ln791_fu_1964_p1;

assign shl_ln821_fu_1861_p2 = 8'd255 << zext_ln821_fu_1857_p1;

assign shl_ln_fu_1045_p3 = {{select_ln879_5_fu_1037_p3}, {6'd0}};

assign sub_ln1371_1_fu_1121_p2 = (7'd0 - zext_ln1371_fu_1117_p1);

assign sub_ln1371_fu_1097_p2 = (6'd1 - p_0517_0_reg_464);

assign sub_ln203_1_fu_1627_p2 = (shl_ln203_fu_1621_p2 - add_ln203_4_fu_1616_p2);

assign sub_ln203_2_fu_1725_p2 = (shl_ln203_1_fu_1720_p2 - add_ln203_5_reg_2343);

assign sub_ln203_fu_1493_p2 = (zext_ln203_6_fu_1489_p1 - zext_ln203_5_fu_1477_p1);

assign sub_ln555_fu_1178_p2 = (2'd0 - tmp_22_fu_1170_p3);

assign sub_ln557_1_fu_1895_p2 = (shl_ln557_fu_1889_p2 - add_ln557_fu_1884_p2);

assign sub_ln557_fu_1786_p2 = (zext_ln557_1_fu_1782_p1 - zext_ln557_fu_1770_p1);

assign sub_ln647_1_fu_823_p2 = (zext_ln647_1_fu_798_p1 - zext_ln647_fu_794_p1);

assign sub_ln647_2_fu_852_p2 = (7'd63 - select_ln647_fu_829_p3);

assign sub_ln647_3_fu_1396_p2 = (zext_ln647_4_fu_1383_p1 - Hi_1_fu_1367_p2);

assign sub_ln647_4_fu_1408_p2 = (Hi_1_fu_1367_p2 - zext_ln647_4_fu_1383_p1);

assign sub_ln647_5_fu_1437_p2 = (7'd63 - select_ln647_3_fu_1414_p3);

assign sub_ln647_fu_811_p2 = (zext_ln647_fu_794_p1 - zext_ln647_1_fu_798_p1);

assign sub_ln703_fu_1985_p2 = (20'd0 - win_V_q0);

assign sub_ln791_fu_1959_p2 = (add_ln791_reg_2385 - zext_ln791_fu_1955_p1);

assign tmp_10_fu_1238_p4 = {{{d_o_idx_V}, {ret_V_15_fu_1224_p2}}, {10'd0}};

assign tmp_11_fu_1184_p3 = {{1'd0}, {trunc_ln1372_1_fu_1162_p1}};

assign tmp_12_fu_1289_p5 = {{{{{{9'd0}, {d_i_idx_V}}}, {tmp_25_fu_1281_p3}}}, {ret_V_10_fu_1276_p2}};

assign tmp_13_fu_1481_p3 = {{p_0564_0_reg_488}, {2'd0}};

assign tmp_14_fu_1503_p3 = {{p_0564_0_reg_488}, {3'd0}};

assign tmp_15_fu_1532_p3 = {{p_0564_0_reg_488}, {1'd0}};

assign tmp_16_fu_1544_p3 = {{p_0564_0_reg_488}, {6'd0}};

assign tmp_17_fu_1576_p3 = {{p_0564_0_reg_488}, {p_0507_0_reg_476}};

assign tmp_18_fu_677_p4 = {{p_0193_0_reg_417[9:1]}};

integer ap_tvar_int_0;

always @ (wt_word_V_reg_2155) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 63 - 0) begin
            tmp_19_fu_802_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_19_fu_802_p4[ap_tvar_int_0] = wt_word_V_reg_2155[63 - ap_tvar_int_0];
        end
    end
end

assign tmp_21_fu_1089_p3 = ret_V_12_fu_1083_p2[32'd5];

assign tmp_22_cast_fu_669_p3 = {{1'd0}, {or_ln203_fu_663_p2}};

assign tmp_22_fu_1170_p3 = {{1'd0}, {trunc_ln1372_2_fu_1166_p1}};

assign tmp_23_fu_2020_p3 = {{tmp_20_reg_2219}, {4'd0}};

assign tmp_24_fu_1311_p3 = or_ln514_fu_1305_p2[32'd5];

assign tmp_25_fu_1281_p3 = addr_V_fu_1271_p2[32'd10];

integer ap_tvar_int_1;

always @ (p_Val2_3_reg_2242) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_26_fu_1387_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_26_fu_1387_p4[ap_tvar_int_1] = p_Val2_3_reg_2242[63 - ap_tvar_int_1];
        end
    end
end

assign tmp_28_fu_1847_p4 = {{bvh_d_index_fu_1818_p2[6:3]}};

assign tmp_29_fu_1774_p3 = {{p_0884_0_reg_544}, {2'd0}};

assign tmp_2_fu_760_p4 = {{{p_0352_0_reg_453}, {1'd0}}, {p_0352_0_reg_453}};

assign tmp_30_fu_1905_p3 = {{p_01033_0_reg_567}, {2'd0}};

assign tmp_41_cast_fu_1558_p3 = {{1'd0}, {or_ln203_1_fu_1552_p2}};

assign tmp_47_cast_fu_1702_p3 = {{add_ln535_fu_1697_p2}, {5'd0}};

assign tmp_6_fu_987_p4 = {{kh_mem_V_2_q0[47:32]}};

assign tmp_7_fu_997_p4 = {{kh_mem_V_2_q0[31:16]}};

assign tmp_8_fu_1019_p4 = {{kh_mem_V_2_q0[63:48]}};

assign tmp_9_fu_735_p3 = {{p_0180_0_reg_429}, {p_0170_0_reg_441}};

assign tmp_s_fu_655_p3 = {{p_0180_0_reg_429}, {6'd0}};

assign trunc_ln1371_1_fu_1103_p4 = {{sub_ln1371_fu_1097_p2[5:1]}};

assign trunc_ln1371_2_fu_1127_p4 = {{ret_V_12_fu_1083_p2[5:1]}};

assign trunc_ln1372_1_fu_1162_p1 = ret_V_12_fu_1083_p2[0:0];

assign trunc_ln1372_2_fu_1166_p1 = sub_ln1371_fu_1097_p2[0:0];

assign trunc_ln1372_fu_927_p1 = p_0193_0_reg_417[1:0];

assign trunc_ln209_1_fu_1208_p1 = p_0517_0_reg_464[4:0];

assign trunc_ln209_2_fu_1212_p3 = {{trunc_ln209_1_fu_1208_p1}, {5'd0}};

assign trunc_ln209_fu_620_p1 = o_index_V_2[0:0];

assign trunc_ln728_fu_1015_p1 = kh_mem_V_2_q0[15:0];

assign wc_V_1_fu_1935_p2 = (p_01023_0_reg_590 + 2'd1);

assign wr_V_1_fu_1874_p2 = (p_01033_0_reg_567 + 2'd1);

assign wr_V_2_fu_1678_p2 = (p_0870_0_reg_521 + 2'd1);

assign wr_V_fu_1606_p2 = (p_0787_0_reg_499 + 2'd1);

assign wt_mem_V_2_address0 = zext_ln496_fu_704_p1;

assign wtbuf_0_V_fu_884_p1 = p_Result_4_fu_878_p2[8:0];

assign xor_ln647_1_fu_1402_p2 = (zext_ln647_4_fu_1383_p1 ^ 7'd63);

assign xor_ln647_fu_817_p2 = (zext_ln647_fu_794_p1 ^ 7'd63);

assign xor_ln879_2_fu_969_p2 = (or_ln879_fu_963_p2 ^ 1'd1);

assign xor_ln879_fu_951_p2 = (icmp_ln879_fu_936_p2 ^ 1'd1);

assign zext_ln1353_fu_2027_p1 = p_01278_0_reg_601;

assign zext_ln1371_1_fu_1141_p1 = $unsigned(sext_ln1371_2_fu_1137_p1);

assign zext_ln1371_fu_1117_p1 = $unsigned(sext_ln1371_1_fu_1113_p1);

assign zext_ln1372_1_fu_687_p1 = tmp_18_fu_677_p4;

assign zext_ln1372_fu_616_p1 = kh_index_V_2;

assign zext_ln180_5_fu_1300_p1 = tmp_12_fu_1289_p5;

assign zext_ln180_fu_2047_p1 = add_ln180_reg_2421;

assign zext_ln203_10_fu_1612_p1 = p_0787_0_reg_499;

assign zext_ln203_11_fu_1684_p1 = p_0870_0_reg_521;

assign zext_ln203_12_fu_1688_p1 = p_0870_0_reg_521;

assign zext_ln203_13_fu_1736_p1 = add_ln203_6_fu_1730_p2;

assign zext_ln203_14_fu_1645_p1 = p_0777_0_reg_510;

assign zext_ln203_15_fu_1668_p1 = add_ln203_7_reg_2325;

assign zext_ln203_16_fu_1654_p1 = ret_V_14_fu_1639_p2;

assign zext_ln203_17_fu_1663_p1 = add_ln203_8_fu_1658_p2;

assign zext_ln203_1_fu_721_p1 = p_0170_0_reg_441;

assign zext_ln203_2_fu_730_p1 = add_ln203_fu_725_p2;

assign zext_ln203_3_fu_1584_p1 = tmp_17_fu_1576_p3;

assign zext_ln203_4_fu_1473_p1 = p_0564_0_reg_488;

assign zext_ln203_5_fu_1477_p1 = p_0564_0_reg_488;

assign zext_ln203_6_fu_1489_p1 = tmp_13_fu_1481_p3;

assign zext_ln203_7_fu_1511_p1 = tmp_14_fu_1503_p3;

assign zext_ln203_8_fu_1540_p1 = tmp_15_fu_1532_p3;

assign zext_ln203_9_fu_1571_p1 = add_ln203_3_fu_1566_p2;

assign zext_ln203_fu_743_p1 = tmp_9_fu_735_p3;

assign zext_ln209_1_fu_903_p1 = p_0193_0_reg_417;

assign zext_ln209_2_fu_1263_p1 = p_0507_0_reg_476;

assign zext_ln209_3_fu_1267_p1 = p_0507_0_reg_476;

assign zext_ln209_fu_612_p1 = kh_index_V_2;

assign zext_ln496_fu_704_p1 = add_ln496_fu_698_p2;

assign zext_ln519_fu_1333_p1 = p_0507_0_reg_476;

assign zext_ln535_fu_1715_p1 = add_ln535_1_fu_1710_p2;

assign zext_ln544_8_fu_1157_p1 = $unsigned(sext_ln1371_fu_1153_p1);

assign zext_ln544_9_fu_2042_p1 = p_01278_0_reg_601;

assign zext_ln544_fu_922_p1 = ret_V_s_fu_912_p4;

assign zext_ln555_1_fu_774_p1 = tmp_2_fu_760_p4;

assign zext_ln555_2_fu_784_p1 = Hi_fu_778_p2;

assign zext_ln555_3_fu_1363_p1 = Lo_1_fu_1349_p4;

assign zext_ln555_4_fu_1373_p1 = Hi_1_fu_1367_p2;

assign zext_ln555_5_fu_1814_p1 = add_ln555_fu_1808_p2;

assign zext_ln555_6_fu_1823_p1 = bvh_d_index_fu_1818_p2;

assign zext_ln555_fu_1359_p1 = Lo_1_fu_1349_p4;

assign zext_ln557_1_fu_1782_p1 = tmp_29_fu_1774_p3;

assign zext_ln557_2_fu_1880_p1 = p_01033_0_reg_567;

assign zext_ln557_3_fu_1941_p1 = p_01023_0_reg_590;

assign zext_ln557_4_fu_1950_p1 = add_ln557_1_fu_1945_p2;

assign zext_ln557_fu_1770_p1 = p_0884_0_reg_544;

assign zext_ln647_1_fu_798_p1 = Hi_fu_778_p2;

assign zext_ln647_2_fu_858_p1 = select_ln647_2_fu_844_p3;

assign zext_ln647_3_fu_862_p1 = sub_ln647_2_fu_852_p2;

assign zext_ln647_4_fu_1383_p1 = Lo_1_fu_1349_p4;

assign zext_ln647_5_fu_1443_p1 = select_ln647_5_fu_1429_p3;

assign zext_ln647_6_fu_1447_p1 = sub_ln647_5_fu_1437_p2;

assign zext_ln647_fu_794_p1 = tmp_2_fu_760_p4;

assign zext_ln791_cast_fu_1901_p1 = p_01033_0_reg_567;

assign zext_ln791_fu_1955_p1 = p_01023_0_reg_590;

assign zext_ln821_fu_1857_p1 = tmp_28_fu_1847_p4;

assign zext_ln887_1_fu_1247_p1 = tmp_10_fu_1238_p4;

assign zext_ln887_fu_628_p1 = p_0193_0_reg_417;

always @ (posedge ap_clk) begin
    zext_ln209_reg_2089[10:1] <= 10'b0000000000;
    zext_ln1372_reg_2094[1] <= 1'b0;
    zext_ln887_reg_2110[15:10] <= 6'b000000;
    tmp_22_cast_reg_2131[5:0] <= 6'b100000;
    tmp_22_cast_reg_2131[8] <= 1'b0;
    sext_ln510_reg_2181[5:0] <= 6'b000000;
    shl_ln1_reg_2194[4:0] <= 5'b00000;
    shl_ln2_reg_2204[4:0] <= 5'b00000;
    trunc_ln209_2_reg_2214[4:0] <= 5'b00000;
    zext_ln887_1_reg_2224[9:0] <= 10'b0000000000;
    zext_ln887_1_reg_2224[13:12] <= 2'b00;
    zext_ln519_reg_2253[8:6] <= 3'b000;
    zext_ln203_8_reg_2284[0] <= 1'b0;
    zext_ln203_8_reg_2284[3] <= 1'b0;
end

endmodule //fp_conv
