@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Synthesizing work.led_blink_top_module.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink.vhd":6:7:6:15|Synthesizing work.led_blink.rtl.
Post processing for work.led_blink.rtl
Post processing for work.led_blink_top_module.rtl
