/* Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE15F17) Path("F:/FILE/FPGA/FPGA_Interface/02_Protocol/03_UART/04_PC2FPGA_UART_Test/dev/") File("PC2FPGA_UART_Test.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
