#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Mar 21 17:00:16 2018
# Process ID: 6892
# Current directory: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1
# Command line: vivado.exe -log p71821.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source p71821.tcl -notrace
# Log file: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821.vdi
# Journal file: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source p71821.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {10}  -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {3}  -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/src/firmware/DT/IP/2017.2/pentek'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/src/firmware/source/sysgen/generated_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 349.855 ; gain = 79.363
add_files: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 559.453 ; gain = 209.598
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 674.586 ; gain = 70.703
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 825.457 ; gain = 114.953
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 873.887 ; gain = 48.430
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ddr4_80_ctlr.dcp' for cell 'ddr4_ctlr_inst'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/data_acq.dcp' for cell 'data_acq_i/data_acq_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/dataio_intrfc.dcp' for cell 'dataio_intrfc_i/dataio_intrfc_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ddr4_intrfc.dcp' for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/dsp1.dcp' for cell 'dsp_i/dsp1_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/pcie_intrfc.dcp' for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/user_block1.dcp' for cell 'user_block1_i/user_block1_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/user_block2.dcp' for cell 'user_block2_i/user_block2_i'
INFO: [Netlist 29-17] Analyzing 7681 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 15 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/clka_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713133]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/clkb_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713157]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713179]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_10' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713186]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_11' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713193]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_12' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713200]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_13' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713207]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_14' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713214]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_15' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713221]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_16' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713228]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_17' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713235]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_adc_pdti_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713400]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720890]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720897]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720904]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720911]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[4]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720918]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720925]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[6]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720932]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[7]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720939]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tvalid[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720947]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/pps_det_led_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:713423]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720955]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720962]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720969]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:720976]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axi_csr_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:714161]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axi_csr_aresetn' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:714194]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axis_dac_pdti_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:714287]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/sbusa_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:714318]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/sbusb_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:714326]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:728585]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:728592]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:728599]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:728606]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[4]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:728613]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:728620]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[6]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:728627]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[7]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:728634]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TVALID' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp11/dataio_intrfc.edf:714437]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pcie_intrfc_wrapper_i/pcie_intrfc_i/m_axi_csr_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-6892-eol-hawkeye/dcp13/pcie_intrfc.edf:1043564]
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_fifo/px_axisrq2ddr_fifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_fifo/px_axisrq2ddr_fifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_rrqfifo/px_axisrq2ddr_rrqfifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_rrqfifo/px_axisrq2ddr_rrqfifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0'
WARNING: [Vivado 12-507] No nets matched 'ssmc_en_vtc'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets ssmc_en_vtc]'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0'
WARNING: [Vivado 12-507] No nets matched 'ssmc_en_vtc'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets ssmc_en_vtc]'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/ip_0/synth/pcie_intrfc_pcie3_ultrascale_0_0_gt.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/ip_0/synth/pcie_intrfc_pcie3_ultrascale_0_0_gt.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/source/pcie_intrfc_pcie3_ultrascale_0_0-PCIE_X0Y0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/source/pcie_intrfc_pcie3_ultrascale_0_0-PCIE_X0Y0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_system_management_wiz_0_0/pcie_intrfc_system_management_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/system_management/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_system_management_wiz_0_0/pcie_intrfc_system_management_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/system_management/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_board.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_board.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:01:54 ; elapsed = 00:01:09 . Memory (MB): peak = 6295.336 ; gain = 1778.406
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_0/bd_828c_microblaze_I_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_0/bd_828c_microblaze_I_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_2/bd_828c_ilmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_2/bd_828c_ilmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_3/bd_828c_dlmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_3/bd_828c_dlmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_10/bd_828c_iomodule_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_10/bd_828c_iomodule_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ip_0/ddr4_80_ctlr_microblaze_mcs_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ip_0/ddr4_80_ctlr_microblaze_mcs_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ddr4_80_ctlr_board.xdc] for cell 'ddr4_ctlr_inst/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ddr4_80_ctlr_board.xdc] for cell 'ddr4_ctlr_inst/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/par/ddr4_80_ctlr.xdc] for cell 'ddr4_ctlr_inst/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/par/ddr4_80_ctlr.xdc] for cell 'ddr4_ctlr_inst/inst'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_rdr_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_fifo/px_dma_ppkt2pcie_rdr_fifo.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_req_in_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_fifo/px_dma_ppkt2pcie_req_in_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_rdr_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_fifo/px_dma_ppkt2pcie_rdr_fifo.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_req_in_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_fifo/px_dma_ppkt2pcie_req_in_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_rdr_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_fifo/px_dma_ppkt2pcie_rdr_fifo.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_req_in_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_fifo/px_dma_ppkt2pcie_req_in_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/out_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/out_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_win_fifo/px_dma_pcie2ddr_win_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_win_fifo/px_dma_pcie2ddr_win_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_rqst_fifo/px_dma_pcie2ddr_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_rqst_fifo/px_dma_pcie2ddr_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/tx_sync_fifo_generator_v13_1_i0/tx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0/tx_sync_struct/dsp/axi_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/tx_sync_fifo_generator_v13_1_i0/tx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0/tx_sync_struct/dsp/axi_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
WARNING: [Vivado 12-508] No pins matched 'tx_sync_struct/gatereg/synth_reg_inst_0/o'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc:1]
WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins tx_sync_struct/gatereg/synth_reg_inst_0/o]'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i1/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i1_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0'
Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc]
WARNING: [Vivado 12-180] No cells matched 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst'. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:240]
WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'C0_SYS_CLK_P' already exists, overwriting the previous clock with the same name. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1207]
INFO: [Timing 38-2] Deriving generated clocks [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1214]
get_clocks: Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 6342.711 ; gain = 46.594
WARNING: [Vivado 12-507] No nets matched 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/inst/store_ltssm'. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1248]
WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc]
Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821config.xdc]
Finished Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821config.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ddr4_intrfc.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/dsp1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/dataio_intrfc.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/pcie_intrfc.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/data_acq.dcp'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0_clocks.xdc:55]
get_clocks: Time (s): cpu = 00:02:07 ; elapsed = 00:01:15 . Memory (MB): peak = 6397.707 ; gain = 41.344
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo_clocks.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo_clocks.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_late.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_late.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0_clocks.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0_clocks.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_lnk_up_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_lnk_up_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_reset_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_reset_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/xpm_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/xpm_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'data_acq_i/data_acq_i/cdc_async_rst/U0/rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'data_acq_i/data_acq_i/cdc_async_rst/U0/rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/tsl_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/tsl_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/s_cntr_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/s_cntr_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_rising_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_rising_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_fall_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_fall_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/p_cntr_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/p_cntr_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/stat_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/stat_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat1_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat1_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat1_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat1_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat1_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat1_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/xpm_cdc_emp_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/xpm_cdc_emp_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/clr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/clr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl4_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl4_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/dsrm_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/dsrm_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/lgate_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/lgate_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ts_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ts_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ls_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ls_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/le_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/le_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl2_xclk/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl2_xclk/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/rst_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/rst_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/flsh_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/flsh_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/syncrst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/syncrst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/sync_sys_clk
Generating merged BMM file for the design top 'p71821'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6166 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1127 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 15 instances
  IBUF => IBUF_ANALOG: 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 30 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 10 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 90 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 23 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 249 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 776 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 3744 instances

link_design: Time (s): cpu = 00:08:40 ; elapsed = 00:07:10 . Memory (MB): peak = 6397.707 ; gain = 5523.816
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6397.707 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
get_clocks: Time (s): cpu = 00:01:43 ; elapsed = 00:01:01 . Memory (MB): peak = 6397.707 ; gain = 0.000
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 6397.707 ; gain = 0.000
read_xdc: Time (s): cpu = 00:02:19 ; elapsed = 00:01:27 . Memory (MB): peak = 6397.707 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6397.707 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 106fec877

Time (s): cpu = 00:02:46 ; elapsed = 00:03:05 . Memory (MB): peak = 6397.707 ; gain = 0.000

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:01:43 ; elapsed = 00:01:02 . Memory (MB): peak = 6462.152 ; gain = 62.523
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 6473.531 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: 1a90318e9

Time (s): cpu = 00:05:26 ; elapsed = 00:11:00 . Memory (MB): peak = 6473.531 ; gain = 75.824
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 573 inverter(s) to 43845 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 23d01c772

Time (s): cpu = 00:08:27 ; elapsed = 00:12:59 . Memory (MB): peak = 6812.195 ; gain = 414.488
INFO: [Opt 31-389] Phase Retarget created 6286 cells and removed 9645 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 224863938

Time (s): cpu = 00:09:39 ; elapsed = 00:14:11 . Memory (MB): peak = 6812.195 ; gain = 414.488
INFO: [Opt 31-389] Phase Constant propagation created 11404 cells and removed 51946 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1c480f841

Time (s): cpu = 00:12:42 ; elapsed = 00:17:14 . Memory (MB): peak = 6812.195 ; gain = 414.488
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 73795 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b07e01ff

Time (s): cpu = 00:13:33 ; elapsed = 00:18:05 . Memory (MB): peak = 6812.195 ; gain = 414.488
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 2 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 1ef917618

Time (s): cpu = 00:13:35 ; elapsed = 00:18:07 . Memory (MB): peak = 6812.195 ; gain = 414.488
INFO: [Opt 31-389] Phase Shift Register Optimization created 17 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.898 . Memory (MB): peak = 6812.195 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ef917618

Time (s): cpu = 00:13:38 ; elapsed = 00:18:10 . Memory (MB): peak = 6812.195 ; gain = 414.488

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUPE3_inst
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 171 BRAM(s) out of a total of 564 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 38 WE to EN ports
Number of BRAM Ports augmented: 139 newly gated: 264 Total Ports: 1128
Ending PowerOpt Patch Enables Task | Checksum: 20e89ef73

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9920.742 ; gain = 0.000
Ending Power Optimization Task | Checksum: 20e89ef73

Time (s): cpu = 00:04:36 ; elapsed = 00:02:17 . Memory (MB): peak = 9920.742 ; gain = 3108.547
76 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:20:45 ; elapsed = 00:22:02 . Memory (MB): peak = 9920.742 ; gain = 3523.035
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.333 . Memory (MB): peak = 9920.742 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:13 ; elapsed = 00:01:14 . Memory (MB): peak = 9920.742 ; gain = 0.000
Command: report_drc -file p71821_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 9920.742 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC PORTPROP-10] Incorrect IOStandard on MCAP reset: The PCI Express reset pin PERST0_N is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9920.742 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 127b80569

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 9920.742 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/sync_sys_clk
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9920.742 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bb71038a

Time (s): cpu = 00:06:30 ; elapsed = 00:05:49 . Memory (MB): peak = 9920.742 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13a348dbe

Time (s): cpu = 00:09:51 ; elapsed = 00:08:22 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13a348dbe

Time (s): cpu = 00:09:53 ; elapsed = 00:08:25 . Memory (MB): peak = 11815.395 ; gain = 1894.652
Phase 1 Placer Initialization | Checksum: 13a348dbe

Time (s): cpu = 00:09:56 ; elapsed = 00:08:28 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 5ebd68d6

Time (s): cpu = 00:20:06 ; elapsed = 00:15:46 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 5ebd68d6

Time (s): cpu = 00:20:09 ; elapsed = 00:15:48 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138e8dd99

Time (s): cpu = 00:21:51 ; elapsed = 00:17:10 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c0964eb2

Time (s): cpu = 00:21:56 ; elapsed = 00:17:15 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c7c667dd

Time (s): cpu = 00:21:58 ; elapsed = 00:17:17 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1107a520e

Time (s): cpu = 00:22:18 ; elapsed = 00:17:32 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1107a520e

Time (s): cpu = 00:22:19 ; elapsed = 00:17:33 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 13af45677

Time (s): cpu = 00:22:28 ; elapsed = 00:17:42 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: a007d867

Time (s): cpu = 00:24:51 ; elapsed = 00:19:35 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: e01c3009

Time (s): cpu = 00:25:00 ; elapsed = 00:19:44 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: f409ad2f

Time (s): cpu = 00:25:05 ; elapsed = 00:19:50 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 19682d0a4

Time (s): cpu = 00:26:39 ; elapsed = 00:20:45 . Memory (MB): peak = 11815.395 ; gain = 1894.652
Phase 3 Detail Placement | Checksum: 19682d0a4

Time (s): cpu = 00:26:41 ; elapsed = 00:20:47 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18764a19f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/t2_dval_stretch, inserted BUFG to drive 1644 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/t2_dval_stretch, inserted BUFG to drive 2867 loads.
INFO: [Place 46-39] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/t2_dval_stretch, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2772 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2841 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2758 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2770 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2631 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2715 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2687 loads.
INFO: [Place 46-41] BUFG insertion identified 15 candidate nets, 14 success, 0 skipped for placement/routing, 1 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1523d19da

Time (s): cpu = 00:32:36 ; elapsed = 00:25:25 . Memory (MB): peak = 11815.395 ; gain = 1894.652
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.133. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 61917a4c

Time (s): cpu = 00:44:09 ; elapsed = 00:37:49 . Memory (MB): peak = 11815.395 ; gain = 1894.652
Phase 4.1 Post Commit Optimization | Checksum: 61917a4c

Time (s): cpu = 00:44:11 ; elapsed = 00:37:51 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 61917a4c

Time (s): cpu = 00:44:15 ; elapsed = 00:37:55 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 141340ed6

Time (s): cpu = 00:44:26 ; elapsed = 00:38:05 . Memory (MB): peak = 11815.395 ; gain = 1894.652

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13373d812

Time (s): cpu = 00:44:28 ; elapsed = 00:38:08 . Memory (MB): peak = 11815.395 ; gain = 1894.652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13373d812

Time (s): cpu = 00:44:31 ; elapsed = 00:38:10 . Memory (MB): peak = 11815.395 ; gain = 1894.652
Ending Placer Task | Checksum: 108139e84

Time (s): cpu = 00:44:31 ; elapsed = 00:38:11 . Memory (MB): peak = 11815.395 ; gain = 1894.652
121 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:45:30 ; elapsed = 00:38:52 . Memory (MB): peak = 11815.395 ; gain = 1894.652
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:21 ; elapsed = 00:00:27 . Memory (MB): peak = 11815.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:47 ; elapsed = 00:01:21 . Memory (MB): peak = 11815.395 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.304 . Memory (MB): peak = 11815.395 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 11815.395 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: b7b035e0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 11815.395 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.127 | TNS=-12.765 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 44 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__0_n_0. Replicated 6 times.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_wptr_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/t2_dval_stretch_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/t2_dval_stretch_bufg_place. Replicated 10 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 9 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid_bufg_place. Replicated 10 times.
INFO: [Physopt 32-572] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr_nxt[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wb_wr_data_addr_w[4] was not replicated.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr_nxt[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo[0][47]_i_2__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wb_wr_data_addr_w[3]. Replicated 4 times.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/txn_fifo_rptr_nxt[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 14 nets. Created 103 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 103 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.127 | TNS=-12.742 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: a2abc269

Time (s): cpu = 00:03:19 ; elapsed = 00:02:16 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[4].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_wptr_reg[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/i___22_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[1]_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas0217_out.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_empty_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[1].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[1]_i_1__0
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[2].  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst_i_2_n_0.  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[1]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_12_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_12
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_22_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_22
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0].  Re-placed instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/gen_tdest_routing.busy_r_reg[0]_0.  Did not re-place instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_gnt_r_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_498.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_739
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_13_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_13
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_25_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_25
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[7].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][7]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_14_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_14
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_28_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_28
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[4].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][4]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[15]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[15]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_495.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_733
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/index[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_2__0
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_11_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_11
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_20_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_20
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[11].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][11]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[10].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][10]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/index[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_2__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_5
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_500.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_743
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc.  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_10
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[4].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_2
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_10_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_10
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_16_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_16
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag[0].  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag_reg[0]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalidv9_out.  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[7].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][7]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_19_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_19
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[13].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][13]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_18_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_18
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[15].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][15]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1]_repN.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]_replica
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[29].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[29]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_29_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_29
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[2].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][2]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[16]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[16]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/alt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_4
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg_n_0_[5].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr_reg[5]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_9_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_9
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag[1].  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag_reg[1]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[39].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[39]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[22].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[22]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[10].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][10]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw__0[0].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw_reg[0]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_3_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_7
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_7
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_21_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_21
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[12].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][12]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/watch_for_meta_reg_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/watch_for_meta_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[19].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[19]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[31].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[31]_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tuser[62].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tuser[62]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tuser[62].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/m_axis_tuser[62]_INST_0
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/payload_b[583].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[583]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[14].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[35]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[15].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][15]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw__0[3].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw_reg[3]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_17_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_17
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[1]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_501.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_745
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[6].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[27]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][13]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23]_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gwss.wsts/comp0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_2
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_4_n_0.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalid.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalid_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[45].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[45]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_11_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_11
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[8].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[29]
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_3
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_6
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_3
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8.  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_4
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_10
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_26_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_26
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[4].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][4]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[21].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[21]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[18].  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][16]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/ltOp_carry_i_14
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[29].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[29]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw__0[1].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[28].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[28]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[12]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[12]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[35].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[35]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[44].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[44]_i_1__0
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[9]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[9]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag[2].  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag_reg[2]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalidv7_out.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[10]_i_4_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[10]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[5]_i_1__0_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[5]_i_1__0
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[5]_i_3_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[5]_i_3
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/Q[0].  Re-placed instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/busy_r_reg[0]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_5
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/xdata_buf_cntr[1].  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr_reg[1]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_11_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_11
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[5].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][5]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_494.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_731
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[2].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[2]_i_1__0
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_23_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_23
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[35]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[35]_i_3
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[2].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[16].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][16]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[39]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[39]_i_3
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[13].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][13]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_30_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_30
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[16].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][16]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_27_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_27
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net user_block1_i/user_block1_i/tqs_tx_gate/px_axil_bram_ctlr_0/U0/FSM_sequential_state[2]_i_1_n_0.  Did not re-place instance user_block1_i/user_block1_i/tqs_tx_gate/px_axil_bram_ctlr_0/U0/FSM_sequential_state[2]_i_1
INFO: [Physopt 32-662] Processed net user_block1_i/user_block1_i/axi_interc/s00_couplers/s00_regslice/inst/b_pipe/m_axi_bready.  Did not re-place instance user_block1_i/user_block1_i/axi_interc/s00_couplers/s00_regslice/inst/b_pipe/s_ready_i_reg
INFO: [Physopt 32-663] Processed net user_block1_i/user_block1_i/tqs_tx_gate/px_axil_bram_ctlr_0/U0/FSM_sequential_state[2]_i_2_n_0.  Re-placed instance user_block1_i/user_block1_i/tqs_tx_gate/px_axil_bram_ctlr_0/U0/FSM_sequential_state[2]_i_2
INFO: [Physopt 32-663] Processed net user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0/tx_sync_struct/bram/mcode/s_mem_7_19_reg_ENBWREN_cooolgate_en_sig_692.  Re-placed instance user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0/tx_sync_struct/bram/mcode/s_mem_7_19_reg_ENBWREN_cooolgate_en_gate_1127
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1
INFO: [Physopt 32-663] Processed net user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0/tx_sync_struct/bram/mcode/s_mem_7_19_reg_ENARDEN_cooolgate_en_sig_691.  Re-placed instance user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0/tx_sync_struct/bram/mcode/s_mem_7_19_reg_ENARDEN_cooolgate_en_gate_1125
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_4_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_4
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[33].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[33]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20]_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7_n_0.  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[27].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[27]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15].  Re-placed instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15]_i_1
INFO: [Physopt 32-663] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tuser[41].  Re-placed instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tuser[41]_INST_0
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/Q[42].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[42]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_15_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_15
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_9_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_9
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[17].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][17]
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[36].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[36]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[25].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[25]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[15]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[14].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[14]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[32].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[32]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[0]_i_1__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_1
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_6
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[24]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[24]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[45]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[45]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[30].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[30]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_24_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_24
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[13].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][13]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[29].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[29]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[37].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[37]_i_1
INFO: [Physopt 32-661] Optimized 84 nets.  Re-placed 84 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 84 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 84 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-9.419 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 101a0d501

Time (s): cpu = 00:04:38 ; elapsed = 00:03:07 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 4 Rewire | Checksum: 133ea90a7

Time (s): cpu = 00:04:46 ; elapsed = 00:03:14 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[0] was not replicated.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[1] was not replicated.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg was not replicated.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[3] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/index[0] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/index[1] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_5_n_0 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[1] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag[0] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalidv9_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1]_repN was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 15e871714

Time (s): cpu = 00:04:59 ; elapsed = 00:03:26 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_wptr_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 6 Fanout Optimization | Checksum: 1107620d3

Time (s): cpu = 00:05:14 ; elapsed = 00:03:39 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[4].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_498.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_739
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[15]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[15]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_495.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_733
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/index[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_2__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/index[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_2__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[1]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_13_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_13
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_25_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_25
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag[0].  Re-placed instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag_reg[0]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalidv9_out.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[29].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[29]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1]_repN.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]_replica
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_14_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_14
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_28_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_28
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_500.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_743
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/watch_for_meta_reg_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/watch_for_meta_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_501.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_745
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0].  Did not re-place instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/gen_tdest_routing.busy_r_reg[0]_0.  Did not re-place instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_gnt_r_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_26_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_26
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[14].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[35]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_11_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_11
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[4].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][4]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_12_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_12
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_22_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_22
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_12_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_12
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[5].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][5]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2].  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[21].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_10
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/p_0_out.  Re-placed instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/gen_tdest_routing.busy_r[0]_i_2
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/SR[0].  Re-placed instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/busy_r[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tlast[0].  Did not re-place instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tlast[0]_INST_0
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[5]_i_1_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[5]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_7
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_494.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_731
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_19_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_19
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[4].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][4]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[8].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[29]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[16]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[16]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_20_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_20
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_4_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[22].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[22]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_wptr_reg[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/i___22_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[19].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[19]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_21_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_21
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[12].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][12]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[25].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[25]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[12]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[12]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_11_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_11
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[9]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[9]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[39].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[39]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_496.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_735
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_23_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_23
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[8].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][8]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][13]
INFO: [Physopt 32-663] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tkeep[6]_i_3_n_0.  Re-placed instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tkeep[6]_i_3
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/buf_fifo[0][3]_i_2_n_0.  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/buf_fifo[0][3]_i_2
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_input[3].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo[0][3]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/buf_fifo_reg[0][3]_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/buf_fifo[0][3]_i_4
INFO: [Physopt 32-663] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/data_buf_addr_cnt_r_reg__0[0].  Re-placed instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/data_buf_addr_cnt_r_reg[0]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tkeep[3]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tkeep[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tkeep[7]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tkeep[7]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/buf_fifo_nxt[3]_81[3].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/buf_fifo[3][3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tkeep[2]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tkeep[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tuser[87]_i_4_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tuser[87]_i_4
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[10].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][10]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[9].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[9]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[14]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[14]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[28].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[28]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[18].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_497.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_737
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[29].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[29]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[6].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[27]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalidv7_out.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[19]_i_12_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[19]_i_12
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data_reg[31][19].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[19]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[2].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo_tvalid__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo_tvalid
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_10_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_10
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_18_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_18
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__5_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__5
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[202].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[202]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][12]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[0]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[0]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_24_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_24
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[19].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[19]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_16_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_16
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[8]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[8]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[13].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/data_buf_addr_cnt_r_reg__0[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/data_buf_addr_cnt_r_reg[1]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tuser[87]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_out.m_axis_payload_tuser[87]_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[45].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[45]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_27_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_27
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[1]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[1]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_empty_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output[1]_i_1__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[22].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[22]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[19]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[19]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[4].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[24]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[24]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/alt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_30_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_30
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[31].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[31]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_17_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_17
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[17].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[38]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag[1].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_rptr[1]_i_2__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4__2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available_1.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/txn_fifo_empty_i_2__1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[35].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[35]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[2].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[47]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[9].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[30]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[17].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/pcie_pkt_cntr[7]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/pcie_pkt_cntr[7]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/pkt_hdr[84]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/pkt_hdr[84]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[45]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[45]_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[5].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][5]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr_nxt[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_rptr[0]_i_1__0
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[37].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[37]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1
INFO: [Physopt 32-661] Optimized 42 nets.  Re-placed 42 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 42 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-9.419 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: b08733a1

Time (s): cpu = 00:06:33 ; elapsed = 00:04:29 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 8 Rewire | Checksum: b08733a1

Time (s): cpu = 00:06:37 ; elapsed = 00:04:33 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/index[0] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/index[1] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[1] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_6_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1]_repN was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/watch_for_meta_reg_n_0 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalidv9_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[14] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/gen_tdest_routing.busy_r_reg[0]_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/issue_cas0217_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/bypass_txn_available was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[3] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[2] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[8] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 9 Critical Cell Optimization | Checksum: 1622d300a

Time (s): cpu = 00:06:42 ; elapsed = 00:04:37 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/c0_ddr4_app_rdy. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-9.419 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 10 Fanout Optimization | Checksum: 12e446dc6

Time (s): cpu = 00:06:50 ; elapsed = 00:04:45 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[4].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/x[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_498.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_739
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[15]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[15]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_21
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_495.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_733
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/index[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_2__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/index[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_2__0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_14
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[29].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[29]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1]_repN.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[1]_replica
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[1]_i_4
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[1].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[1]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_14_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_14
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_28_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_28
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_500.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_743
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/watch_for_meta_reg_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/watch_for_meta_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalidv9_out.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[22]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_501.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_745
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[14].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[35]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_11_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_11
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_12_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_12
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_22_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_22
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_13_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_13
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_25_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_25
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0].  Did not re-place instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/s_axis_tready[0]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/gen_tdest_routing.busy_r_reg[0]_0.  Did not re-place instance data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_gnt_r_reg[0]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[4].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][4]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[0].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[0]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_12_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_12
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_26_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_26
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[21].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_10_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_10
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/clt8.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_7
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_494.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_731
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[8].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[29]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_13
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_9
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[4].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][4]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_3
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[6]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[16]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[16]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_19_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_19
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_23_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_23
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_4_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_4
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[22].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[22]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_30_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_30
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_27_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_27
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[25]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[19].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[19]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[0].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[0]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_12
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_21_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_21
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state[7]_i_8
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/p_1_out_carry_i_13
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[2]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[25].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[25]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[12]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[12]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[13].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][13]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[10].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][10]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_20_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_20
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[1].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[1]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_11_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_11
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[9]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[9]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_496.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_735
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_24_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_24
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[9].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[9]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[14]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[14]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[7].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][7]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/neqOp__3.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/left_over_data_offset[4]_i_3
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[18].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag[0].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag_reg[0]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalidv7_out.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[6].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[27]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_29_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_29
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_497.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_737
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[11]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_6
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0]__0[12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][0][12]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_10_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_10
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_18_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_18
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_16_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_16
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[19]_i_12_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[19]_i_12
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data_reg[31][19].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/addr_dec_to_mb_data[19]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[39].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[39]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[2].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][2]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo_tvalid__0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo_tvalid
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[7].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][7]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[19].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[19]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[8]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[8]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst_i_2_n_0.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst_i_2
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[28].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[28]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[13].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[13]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_24
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[22].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[22]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[19]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[19]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[4].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[7]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[17].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[38]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[24]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[24]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[20]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[9].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[30]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[29].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[29]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[29]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3]__0[5].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][3][5]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[2].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[2]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag[1].  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tag_reg[1]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[7].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[28]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_17_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_17
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2]__0[10].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][2][10]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[17].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[17]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i.  Did not re-place instance data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[15]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[45].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[45]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[27]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__5_n_0.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__5
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1]__0[5].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo_reg[0][0][1][5]
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__0_n_0_repN.  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.sel_rd_reg_rep__0_replica
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tuser[41].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tuser[41]_INST_0
INFO: [Physopt 32-662] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/t2_dval_stretch0.  Did not re-place instance dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/t2_dval_stretch_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[24]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[24]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[10]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[10]_i_1
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[230].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[230]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[29].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[29]_i_2
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[21]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][44].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[45]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[12].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[33]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[31].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[31]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalid.  Did not re-place instance data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/t2_pcie_rc_tvalid_reg
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[28]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[23]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[35].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[35]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[3]_i_8
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_15_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_15
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_9_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_9
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[12].  Did not re-place instance data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[12]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL2_reg[59][39].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_io_addr_sync/uppCL0[40]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[45]_i_2_n_0.  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[45]_i_2
INFO: [Physopt 32-662] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[221].  Did not re-place instance ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/m_axis_tdata[221]_INST_0
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[24].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[24]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[37].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[37]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[26].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[26]_i_1
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[15].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[36]
INFO: [Physopt 32-662] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[11].  Did not re-place instance ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_reg[32]
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[26]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1_n_0.  Did not re-place instance data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/dest_addr_cntr[18]_i_1
INFO: [Physopt 32-662] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[17].  Did not re-place instance data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/data_buf_cntr[17]_i_1
INFO: [Physopt 32-661] Optimized 33 nets.  Re-placed 33 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 33 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-9.419 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: 1211deaa2

Time (s): cpu = 00:08:09 ; elapsed = 00:05:36 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 12 Rewire | Checksum: 1211deaa2

Time (s): cpu = 00:08:12 ; elapsed = 00:05:39 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 18 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_tready__0 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/x[3] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3] was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_pend_fifo_reg[3][39]_0[1]_repN was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/i___19_n_0 was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/issue_cas0217_out was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output_nxt[1] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/dgtc was not replicated.
INFO: [Physopt 32-571] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/txn_fifo_output[48]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[3] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[0] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/reg_smallest_dw[4]_i_7_n_0 was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/leastof4/cgta was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/valid_dw[2] was not replicated.
INFO: [Physopt 32-571] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/x[1] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: 1211deaa2

Time (s): cpu = 00:08:14 ; elapsed = 00:05:41 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: 1211deaa2

Time (s): cpu = 00:08:16 ; elapsed = 00:05:43 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 38 registers were pushed in.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 67 registers were pushed out.
INFO: [Physopt 32-665] Processed cell ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 67 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 67 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 72 registers were pushed out.
INFO: [Physopt 32-666] Processed cell ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0. No change.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 71 registers were pushed out.
INFO: [Physopt 32-665] Processed cell data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram. 16 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 504 new cells, deleted 38 existing cells and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.009 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 15 BRAM Register Optimization | Checksum: 1b28b111f

Time (s): cpu = 00:11:52 ; elapsed = 00:08:19 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 1b28b111f

Time (s): cpu = 00:11:53 ; elapsed = 00:08:20 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: 1b28b111f

Time (s): cpu = 00:11:55 ; elapsed = 00:08:22 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1b28b111f

Time (s): cpu = 00:11:56 ; elapsed = 00:08:23 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 19 BRAM Register Optimization | Checksum: 1b28b111f

Time (s): cpu = 00:11:59 ; elapsed = 00:08:26 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1b28b111f

Time (s): cpu = 00:12:00 ; elapsed = 00:08:27 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1b28b111f

Time (s): cpu = 00:12:02 ; elapsed = 00:08:29 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: 1b28b111f

Time (s): cpu = 00:12:03 ; elapsed = 00:08:30 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 4 times.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/payload_b_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/t2_dval_stretch. Replicated 8 times.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[776]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net pcie_intrfc_wrapper_i/pcie_intrfc_i/axil2ddr/U0/rd_data[639]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_sel_i. Replicated 4 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[13]_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2. Replicated 4 times.
INFO: [Physopt 32-572] Net pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/pcie3_uscale_top_inst/init_ctrl_inst/SR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/dly_val[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state_reg_n_0_[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net pcie_intrfc_wrapper_i/pcie_intrfc_i/axil2ddr/U0/rqst_rslice_inst/inst/axisc_register_slice_0/sel. Replicated 2 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state_reg_n_0_[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net user_block1_i/user_block1_i/axis_register_slice_0/inst/axisc_register_slice_0/m_axis_tvalid. Replicated 2 times.
INFO: [Physopt 32-572] Net pcie_intrfc_wrapper_i/pcie_intrfc_i/axil2ddr/U0/rqst_rslice_inst/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[767]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net pcie_intrfc_wrapper_i/pcie_intrfc_i/axil2ddr/U0/rqst_rslice_inst/inst/axisc_register_slice_0/payload_b_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state_reg_n_0_[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 39 nets. Created 92 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 39 nets or cells. Created 92 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.009 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 23 Very High Fanout Optimization | Checksum: a2fbb041

Time (s): cpu = 00:16:14 ; elapsed = 00:11:19 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
Phase 24 Placement Based Optimization | Checksum: a2fbb041

Time (s): cpu = 00:16:17 ; elapsed = 00:11:22 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.009 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.009 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: a2fbb041

Time (s): cpu = 00:16:26 ; elapsed = 00:11:27 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: a2fbb041

Time (s): cpu = 00:16:32 ; elapsed = 00:11:32 . Memory (MB): peak = 11815.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 11815.395 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.009 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.023  |          105  |              0  |                    15  |          71  |           3  |  00:01:48  |
|  Placement Based    |          0.017  |          3.323  |            0  |              0  |                   159  |         104  |           3  |  00:02:22  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:04  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |          15  |           3  |  00:00:11  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.119  |          9.419  |          504  |             38  |                     9  |           0  |           1  |  00:02:32  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |           92  |              0  |                    39  |          44  |           1  |  00:02:45  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Total              |          0.136  |         12.765  |          701  |             38  |                   222  |         234  |          17  |  00:09:50  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 202674713

Time (s): cpu = 00:18:09 ; elapsed = 00:12:47 . Memory (MB): peak = 11815.395 ; gain = 0.000
1045 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:21:28 ; elapsed = 00:14:46 . Memory (MB): peak = 11815.395 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:21 ; elapsed = 00:00:28 . Memory (MB): peak = 11815.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:00 ; elapsed = 00:01:31 . Memory (MB): peak = 11815.395 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC PORTPROP-10] Incorrect IOStandard on MCAP reset: The PCI Express reset pin PERST0_N is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c0f5b127 ConstDB: 0 ShapeSum: 2b0fd151 RouteDB: b3d2f706

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 60be64f4

Time (s): cpu = 00:05:25 ; elapsed = 00:04:47 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 178ded7d8

Time (s): cpu = 00:05:38 ; elapsed = 00:05:00 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 178ded7d8

Time (s): cpu = 00:05:40 ; elapsed = 00:05:02 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 178ded7d8

Time (s): cpu = 00:05:41 ; elapsed = 00:05:03 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1d250b9c7

Time (s): cpu = 00:05:54 ; elapsed = 00:05:16 . Memory (MB): peak = 11815.395 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2a4045e85

Time (s): cpu = 00:10:17 ; elapsed = 00:07:58 . Memory (MB): peak = 11815.395 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.132  | TNS=0.000  | WHS=-0.320 | THS=-303.003|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 2da392cd3

Time (s): cpu = 00:15:01 ; elapsed = 00:10:39 . Memory (MB): peak = 12211.750 ; gain = 396.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.132  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2c0c4c886

Time (s): cpu = 00:15:08 ; elapsed = 00:10:46 . Memory (MB): peak = 12211.750 ; gain = 396.355
Phase 2 Router Initialization | Checksum: 2824002ca

Time (s): cpu = 00:15:09 ; elapsed = 00:10:47 . Memory (MB): peak = 12211.750 ; gain = 396.355

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2824002ca

Time (s): cpu = 00:15:10 ; elapsed = 00:10:48 . Memory (MB): peak = 12211.750 ; gain = 396.355
Phase 3 Initial Routing | Checksum: 1d3bcc87f

Time (s): cpu = 00:17:46 ; elapsed = 00:12:11 . Memory (MB): peak = 12223.008 ; gain = 407.613

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 49346
 Number of Nodes with overlaps = 2774
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X1Y0/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y3/SOUTHREFCLK1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.053 | TNS=-0.180 | WHS=-0.114 | THS=-2.872 |

Phase 4.1 Global Iteration 0 | Checksum: 2508fc208

Time (s): cpu = 00:32:55 ; elapsed = 00:21:45 . Memory (MB): peak = 12223.008 ; gain = 407.613

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 3002ac60e

Time (s): cpu = 00:35:01 ; elapsed = 00:24:36 . Memory (MB): peak = 12225.301 ; gain = 409.906

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: f7eeb380

Time (s): cpu = 00:36:39 ; elapsed = 00:26:22 . Memory (MB): peak = 12225.301 ; gain = 409.906
Phase 4 Rip-up And Reroute | Checksum: f7eeb380

Time (s): cpu = 00:36:40 ; elapsed = 00:26:23 . Memory (MB): peak = 12225.301 ; gain = 409.906

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17cbabed4

Time (s): cpu = 00:38:18 ; elapsed = 00:27:20 . Memory (MB): peak = 12225.301 ; gain = 409.906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1b02c0315

Time (s): cpu = 00:38:20 ; elapsed = 00:27:23 . Memory (MB): peak = 12225.301 ; gain = 409.906

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b02c0315

Time (s): cpu = 00:38:21 ; elapsed = 00:27:24 . Memory (MB): peak = 12225.301 ; gain = 409.906
Phase 5 Delay and Skew Optimization | Checksum: 1b02c0315

Time (s): cpu = 00:38:22 ; elapsed = 00:27:25 . Memory (MB): peak = 12225.301 ; gain = 409.906

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1db1e5574

Time (s): cpu = 00:39:58 ; elapsed = 00:28:21 . Memory (MB): peak = 12225.301 ; gain = 409.906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11f827b7b

Time (s): cpu = 00:40:00 ; elapsed = 00:28:24 . Memory (MB): peak = 12225.301 ; gain = 409.906
Phase 6 Post Hold Fix | Checksum: 11f827b7b

Time (s): cpu = 00:40:02 ; elapsed = 00:28:25 . Memory (MB): peak = 12225.301 ; gain = 409.906

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.618 %
  Global Horizontal Routing Utilization  = 19.0503 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2bdbc8d75

Time (s): cpu = 00:40:31 ; elapsed = 00:28:47 . Memory (MB): peak = 12225.301 ; gain = 409.906

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2bdbc8d75

Time (s): cpu = 00:40:32 ; elapsed = 00:28:48 . Memory (MB): peak = 12225.301 ; gain = 409.906

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2bdbc8d75

Time (s): cpu = 00:40:48 ; elapsed = 00:29:04 . Memory (MB): peak = 12225.301 ; gain = 409.906

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.017  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 2e69048b2

Time (s): cpu = 00:44:14 ; elapsed = 00:30:57 . Memory (MB): peak = 12225.301 ; gain = 409.906
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:44:20 ; elapsed = 00:31:02 . Memory (MB): peak = 12225.301 ; gain = 409.906

Routing Is Done.
1071 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:45:20 ; elapsed = 00:31:47 . Memory (MB): peak = 12225.301 ; gain = 409.906
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:50 ; elapsed = 00:00:37 . Memory (MB): peak = 12225.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:15 ; elapsed = 00:01:30 . Memory (MB): peak = 12225.301 ; gain = 0.000
Command: report_drc -file p71821_drc_routed.rpt -pb p71821_drc_routed.pb -rpx p71821_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:09 ; elapsed = 00:01:07 . Memory (MB): peak = 12225.301 ; gain = 0.000
Command: report_methodology -file p71821_methodology_drc_routed.rpt -rpx p71821_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:04:15 ; elapsed = 00:02:27 . Memory (MB): peak = 13659.465 ; gain = 1434.164
Command: report_power -file p71821_power_routed.rpt -pb p71821_power_summary_routed.pb -rpx p71821_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1078 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:06 ; elapsed = 00:01:50 . Memory (MB): peak = 14042.480 ; gain = 383.016
report_route_status: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 14066.879 ; gain = 24.398
report_clock_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 14066.879 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 14231.977 ; gain = 165.098
INFO: [Common 17-206] Exiting Vivado at Wed Mar 21 19:08:39 2018...
