[2025-09-17 10:22:01] START suite=qualcomm_srv trace=srv431_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv431_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2791366 heartbeat IPC: 3.582 cumulative IPC: 3.582 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5367785 cumulative IPC: 3.726 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5367785 cumulative IPC: 3.726 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5367786 heartbeat IPC: 3.881 cumulative IPC: 5 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 14598821 heartbeat IPC: 1.083 cumulative IPC: 1.083 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 23743768 heartbeat IPC: 1.094 cumulative IPC: 1.088 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 32865612 heartbeat IPC: 1.096 cumulative IPC: 1.091 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 41916566 heartbeat IPC: 1.105 cumulative IPC: 1.094 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 50922505 heartbeat IPC: 1.11 cumulative IPC: 1.098 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 59904512 heartbeat IPC: 1.113 cumulative IPC: 1.1 (Simulation time: 00 hr 08 min 29 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv431_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000021 cycles: 68841616 heartbeat IPC: 1.119 cumulative IPC: 1.103 (Simulation time: 00 hr 09 min 43 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 77784113 heartbeat IPC: 1.118 cumulative IPC: 1.105 (Simulation time: 00 hr 10 min 51 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 86798023 heartbeat IPC: 1.109 cumulative IPC: 1.105 (Simulation time: 00 hr 11 min 57 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 90476225 cumulative IPC: 1.105 (Simulation time: 00 hr 13 min 01 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 90476225 cumulative IPC: 1.105 (Simulation time: 00 hr 13 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv431_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.105 instructions: 100000003 cycles: 90476225
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 13.86 Average ROB Occupancy at Mispredict: 30.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06558
BRANCH_INDIRECT: 0.3364
BRANCH_CONDITIONAL: 12.18
BRANCH_DIRECT_CALL: 0.4049
BRANCH_INDIRECT_CALL: 0.4864
BRANCH_RETURN: 0.3811


====Backend Stall Breakdown====
ROB_STALL: 177827
LQ_STALL: 0
SQ_STALL: 876356


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 119.676056
REPLAY_LOAD: 61.93112
NON_REPLAY_LOAD: 17.821726

== Total ==
ADDR_TRANS: 42485
REPLAY_LOAD: 24277
NON_REPLAY_LOAD: 111065

== Counts ==
ADDR_TRANS: 355
REPLAY_LOAD: 392
NON_REPLAY_LOAD: 6232

cpu0->cpu0_STLB TOTAL        ACCESS:    2137732 HIT:    2109032 MISS:      28700 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2137732 HIT:    2109032 MISS:      28700 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 156.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9291331 HIT:    8505970 MISS:     785361 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7517381 HIT:    6847004 MISS:     670377 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     588187 HIT:     531233 MISS:      56954 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1119370 HIT:    1110572 MISS:       8798 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      66393 HIT:      17161 MISS:      49232 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15343156 HIT:    7674567 MISS:    7668589 MSHR_MERGE:    1898903
cpu0->cpu0_L1I LOAD         ACCESS:   15343156 HIT:    7674567 MISS:    7668589 MSHR_MERGE:    1898903
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30084089 HIT:   25992545 MISS:    4091544 MSHR_MERGE:    1689262
cpu0->cpu0_L1D LOAD         ACCESS:   16548362 HIT:   14300780 MISS:    2247582 MSHR_MERGE:     499886
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13463885 HIT:   11686451 MISS:    1777434 MSHR_MERGE:    1189241
cpu0->cpu0_L1D TRANSLATION  ACCESS:      71842 HIT:       5314 MISS:      66528 MSHR_MERGE:        135
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.05 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12607528 HIT:   10454688 MISS:    2152840 MSHR_MERGE:    1092302
cpu0->cpu0_ITLB LOAD         ACCESS:   12607528 HIT:   10454688 MISS:    2152840 MSHR_MERGE:    1092302
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.324 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28548037 HIT:   27096311 MISS:    1451726 MSHR_MERGE:     374532
cpu0->cpu0_DTLB LOAD         ACCESS:   28548037 HIT:   27096311 MISS:    1451726 MSHR_MERGE:     374532
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.809 cycles
cpu0->LLC TOTAL        ACCESS:     892687 HIT:     809429 MISS:      83258 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     670377 HIT:     610896 MISS:      59481 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      56954 HIT:      50614 MISS:       6340 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     116124 HIT:     115571 MISS:        553 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49232 HIT:      32348 MISS:      16884 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.76 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1633
  ROW_BUFFER_MISS:      81070
  AVG DBUS CONGESTED CYCLE: 4.28
Channel 0 WQ ROW_BUFFER_HIT:        656
  ROW_BUFFER_MISS:       5373
  FULL:          0
Channel 0 REFRESHES ISSUED:       7540

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       569748       560550        63999         9325
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27         2365         3620         1867
  STLB miss resolved @ L2C                0          756         5056         7668         5814
  STLB miss resolved @ LLC                0          213         6934        15786        11543
  STLB miss resolved @ MEM                0            0         2564         8836        13174

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193114        59016      1451704       112410          417
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1238          698           36
  STLB miss resolved @ L2C                0          329         3030         1788           35
  STLB miss resolved @ LLC                0           87         2895         2824           67
  STLB miss resolved @ MEM                0            0          563          522          145
[2025-09-17 10:35:02] END   suite=qualcomm_srv trace=srv431_ap (rc=0)
