
*** Running vivado
    with args -log bram_test_LFSR_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_test_LFSR_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bram_test_LFSR_0_0.tcl -notrace
Command: synth_design -top bram_test_LFSR_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10510 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1390.508 ; gain = 82.992 ; free physical = 60651 ; free virtual = 80416
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bram_test_LFSR_0_0' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_LFSR_0_0/synth/bram_test_LFSR_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'LFSR_v1_0' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/hdl/LFSR_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LFSR_v1_0_S00_AXI' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/hdl/LFSR_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/hdl/LFSR_v1_0_S00_AXI.v:236]
INFO: [Synth 8-226] default block is never used [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/hdl/LFSR_v1_0_S00_AXI.v:377]
INFO: [Synth 8-638] synthesizing module 'lfsr' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/src/lfsr.v:4]
INFO: [Synth 8-638] synthesizing module 'lfsr_32bit' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/src/lfsr.v:28]
INFO: [Synth 8-256] done synthesizing module 'lfsr_32bit' (1#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/src/lfsr.v:28]
INFO: [Synth 8-638] synthesizing module 'lfsr_10bit' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/src/lfsr.v:89]
INFO: [Synth 8-256] done synthesizing module 'lfsr_10bit' (2#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/src/lfsr.v:89]
INFO: [Synth 8-256] done synthesizing module 'lfsr' (3#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/src/lfsr.v:4]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/hdl/LFSR_v1_0_S00_AXI.v:228]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/hdl/LFSR_v1_0_S00_AXI.v:229]
INFO: [Synth 8-256] done synthesizing module 'LFSR_v1_0_S00_AXI' (4#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/hdl/LFSR_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'LFSR_v1_0' (5#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ab8c/hdl/LFSR_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'bram_test_LFSR_0_0' (6#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_LFSR_0_0/synth/bram_test_LFSR_0_0.v:56]
WARNING: [Synth 8-3331] design LFSR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design LFSR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design LFSR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design LFSR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design LFSR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design LFSR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1432.055 ; gain = 124.539 ; free physical = 60662 ; free virtual = 80427
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1432.055 ; gain = 124.539 ; free physical = 60653 ; free virtual = 80419
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1821.188 ; gain = 0.992 ; free physical = 60384 ; free virtual = 80149
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60465 ; free virtual = 80231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60464 ; free virtual = 80230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60465 ; free virtual = 80231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60457 ; free virtual = 80222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lfsr_32bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
Module lfsr_10bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module LFSR_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design bram_test_LFSR_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design bram_test_LFSR_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design bram_test_LFSR_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design bram_test_LFSR_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design bram_test_LFSR_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design bram_test_LFSR_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/LFSR_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/LFSR_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/LFSR_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/LFSR_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LFSR_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/LFSR_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module bram_test_LFSR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module bram_test_LFSR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module bram_test_LFSR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module bram_test_LFSR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module bram_test_LFSR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/LFSR_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module bram_test_LFSR_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:19 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60445 ; free virtual = 80210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:35 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60326 ; free virtual = 80091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:35 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60326 ; free virtual = 80092
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:35 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60325 ; free virtual = 80091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60326 ; free virtual = 80091
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60326 ; free virtual = 80091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60326 ; free virtual = 80091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60326 ; free virtual = 80091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60326 ; free virtual = 80091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60326 ; free virtual = 80091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     5|
|3     |LUT3 |     1|
|4     |LUT4 |    14|
|5     |LUT5 |    22|
|6     |LUT6 |    14|
|7     |FDRE |   147|
|8     |FDSE |    43|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   247|
|2     |  inst                     |LFSR_v1_0         |   247|
|3     |    LFSR_v1_0_S00_AXI_inst |LFSR_v1_0_S00_AXI |   247|
|4     |      prn_generator        |lfsr              |    89|
|5     |        addr_lfsr          |lfsr_10bit        |    21|
|6     |        data_lfsr          |lfsr_32bit        |    68|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60326 ; free virtual = 80091
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1821.188 ; gain = 124.539 ; free physical = 60385 ; free virtual = 80150
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1821.188 ; gain = 513.672 ; free physical = 60392 ; free virtual = 80158
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:38 . Memory (MB): peak = 1821.195 ; gain = 538.504 ; free physical = 60368 ; free virtual = 80133
INFO: [Common 17-1381] The checkpoint '/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.runs/bram_test_LFSR_0_0_synth_1/bram_test_LFSR_0_0.dcp' has been generated.
