read -sv run_verilog_mid/adder_32b_16_62_071546248063bebd26dd75e6bbb01b8f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_62_071546248063bebd26dd75e6bbb01b8f_yosys.v
