// Seed: 3616202378
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_14;
endmodule
module module_0 (
    input tri id_0
    , id_25,
    output uwire module_1,
    input wor id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    input wire id_7,
    output tri0 id_8,
    output wand id_9,
    input tri1 id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input tri1 id_15,
    input wor id_16,
    input supply1 id_17,
    input uwire id_18,
    output tri1 id_19,
    input wire id_20,
    input supply1 id_21,
    input wor id_22,
    output wor id_23
);
  wire id_26;
  id_27(
      1'b0, id_7 == id_16, 1, 1, id_22
  );
  always @(posedge 1 or posedge id_2) begin
    assert (1'd0);
    $display(1'b0);
  end
  module_0(
      id_26, id_25, id_25, id_26, id_25, id_26, id_26, id_26, id_25, id_25, id_26, id_26, id_26
  );
endmodule
