
G431B_ESC_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e50  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  08009030  08009030  00019030  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094a4  080094a4  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  080094a4  080094a4  000194a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080094ac  080094ac  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080094ac  080094ac  000194ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080094b0  080094b0  000194b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  080094b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000668  200001fc  080096b0  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000864  080096b0  00020864  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001759b  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003329  00000000  00000000  000377c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e8  00000000  00000000  0003aaf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001190  00000000  00000000  0003bdd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020337  00000000  00000000  0003cf68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001555c  00000000  00000000  0005d29f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7827  00000000  00000000  000727fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013a022  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ef8  00000000  00000000  0013a078  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001fc 	.word	0x200001fc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009018 	.word	0x08009018

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000200 	.word	0x20000200
 800021c:	08009018 	.word	0x08009018

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <eeprom_restore>:
{
	return *(uint32_t*)(start_address)==0xFFFFFFFF;
}

HAL_StatusTypeDef eeprom_restore(float * float_regs, uint32_t float_size, int * int_regs, uint32_t int_size)
{
 8000ef0:	b590      	push	{r4, r7, lr}
 8000ef2:	b08d      	sub	sp, #52	; 0x34
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
 8000efc:	603b      	str	r3, [r7, #0]
	uint64_t data = 0xDEADBEEF;
 8000efe:	a32c      	add	r3, pc, #176	; (adr r3, 8000fb0 <eeprom_restore+0xc0>)
 8000f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f04:	e9c7 2308 	strd	r2, r3, [r7, #32]
	for(uint32_t index=0; index<float_size;index+=2) // 64 bits
 8000f08:	2300      	movs	r3, #0
 8000f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f0c:	e042      	b.n	8000f94 <eeprom_restore+0xa4>
	{

		memcpy(&data, start_address+32*index, sizeof(uint64_t));
 8000f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f10:	015b      	lsls	r3, r3, #5
 8000f12:	4a25      	ldr	r2, [pc, #148]	; (8000fa8 <eeprom_restore+0xb8>)
 8000f14:	4413      	add	r3, r2
 8000f16:	4619      	mov	r1, r3
 8000f18:	f107 0320 	add.w	r3, r7, #32
 8000f1c:	2208      	movs	r2, #8
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f005 fb14 	bl	800654c <memcpy>
		uint32_t temp = data&0xFFFFFFFF;
 8000f24:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000f28:	4613      	mov	r3, r2
 8000f2a:	61fb      	str	r3, [r7, #28]
		uint32_t temp2 = data>>32;
 8000f2c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	f04f 0300 	mov.w	r3, #0
 8000f38:	000a      	movs	r2, r1
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	61bb      	str	r3, [r7, #24]
 8000f40:	69fb      	ldr	r3, [r7, #28]
		float value;
		float value2;
		memcpy(&value,&temp,sizeof(uint32_t));
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	69bb      	ldr	r3, [r7, #24]
		memcpy(&value2,&temp2,sizeof(uint32_t));
 8000f46:	613b      	str	r3, [r7, #16]
		printf("Load %i %f\r\n",index, value);
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fb24 	bl	8000598 <__aeabi_f2d>
 8000f50:	4602      	mov	r2, r0
 8000f52:	460b      	mov	r3, r1
 8000f54:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8000f56:	4815      	ldr	r0, [pc, #84]	; (8000fac <eeprom_restore+0xbc>)
 8000f58:	f005 ff78 	bl	8006e4c <iprintf>
		float_regs[index] = value;
 8000f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	68fa      	ldr	r2, [r7, #12]
 8000f62:	4413      	add	r3, r2
 8000f64:	697a      	ldr	r2, [r7, #20]
 8000f66:	601a      	str	r2, [r3, #0]
		printf("Load %i %f\r\n",index+1, value2);
 8000f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f6a:	1c5c      	adds	r4, r3, #1
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff fb12 	bl	8000598 <__aeabi_f2d>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	4621      	mov	r1, r4
 8000f7a:	480c      	ldr	r0, [pc, #48]	; (8000fac <eeprom_restore+0xbc>)
 8000f7c:	f005 ff66 	bl	8006e4c <iprintf>
		float_regs[index+1] = value2;
 8000f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f82:	3301      	adds	r3, #1
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	4413      	add	r3, r2
 8000f8a:	693a      	ldr	r2, [r7, #16]
 8000f8c:	601a      	str	r2, [r3, #0]
	for(uint32_t index=0; index<float_size;index+=2) // 64 bits
 8000f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f90:	3302      	adds	r3, #2
 8000f92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d3b8      	bcc.n	8000f0e <eeprom_restore+0x1e>
	}

	return HAL_OK;
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3734      	adds	r7, #52	; 0x34
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd90      	pop	{r4, r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	0801f800 	.word	0x0801f800
 8000fac:	08009030 	.word	0x08009030
 8000fb0:	deadbeef 	.word	0xdeadbeef
 8000fb4:	00000000 	.word	0x00000000

08000fb8 <eeprom_store>:

HAL_StatusTypeDef eeprom_store(float const * float_regs, uint32_t float_size, int const * int_regs, uint32_t int_size)
{
 8000fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fba:	b095      	sub	sp, #84	; 0x54
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	603b      	str	r3, [r7, #0]
	HAL_FLASH_Unlock();
 8000fc6:	f001 f87d 	bl	80020c4 <HAL_FLASH_Unlock>
	// erase the last page of bank1 (STM32G43x : 1 bank, 64 pages, 2kB per page, 64-bit data)
	{
		FLASH_EraseInitTypeDef erase =
 8000fca:	2300      	movs	r3, #0
 8000fcc:	623b      	str	r3, [r7, #32]
 8000fce:	2301      	movs	r3, #1
 8000fd0:	627b      	str	r3, [r7, #36]	; 0x24
 8000fd2:	233f      	movs	r3, #63	; 0x3f
 8000fd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
				FLASH_TYPEERASE_PAGES,
				FLASH_BANK_1,
				page_nb,
				1
			};
		uint32_t page_error = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61fb      	str	r3, [r7, #28]
		HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&erase, &page_error);
 8000fde:	f107 021c 	add.w	r2, r7, #28
 8000fe2:	f107 0320 	add.w	r3, r7, #32
 8000fe6:	4611      	mov	r1, r2
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f001 f963 	bl	80022b4 <HAL_FLASHEx_Erase>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
		if(result!=HAL_OK)
 8000ff4:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d004      	beq.n	8001006 <eeprom_store+0x4e>
		{
			HAL_FLASH_Lock();
 8000ffc:	f001 f884 	bl	8002108 <HAL_FLASH_Lock>
			return result;
 8001000:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001004:	e07c      	b.n	8001100 <eeprom_store+0x148>
		}
	}
	// write the last page
	{
		uint64_t data = 0xDEADBEEF;
 8001006:	a344      	add	r3, pc, #272	; (adr r3, 8001118 <eeprom_store+0x160>)
 8001008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
		for(uint32_t index=0; index<float_size;index+=2) // 64 bits
 8001010:	2300      	movs	r3, #0
 8001012:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001014:	e06a      	b.n	80010ec <eeprom_store+0x134>
		{
			printf("Write %d %f\r\n",(int)index, float_regs[index]);
 8001016:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
 8001018:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	68fa      	ldr	r2, [r7, #12]
 800101e:	4413      	add	r3, r2
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff fab8 	bl	8000598 <__aeabi_f2d>
 8001028:	4602      	mov	r2, r0
 800102a:	460b      	mov	r3, r1
 800102c:	4631      	mov	r1, r6
 800102e:	4836      	ldr	r0, [pc, #216]	; (8001108 <eeprom_store+0x150>)
 8001030:	f005 ff0c 	bl	8006e4c <iprintf>
			printf("Write %d %f\r\n",(int)index+1, float_regs[index+1]);
 8001034:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001036:	1c5e      	adds	r6, r3, #1
 8001038:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800103a:	3301      	adds	r3, #1
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	68fa      	ldr	r2, [r7, #12]
 8001040:	4413      	add	r3, r2
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff faa7 	bl	8000598 <__aeabi_f2d>
 800104a:	4602      	mov	r2, r0
 800104c:	460b      	mov	r3, r1
 800104e:	4631      	mov	r1, r6
 8001050:	482d      	ldr	r0, [pc, #180]	; (8001108 <eeprom_store+0x150>)
 8001052:	f005 fefb 	bl	8006e4c <iprintf>
			uint32_t temp;
			uint32_t temp2;
			memcpy(&temp,&float_regs[index],sizeof(uint32_t));
 8001056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	68fa      	ldr	r2, [r7, #12]
 800105c:	4413      	add	r3, r2
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	61bb      	str	r3, [r7, #24]
			memcpy(&temp2,&float_regs[index+1],sizeof(uint32_t));
 8001062:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001064:	3301      	adds	r3, #1
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	68fa      	ldr	r2, [r7, #12]
 800106a:	4413      	add	r3, r2
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	617b      	str	r3, [r7, #20]
			uint64_t temp3 = temp2;
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	461a      	mov	r2, r3
 8001074:	f04f 0300 	mov.w	r3, #0
 8001078:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
			data = (temp3<<32)|temp;
 800107c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001080:	f04f 0200 	mov.w	r2, #0
 8001084:	f04f 0300 	mov.w	r3, #0
 8001088:	0003      	movs	r3, r0
 800108a:	2200      	movs	r2, #0
 800108c:	69b9      	ldr	r1, [r7, #24]
 800108e:	4608      	mov	r0, r1
 8001090:	f04f 0100 	mov.w	r1, #0
 8001094:	ea42 0400 	orr.w	r4, r2, r0
 8001098:	ea43 0501 	orr.w	r5, r3, r1
 800109c:	e9c7 4510 	strd	r4, r5, [r7, #64]	; 0x40
			HAL_StatusTypeDef result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,start_address+index*32,data);
 80010a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010a2:	015b      	lsls	r3, r3, #5
 80010a4:	4a19      	ldr	r2, [pc, #100]	; (800110c <eeprom_store+0x154>)
 80010a6:	1899      	adds	r1, r3, r2
 80010a8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80010ac:	2000      	movs	r0, #0
 80010ae:	f000 ffb3 	bl	8002018 <HAL_FLASH_Program>
 80010b2:	4603      	mov	r3, r0
 80010b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			if(result!=HAL_OK)
 80010b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d012      	beq.n	80010e6 <eeprom_store+0x12e>
			{
				printf("Error\r\n");
 80010c0:	4813      	ldr	r0, [pc, #76]	; (8001110 <eeprom_store+0x158>)
 80010c2:	f005 ff49 	bl	8006f58 <puts>
				uint32_t error = HAL_FLASH_GetError();
 80010c6:	f001 f839 	bl	800213c <HAL_FLASH_GetError>
 80010ca:	6338      	str	r0, [r7, #48]	; 0x30
				if(error)
 80010cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d004      	beq.n	80010dc <eeprom_store+0x124>
				{
					HAL_FLASH_Lock();
 80010d2:	f001 f819 	bl	8002108 <HAL_FLASH_Lock>
					return error;
 80010d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	e011      	b.n	8001100 <eeprom_store+0x148>
				}
				HAL_FLASH_Lock();
 80010dc:	f001 f814 	bl	8002108 <HAL_FLASH_Lock>
				return result;
 80010e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80010e4:	e00c      	b.n	8001100 <eeprom_store+0x148>
		for(uint32_t index=0; index<float_size;index+=2) // 64 bits
 80010e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010e8:	3302      	adds	r3, #2
 80010ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80010ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d390      	bcc.n	8001016 <eeprom_store+0x5e>
			}
		}
		printf("Done Writing\r\n");
 80010f4:	4807      	ldr	r0, [pc, #28]	; (8001114 <eeprom_store+0x15c>)
 80010f6:	f005 ff2f 	bl	8006f58 <puts>
	}
	HAL_FLASH_Lock();
 80010fa:	f001 f805 	bl	8002108 <HAL_FLASH_Lock>
	return HAL_OK;
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	3754      	adds	r7, #84	; 0x54
 8001104:	46bd      	mov	sp, r7
 8001106:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001108:	08009040 	.word	0x08009040
 800110c:	0801f800 	.word	0x0801f800
 8001110:	08009050 	.word	0x08009050
 8001114:	08009058 	.word	0x08009058
 8001118:	deadbeef 	.word	0xdeadbeef
 800111c:	00000000 	.word	0x00000000

08001120 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	4b1b      	ldr	r3, [pc, #108]	; (8001194 <MX_GPIO_Init+0x74>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800112a:	4a1a      	ldr	r2, [pc, #104]	; (8001194 <MX_GPIO_Init+0x74>)
 800112c:	f043 0304 	orr.w	r3, r3, #4
 8001130:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001132:	4b18      	ldr	r3, [pc, #96]	; (8001194 <MX_GPIO_Init+0x74>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001136:	f003 0304 	and.w	r3, r3, #4
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800113e:	4b15      	ldr	r3, [pc, #84]	; (8001194 <MX_GPIO_Init+0x74>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001142:	4a14      	ldr	r2, [pc, #80]	; (8001194 <MX_GPIO_Init+0x74>)
 8001144:	f043 0320 	orr.w	r3, r3, #32
 8001148:	64d3      	str	r3, [r2, #76]	; 0x4c
 800114a:	4b12      	ldr	r3, [pc, #72]	; (8001194 <MX_GPIO_Init+0x74>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114e:	f003 0320 	and.w	r3, r3, #32
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <MX_GPIO_Init+0x74>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800115a:	4a0e      	ldr	r2, [pc, #56]	; (8001194 <MX_GPIO_Init+0x74>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001162:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <MX_GPIO_Init+0x74>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <MX_GPIO_Init+0x74>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001172:	4a08      	ldr	r2, [pc, #32]	; (8001194 <MX_GPIO_Init+0x74>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	64d3      	str	r3, [r2, #76]	; 0x4c
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <MX_GPIO_Init+0x74>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	603b      	str	r3, [r7, #0]
 8001184:	683b      	ldr	r3, [r7, #0]

}
 8001186:	bf00      	nop
 8001188:	3714      	adds	r7, #20
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40021000 	.word	0x40021000

08001198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119c:	f000 fcd9 	bl	8001b52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a0:	f000 f824 	bl	80011ec <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(100);
 80011a4:	2064      	movs	r0, #100	; 0x64
 80011a6:	f000 fd45 	bl	8001c34 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011aa:	f7ff ffb9 	bl	8001120 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011ae:	f000 fbcb 	bl	8001948 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80011b2:	f000 fa03 	bl	80015bc <MX_TIM1_Init>
  MX_TIM2_Init();
 80011b6:	f000 facb 	bl	8001750 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 80011ba:	2201      	movs	r2, #1
 80011bc:	4907      	ldr	r1, [pc, #28]	; (80011dc <main+0x44>)
 80011be:	4808      	ldr	r0, [pc, #32]	; (80011e0 <main+0x48>)
 80011c0:	f003 fdd6 	bl	8004d70 <HAL_UART_Receive_IT>
  printf("Beans\r\n");
 80011c4:	4807      	ldr	r0, [pc, #28]	; (80011e4 <main+0x4c>)
 80011c6:	f005 fec7 	bl	8006f58 <puts>
  load_eeprom_regs();
 80011ca:	f000 fc89 	bl	8001ae0 <load_eeprom_regs>
//  V_MIN = 18.0f;
//  V_MAX = 19.0f;
//  KP_MAX = 20.0f;
//  KD_MAX = 21.0f;
//  store_eeprom_regs();
  printf("Finished\r\n");
 80011ce:	4806      	ldr	r0, [pc, #24]	; (80011e8 <main+0x50>)
 80011d0:	f005 fec2 	bl	8006f58 <puts>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	printf("Beans %.3f\r\n",3.14f);
	HAL_Delay(100);
 80011d4:	2064      	movs	r0, #100	; 0x64
 80011d6:	f000 fd2d 	bl	8001c34 <HAL_Delay>
 80011da:	e7fb      	b.n	80011d4 <main+0x3c>
 80011dc:	20000224 	.word	0x20000224
 80011e0:	200007c0 	.word	0x200007c0
 80011e4:	08009068 	.word	0x08009068
 80011e8:	08009070 	.word	0x08009070

080011ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b0a4      	sub	sp, #144	; 0x90
 80011f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80011f6:	2238      	movs	r2, #56	; 0x38
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f005 f9b4 	bl	8006568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001200:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001210:	463b      	mov	r3, r7
 8001212:	2244      	movs	r2, #68	; 0x44
 8001214:	2100      	movs	r1, #0
 8001216:	4618      	mov	r0, r3
 8001218:	f005 f9a6 	bl	8006568 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800121c:	2000      	movs	r0, #0
 800121e:	f001 faef 	bl	8002800 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001222:	2301      	movs	r3, #1
 8001224:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001226:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800122a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800122c:	2302      	movs	r3, #2
 800122e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001230:	2303      	movs	r3, #3
 8001232:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001234:	2302      	movs	r3, #2
 8001236:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001238:	2354      	movs	r3, #84	; 0x54
 800123a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800123e:	2302      	movs	r3, #2
 8001240:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001244:	2302      	movs	r3, #2
 8001246:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800124a:	2302      	movs	r3, #2
 800124c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001250:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001254:	4618      	mov	r0, r3
 8001256:	f001 fb87 	bl	8002968 <HAL_RCC_OscConfig>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001260:	f000 f828 	bl	80012b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001264:	230f      	movs	r3, #15
 8001266:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001268:	2303      	movs	r3, #3
 800126a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800126c:	2300      	movs	r3, #0
 800126e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001270:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001274:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800127a:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800127c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001280:	2104      	movs	r1, #4
 8001282:	4618      	mov	r0, r3
 8001284:	f001 fe88 	bl	8002f98 <HAL_RCC_ClockConfig>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800128e:	f000 f811 	bl	80012b4 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001292:	2302      	movs	r3, #2
 8001294:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001296:	2300      	movs	r3, #0
 8001298:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800129a:	463b      	mov	r3, r7
 800129c:	4618      	mov	r0, r3
 800129e:	f002 f897 	bl	80033d0 <HAL_RCCEx_PeriphCLKConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80012a8:	f000 f804 	bl	80012b4 <Error_Handler>
  }
}
 80012ac:	bf00      	nop
 80012ae:	3790      	adds	r7, #144	; 0x90
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b8:	b672      	cpsid	i
}
 80012ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012bc:	e7fe      	b.n	80012bc <Error_Handler+0x8>
	...

080012c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c6:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <HAL_MspInit+0x44>)
 80012c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ca:	4a0e      	ldr	r2, [pc, #56]	; (8001304 <HAL_MspInit+0x44>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6613      	str	r3, [r2, #96]	; 0x60
 80012d2:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <HAL_MspInit+0x44>)
 80012d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <HAL_MspInit+0x44>)
 80012e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012e2:	4a08      	ldr	r2, [pc, #32]	; (8001304 <HAL_MspInit+0x44>)
 80012e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012e8:	6593      	str	r3, [r2, #88]	; 0x58
 80012ea:	4b06      	ldr	r3, [pc, #24]	; (8001304 <HAL_MspInit+0x44>)
 80012ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012f2:	603b      	str	r3, [r7, #0]
 80012f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80012f6:	f001 fb27 	bl	8002948 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40021000 	.word	0x40021000

08001308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800130c:	e7fe      	b.n	800130c <NMI_Handler+0x4>

0800130e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001312:	e7fe      	b.n	8001312 <HardFault_Handler+0x4>

08001314 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001318:	e7fe      	b.n	8001318 <MemManage_Handler+0x4>

0800131a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800131e:	e7fe      	b.n	800131e <BusFault_Handler+0x4>

08001320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001324:	e7fe      	b.n	8001324 <UsageFault_Handler+0x4>

08001326 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001326:	b480      	push	{r7}
 8001328:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001338:	bf00      	nop
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr

08001342 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001354:	f000 fc50 	bl	8001bf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}

0800135c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001360:	4802      	ldr	r0, [pc, #8]	; (800136c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001362:	f002 fadd 	bl	8003920 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000728 	.word	0x20000728

08001370 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001376:	4820      	ldr	r0, [pc, #128]	; (80013f8 <USART2_IRQHandler+0x88>)
 8001378:	f003 fd40 	bl	8004dfc <HAL_UART_IRQHandler>

  char c = Serial2RxBuffer[0];
 800137c:	4b1f      	ldr	r3, [pc, #124]	; (80013fc <USART2_IRQHandler+0x8c>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	70fb      	strb	r3, [r7, #3]
//  update_fsm(&state, c);
  printf("%c\r\n",c);
 8001382:	78fb      	ldrb	r3, [r7, #3]
 8001384:	4619      	mov	r1, r3
 8001386:	481e      	ldr	r0, [pc, #120]	; (8001400 <USART2_IRQHandler+0x90>)
 8001388:	f005 fd60 	bl	8006e4c <iprintf>
  if(c=='r'){
 800138c:	78fb      	ldrb	r3, [r7, #3]
 800138e:	2b72      	cmp	r3, #114	; 0x72
 8001390:	d102      	bne.n	8001398 <USART2_IRQHandler+0x28>
	  load_eeprom_regs();
 8001392:	f000 fba5 	bl	8001ae0 <load_eeprom_regs>
 8001396:	e028      	b.n	80013ea <USART2_IRQHandler+0x7a>
  }
  else if(c=='z'){
 8001398:	78fb      	ldrb	r3, [r7, #3]
 800139a:	2b7a      	cmp	r3, #122	; 0x7a
 800139c:	d116      	bne.n	80013cc <USART2_IRQHandler+0x5c>
	  for(int i = 0; i<64; i++)
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	e00d      	b.n	80013c0 <USART2_IRQHandler+0x50>
	  {
		  __float_reg[i] = (float)i;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	ee07 3a90 	vmov	s15, r3
 80013aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ae:	4a15      	ldr	r2, [pc, #84]	; (8001404 <USART2_IRQHandler+0x94>)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	4413      	add	r3, r2
 80013b6:	edc3 7a00 	vstr	s15, [r3]
	  for(int i = 0; i<64; i++)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	3301      	adds	r3, #1
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b3f      	cmp	r3, #63	; 0x3f
 80013c4:	ddee      	ble.n	80013a4 <USART2_IRQHandler+0x34>
	  }
	  store_eeprom_regs();
 80013c6:	f000 fb7b 	bl	8001ac0 <store_eeprom_regs>
 80013ca:	e00e      	b.n	80013ea <USART2_IRQHandler+0x7a>
  }
  else if(c=='m'){
 80013cc:	78fb      	ldrb	r3, [r7, #3]
 80013ce:	2b6d      	cmp	r3, #109	; 0x6d
 80013d0:	d105      	bne.n	80013de <USART2_IRQHandler+0x6e>
	  I_BW = 7.0f;
 80013d2:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <USART2_IRQHandler+0x94>)
 80013d4:	4a0c      	ldr	r2, [pc, #48]	; (8001408 <USART2_IRQHandler+0x98>)
 80013d6:	609a      	str	r2, [r3, #8]
	  store_eeprom_regs();
 80013d8:	f000 fb72 	bl	8001ac0 <store_eeprom_regs>
 80013dc:	e005      	b.n	80013ea <USART2_IRQHandler+0x7a>
  }
  else{
	  I_BW = 2.0f;
 80013de:	4b09      	ldr	r3, [pc, #36]	; (8001404 <USART2_IRQHandler+0x94>)
 80013e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013e4:	609a      	str	r2, [r3, #8]
	  store_eeprom_regs();
 80013e6:	f000 fb6b 	bl	8001ac0 <store_eeprom_regs>
  }



  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013ea:	4803      	ldr	r0, [pc, #12]	; (80013f8 <USART2_IRQHandler+0x88>)
 80013ec:	f003 fd06 	bl	8004dfc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013f0:	bf00      	nop
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200007c0 	.word	0x200007c0
 80013fc:	20000224 	.word	0x20000224
 8001400:	0800907c 	.word	0x0800907c
 8001404:	20000228 	.word	0x20000228
 8001408:	40e00000 	.word	0x40e00000

0800140c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
	return 1;
 8001410:	2301      	movs	r3, #1
}
 8001412:	4618      	mov	r0, r3
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <_kill>:

int _kill(int pid, int sig)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001426:	f005 f867 	bl	80064f8 <__errno>
 800142a:	4603      	mov	r3, r0
 800142c:	2216      	movs	r2, #22
 800142e:	601a      	str	r2, [r3, #0]
	return -1;
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001434:	4618      	mov	r0, r3
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <_exit>:

void _exit (int status)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001444:	f04f 31ff 	mov.w	r1, #4294967295
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f7ff ffe7 	bl	800141c <_kill>
	while (1) {}		/* Make sure we hang here */
 800144e:	e7fe      	b.n	800144e <_exit+0x12>

08001450 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800145c:	2300      	movs	r3, #0
 800145e:	617b      	str	r3, [r7, #20]
 8001460:	e00a      	b.n	8001478 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001462:	f3af 8000 	nop.w
 8001466:	4601      	mov	r1, r0
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	1c5a      	adds	r2, r3, #1
 800146c:	60ba      	str	r2, [r7, #8]
 800146e:	b2ca      	uxtb	r2, r1
 8001470:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	3301      	adds	r3, #1
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	697a      	ldr	r2, [r7, #20]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	429a      	cmp	r2, r3
 800147e:	dbf0      	blt.n	8001462 <_read+0x12>
	}

return len;
 8001480:	687b      	ldr	r3, [r7, #4]
}
 8001482:	4618      	mov	r0, r3
 8001484:	3718      	adds	r7, #24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b086      	sub	sp, #24
 800148e:	af00      	add	r7, sp, #0
 8001490:	60f8      	str	r0, [r7, #12]
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001496:	2300      	movs	r3, #0
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	e009      	b.n	80014b0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	1c5a      	adds	r2, r3, #1
 80014a0:	60ba      	str	r2, [r7, #8]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f000 fae7 	bl	8001a78 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	3301      	adds	r3, #1
 80014ae:	617b      	str	r3, [r7, #20]
 80014b0:	697a      	ldr	r2, [r7, #20]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	dbf1      	blt.n	800149c <_write+0x12>
	}
	return len;
 80014b8:	687b      	ldr	r3, [r7, #4]
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <_close>:

int _close(int file)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
	return -1;
 80014ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr

080014da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014da:	b480      	push	{r7}
 80014dc:	b083      	sub	sp, #12
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
 80014e2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014ea:	605a      	str	r2, [r3, #4]
	return 0;
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr

080014fa <_isatty>:

int _isatty(int file)
{
 80014fa:	b480      	push	{r7}
 80014fc:	b083      	sub	sp, #12
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
	return 1;
 8001502:	2301      	movs	r3, #1
}
 8001504:	4618      	mov	r0, r3
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
	return 0;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3714      	adds	r7, #20
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
	...

0800152c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001534:	4a14      	ldr	r2, [pc, #80]	; (8001588 <_sbrk+0x5c>)
 8001536:	4b15      	ldr	r3, [pc, #84]	; (800158c <_sbrk+0x60>)
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001540:	4b13      	ldr	r3, [pc, #76]	; (8001590 <_sbrk+0x64>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d102      	bne.n	800154e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001548:	4b11      	ldr	r3, [pc, #68]	; (8001590 <_sbrk+0x64>)
 800154a:	4a12      	ldr	r2, [pc, #72]	; (8001594 <_sbrk+0x68>)
 800154c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800154e:	4b10      	ldr	r3, [pc, #64]	; (8001590 <_sbrk+0x64>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4413      	add	r3, r2
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	429a      	cmp	r2, r3
 800155a:	d207      	bcs.n	800156c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800155c:	f004 ffcc 	bl	80064f8 <__errno>
 8001560:	4603      	mov	r3, r0
 8001562:	220c      	movs	r2, #12
 8001564:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	e009      	b.n	8001580 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800156c:	4b08      	ldr	r3, [pc, #32]	; (8001590 <_sbrk+0x64>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001572:	4b07      	ldr	r3, [pc, #28]	; (8001590 <_sbrk+0x64>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4413      	add	r3, r2
 800157a:	4a05      	ldr	r2, [pc, #20]	; (8001590 <_sbrk+0x64>)
 800157c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800157e:	68fb      	ldr	r3, [r7, #12]
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20008000 	.word	0x20008000
 800158c:	00000400 	.word	0x00000400
 8001590:	20000218 	.word	0x20000218
 8001594:	20000868 	.word	0x20000868

08001598 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <SystemInit+0x20>)
 800159e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015a2:	4a05      	ldr	r2, [pc, #20]	; (80015b8 <SystemInit+0x20>)
 80015a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b09c      	sub	sp, #112	; 0x70
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015c2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]
 80015ec:	615a      	str	r2, [r3, #20]
 80015ee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	2234      	movs	r2, #52	; 0x34
 80015f4:	2100      	movs	r1, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f004 ffb6 	bl	8006568 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015fc:	4b52      	ldr	r3, [pc, #328]	; (8001748 <MX_TIM1_Init+0x18c>)
 80015fe:	4a53      	ldr	r2, [pc, #332]	; (800174c <MX_TIM1_Init+0x190>)
 8001600:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001602:	4b51      	ldr	r3, [pc, #324]	; (8001748 <MX_TIM1_Init+0x18c>)
 8001604:	2200      	movs	r2, #0
 8001606:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001608:	4b4f      	ldr	r3, [pc, #316]	; (8001748 <MX_TIM1_Init+0x18c>)
 800160a:	2220      	movs	r2, #32
 800160c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4200;
 800160e:	4b4e      	ldr	r3, [pc, #312]	; (8001748 <MX_TIM1_Init+0x18c>)
 8001610:	f241 0268 	movw	r2, #4200	; 0x1068
 8001614:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001616:	4b4c      	ldr	r3, [pc, #304]	; (8001748 <MX_TIM1_Init+0x18c>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 800161c:	4b4a      	ldr	r3, [pc, #296]	; (8001748 <MX_TIM1_Init+0x18c>)
 800161e:	2201      	movs	r2, #1
 8001620:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001622:	4b49      	ldr	r3, [pc, #292]	; (8001748 <MX_TIM1_Init+0x18c>)
 8001624:	2280      	movs	r2, #128	; 0x80
 8001626:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001628:	4847      	ldr	r0, [pc, #284]	; (8001748 <MX_TIM1_Init+0x18c>)
 800162a:	f002 f8c1 	bl	80037b0 <HAL_TIM_Base_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001634:	f7ff fe3e 	bl	80012b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001638:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800163c:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800163e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001642:	4619      	mov	r1, r3
 8001644:	4840      	ldr	r0, [pc, #256]	; (8001748 <MX_TIM1_Init+0x18c>)
 8001646:	f002 fbfb 	bl	8003e40 <HAL_TIM_ConfigClockSource>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001650:	f7ff fe30 	bl	80012b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001654:	483c      	ldr	r0, [pc, #240]	; (8001748 <MX_TIM1_Init+0x18c>)
 8001656:	f002 f902 	bl	800385e <HAL_TIM_PWM_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001660:	f7ff fe28 	bl	80012b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001664:	2300      	movs	r3, #0
 8001666:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001668:	2300      	movs	r3, #0
 800166a:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001670:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001674:	4619      	mov	r1, r3
 8001676:	4834      	ldr	r0, [pc, #208]	; (8001748 <MX_TIM1_Init+0x18c>)
 8001678:	f003 f92c 	bl	80048d4 <HAL_TIMEx_MasterConfigSynchronization>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001682:	f7ff fe17 	bl	80012b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001686:	2370      	movs	r3, #112	; 0x70
 8001688:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800168a:	2300      	movs	r3, #0
 800168c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800168e:	2300      	movs	r3, #0
 8001690:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001692:	2300      	movs	r3, #0
 8001694:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001696:	2304      	movs	r3, #4
 8001698:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800169a:	2300      	movs	r3, #0
 800169c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800169e:	2300      	movs	r3, #0
 80016a0:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016a2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016a6:	2200      	movs	r2, #0
 80016a8:	4619      	mov	r1, r3
 80016aa:	4827      	ldr	r0, [pc, #156]	; (8001748 <MX_TIM1_Init+0x18c>)
 80016ac:	f002 fab8 	bl	8003c20 <HAL_TIM_PWM_ConfigChannel>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80016b6:	f7ff fdfd 	bl	80012b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016be:	2204      	movs	r2, #4
 80016c0:	4619      	mov	r1, r3
 80016c2:	4821      	ldr	r0, [pc, #132]	; (8001748 <MX_TIM1_Init+0x18c>)
 80016c4:	f002 faac 	bl	8003c20 <HAL_TIM_PWM_ConfigChannel>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80016ce:	f7ff fdf1 	bl	80012b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80016d2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016d6:	2208      	movs	r2, #8
 80016d8:	4619      	mov	r1, r3
 80016da:	481b      	ldr	r0, [pc, #108]	; (8001748 <MX_TIM1_Init+0x18c>)
 80016dc:	f002 faa0 	bl	8003c20 <HAL_TIM_PWM_ConfigChannel>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80016e6:	f7ff fde5 	bl	80012b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80016ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80016f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016f4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016f6:	2300      	movs	r3, #0
 80016f8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 50;
 80016fa:	2332      	movs	r3, #50	; 0x32
 80016fc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016fe:	2300      	movs	r3, #0
 8001700:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001702:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001706:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001708:	2300      	movs	r3, #0
 800170a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800170c:	2300      	movs	r3, #0
 800170e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001710:	2300      	movs	r3, #0
 8001712:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001714:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001718:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800171a:	2300      	movs	r3, #0
 800171c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800171e:	2300      	movs	r3, #0
 8001720:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001722:	2300      	movs	r3, #0
 8001724:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	4619      	mov	r1, r3
 800172a:	4807      	ldr	r0, [pc, #28]	; (8001748 <MX_TIM1_Init+0x18c>)
 800172c:	f003 f954 	bl	80049d8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM1_Init+0x17e>
  {
    Error_Handler();
 8001736:	f7ff fdbd 	bl	80012b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800173a:	4803      	ldr	r0, [pc, #12]	; (8001748 <MX_TIM1_Init+0x18c>)
 800173c:	f000 f88e 	bl	800185c <HAL_TIM_MspPostInit>

}
 8001740:	bf00      	nop
 8001742:	3770      	adds	r7, #112	; 0x70
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000728 	.word	0x20000728
 800174c:	40012c00 	.word	0x40012c00

08001750 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b088      	sub	sp, #32
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001756:	f107 0310 	add.w	r3, r7, #16
 800175a:	2200      	movs	r2, #0
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	605a      	str	r2, [r3, #4]
 8001760:	609a      	str	r2, [r3, #8]
 8001762:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001764:	1d3b      	adds	r3, r7, #4
 8001766:	2200      	movs	r2, #0
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	605a      	str	r2, [r3, #4]
 800176c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800176e:	4b1e      	ldr	r3, [pc, #120]	; (80017e8 <MX_TIM2_Init+0x98>)
 8001770:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001774:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001776:	4b1c      	ldr	r3, [pc, #112]	; (80017e8 <MX_TIM2_Init+0x98>)
 8001778:	2200      	movs	r2, #0
 800177a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177c:	4b1a      	ldr	r3, [pc, #104]	; (80017e8 <MX_TIM2_Init+0x98>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8001782:	4b19      	ldr	r3, [pc, #100]	; (80017e8 <MX_TIM2_Init+0x98>)
 8001784:	f04f 32ff 	mov.w	r2, #4294967295
 8001788:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800178a:	4b17      	ldr	r3, [pc, #92]	; (80017e8 <MX_TIM2_Init+0x98>)
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001790:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <MX_TIM2_Init+0x98>)
 8001792:	2200      	movs	r2, #0
 8001794:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001796:	4814      	ldr	r0, [pc, #80]	; (80017e8 <MX_TIM2_Init+0x98>)
 8001798:	f002 f80a 	bl	80037b0 <HAL_TIM_Base_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80017a2:	f7ff fd87 	bl	80012b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017ac:	f107 0310 	add.w	r3, r7, #16
 80017b0:	4619      	mov	r1, r3
 80017b2:	480d      	ldr	r0, [pc, #52]	; (80017e8 <MX_TIM2_Init+0x98>)
 80017b4:	f002 fb44 	bl	8003e40 <HAL_TIM_ConfigClockSource>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80017be:	f7ff fd79 	bl	80012b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c2:	2300      	movs	r3, #0
 80017c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017c6:	2300      	movs	r3, #0
 80017c8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017ca:	1d3b      	adds	r3, r7, #4
 80017cc:	4619      	mov	r1, r3
 80017ce:	4806      	ldr	r0, [pc, #24]	; (80017e8 <MX_TIM2_Init+0x98>)
 80017d0:	f003 f880 	bl	80048d4 <HAL_TIMEx_MasterConfigSynchronization>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80017da:	f7ff fd6b 	bl	80012b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017de:	bf00      	nop
 80017e0:	3720      	adds	r7, #32
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	20000774 	.word	0x20000774

080017ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a16      	ldr	r2, [pc, #88]	; (8001854 <HAL_TIM_Base_MspInit+0x68>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d114      	bne.n	8001828 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017fe:	4b16      	ldr	r3, [pc, #88]	; (8001858 <HAL_TIM_Base_MspInit+0x6c>)
 8001800:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001802:	4a15      	ldr	r2, [pc, #84]	; (8001858 <HAL_TIM_Base_MspInit+0x6c>)
 8001804:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001808:	6613      	str	r3, [r2, #96]	; 0x60
 800180a:	4b13      	ldr	r3, [pc, #76]	; (8001858 <HAL_TIM_Base_MspInit+0x6c>)
 800180c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800180e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001816:	2200      	movs	r2, #0
 8001818:	2100      	movs	r1, #0
 800181a:	2019      	movs	r0, #25
 800181c:	f000 fb07 	bl	8001e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001820:	2019      	movs	r0, #25
 8001822:	f000 fb1e 	bl	8001e62 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001826:	e010      	b.n	800184a <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM2)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001830:	d10b      	bne.n	800184a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001832:	4b09      	ldr	r3, [pc, #36]	; (8001858 <HAL_TIM_Base_MspInit+0x6c>)
 8001834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001836:	4a08      	ldr	r2, [pc, #32]	; (8001858 <HAL_TIM_Base_MspInit+0x6c>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	6593      	str	r3, [r2, #88]	; 0x58
 800183e:	4b06      	ldr	r3, [pc, #24]	; (8001858 <HAL_TIM_Base_MspInit+0x6c>)
 8001840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	60bb      	str	r3, [r7, #8]
 8001848:	68bb      	ldr	r3, [r7, #8]
}
 800184a:	bf00      	nop
 800184c:	3710      	adds	r7, #16
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40012c00 	.word	0x40012c00
 8001858:	40021000 	.word	0x40021000

0800185c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b08a      	sub	sp, #40	; 0x28
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a2f      	ldr	r2, [pc, #188]	; (8001938 <HAL_TIM_MspPostInit+0xdc>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d157      	bne.n	800192e <HAL_TIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800187e:	4b2f      	ldr	r3, [pc, #188]	; (800193c <HAL_TIM_MspPostInit+0xe0>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001882:	4a2e      	ldr	r2, [pc, #184]	; (800193c <HAL_TIM_MspPostInit+0xe0>)
 8001884:	f043 0304 	orr.w	r3, r3, #4
 8001888:	64d3      	str	r3, [r2, #76]	; 0x4c
 800188a:	4b2c      	ldr	r3, [pc, #176]	; (800193c <HAL_TIM_MspPostInit+0xe0>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188e:	f003 0304 	and.w	r3, r3, #4
 8001892:	613b      	str	r3, [r7, #16]
 8001894:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001896:	4b29      	ldr	r3, [pc, #164]	; (800193c <HAL_TIM_MspPostInit+0xe0>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189a:	4a28      	ldr	r2, [pc, #160]	; (800193c <HAL_TIM_MspPostInit+0xe0>)
 800189c:	f043 0302 	orr.w	r3, r3, #2
 80018a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018a2:	4b26      	ldr	r3, [pc, #152]	; (800193c <HAL_TIM_MspPostInit+0xe0>)
 80018a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ae:	4b23      	ldr	r3, [pc, #140]	; (800193c <HAL_TIM_MspPostInit+0xe0>)
 80018b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018b2:	4a22      	ldr	r2, [pc, #136]	; (800193c <HAL_TIM_MspPostInit+0xe0>)
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018ba:	4b20      	ldr	r3, [pc, #128]	; (800193c <HAL_TIM_MspPostInit+0xe0>)
 80018bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	60bb      	str	r3, [r7, #8]
 80018c4:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80018c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018cc:	2302      	movs	r3, #2
 80018ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d4:	2300      	movs	r3, #0
 80018d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80018d8:	2304      	movs	r3, #4
 80018da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4619      	mov	r1, r3
 80018e2:	4817      	ldr	r0, [pc, #92]	; (8001940 <HAL_TIM_MspPostInit+0xe4>)
 80018e4:	f000 fe0a 	bl	80024fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80018e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ee:	2302      	movs	r3, #2
 80018f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f6:	2300      	movs	r3, #0
 80018f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80018fa:	2304      	movs	r3, #4
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fe:	f107 0314 	add.w	r3, r7, #20
 8001902:	4619      	mov	r1, r3
 8001904:	480f      	ldr	r0, [pc, #60]	; (8001944 <HAL_TIM_MspPostInit+0xe8>)
 8001906:	f000 fdf9 	bl	80024fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 800190a:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 800190e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001910:	2302      	movs	r3, #2
 8001912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001918:	2300      	movs	r3, #0
 800191a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800191c:	2306      	movs	r3, #6
 800191e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	4619      	mov	r1, r3
 8001926:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800192a:	f000 fde7 	bl	80024fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800192e:	bf00      	nop
 8001930:	3728      	adds	r7, #40	; 0x28
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40012c00 	.word	0x40012c00
 800193c:	40021000 	.word	0x40021000
 8001940:	48000800 	.word	0x48000800
 8001944:	48000400 	.word	0x48000400

08001948 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800194c:	4b22      	ldr	r3, [pc, #136]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 800194e:	4a23      	ldr	r2, [pc, #140]	; (80019dc <MX_USART2_UART_Init+0x94>)
 8001950:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8001952:	4b21      	ldr	r3, [pc, #132]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 8001954:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001958:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800195a:	4b1f      	ldr	r3, [pc, #124]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 800195c:	2200      	movs	r2, #0
 800195e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001960:	4b1d      	ldr	r3, [pc, #116]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 8001962:	2200      	movs	r2, #0
 8001964:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001966:	4b1c      	ldr	r3, [pc, #112]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 8001968:	2200      	movs	r2, #0
 800196a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800196c:	4b1a      	ldr	r3, [pc, #104]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 800196e:	220c      	movs	r2, #12
 8001970:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001972:	4b19      	ldr	r3, [pc, #100]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 8001974:	2200      	movs	r2, #0
 8001976:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001978:	4b17      	ldr	r3, [pc, #92]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 800197a:	2200      	movs	r2, #0
 800197c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800197e:	4b16      	ldr	r3, [pc, #88]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 8001980:	2200      	movs	r2, #0
 8001982:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001984:	4b14      	ldr	r3, [pc, #80]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 8001986:	2200      	movs	r2, #0
 8001988:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800198a:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 800198c:	2200      	movs	r2, #0
 800198e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001990:	4811      	ldr	r0, [pc, #68]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 8001992:	f003 f907 	bl	8004ba4 <HAL_UART_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800199c:	f7ff fc8a 	bl	80012b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019a0:	2100      	movs	r1, #0
 80019a2:	480d      	ldr	r0, [pc, #52]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 80019a4:	f004 fcdd 	bl	8006362 <HAL_UARTEx_SetTxFifoThreshold>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80019ae:	f7ff fc81 	bl	80012b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019b2:	2100      	movs	r1, #0
 80019b4:	4808      	ldr	r0, [pc, #32]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 80019b6:	f004 fd12 	bl	80063de <HAL_UARTEx_SetRxFifoThreshold>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80019c0:	f7ff fc78 	bl	80012b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80019c4:	4804      	ldr	r0, [pc, #16]	; (80019d8 <MX_USART2_UART_Init+0x90>)
 80019c6:	f004 fc93 	bl	80062f0 <HAL_UARTEx_DisableFifoMode>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80019d0:	f7ff fc70 	bl	80012b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	200007c0 	.word	0x200007c0
 80019dc:	40004400 	.word	0x40004400

080019e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a1b      	ldr	r2, [pc, #108]	; (8001a6c <HAL_UART_MspInit+0x8c>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d12f      	bne.n	8001a62 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a02:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a06:	4a1a      	ldr	r2, [pc, #104]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a0c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a0e:	4b18      	ldr	r3, [pc, #96]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1a:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a1e:	4a14      	ldr	r2, [pc, #80]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a20:	f043 0302 	orr.w	r3, r3, #2
 8001a24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a26:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_UART_MspInit+0x90>)
 8001a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001a32:	2318      	movs	r3, #24
 8001a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a36:	2302      	movs	r3, #2
 8001a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a42:	2307      	movs	r3, #7
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a46:	f107 0314 	add.w	r3, r7, #20
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4809      	ldr	r0, [pc, #36]	; (8001a74 <HAL_UART_MspInit+0x94>)
 8001a4e:	f000 fd55 	bl	80024fc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2100      	movs	r1, #0
 8001a56:	2026      	movs	r0, #38	; 0x26
 8001a58:	f000 f9e9 	bl	8001e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a5c:	2026      	movs	r0, #38	; 0x26
 8001a5e:	f000 fa00 	bl	8001e62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001a62:	bf00      	nop
 8001a64:	3728      	adds	r7, #40	; 0x28
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40004400 	.word	0x40004400
 8001a70:	40021000 	.word	0x40021000
 8001a74:	48000400 	.word	0x48000400

08001a78 <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8001a80:	1d39      	adds	r1, r7, #4
 8001a82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a86:	2201      	movs	r2, #1
 8001a88:	4803      	ldr	r0, [pc, #12]	; (8001a98 <__io_putchar+0x20>)
 8001a8a:	f003 f8db 	bl	8004c44 <HAL_UART_Transmit>
return 0;
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	200007c0 	.word	0x200007c0

08001a9c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	4904      	ldr	r1, [pc, #16]	; (8001ab8 <HAL_UART_RxCpltCallback+0x1c>)
 8001aa8:	4804      	ldr	r0, [pc, #16]	; (8001abc <HAL_UART_RxCpltCallback+0x20>)
 8001aaa:	f003 f961 	bl	8004d70 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000224 	.word	0x20000224
 8001abc:	200007c0 	.word	0x200007c0

08001ac0 <store_eeprom_regs>:

#include "user_config.h"
#include "eeprom.h"

void store_eeprom_regs()
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
	eeprom_store(__float_reg, 64, __int_reg, 256);
 8001ac4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ac8:	4a03      	ldr	r2, [pc, #12]	; (8001ad8 <store_eeprom_regs+0x18>)
 8001aca:	2140      	movs	r1, #64	; 0x40
 8001acc:	4803      	ldr	r0, [pc, #12]	; (8001adc <store_eeprom_regs+0x1c>)
 8001ace:	f7ff fa73 	bl	8000fb8 <eeprom_store>
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000328 	.word	0x20000328
 8001adc:	20000228 	.word	0x20000228

08001ae0 <load_eeprom_regs>:

void load_eeprom_regs()
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	eeprom_restore(__float_reg, 64, __int_reg, 256);
 8001ae4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ae8:	4a03      	ldr	r2, [pc, #12]	; (8001af8 <load_eeprom_regs+0x18>)
 8001aea:	2140      	movs	r1, #64	; 0x40
 8001aec:	4803      	ldr	r0, [pc, #12]	; (8001afc <load_eeprom_regs+0x1c>)
 8001aee:	f7ff f9ff 	bl	8000ef0 <eeprom_restore>
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20000328 	.word	0x20000328
 8001afc:	20000228 	.word	0x20000228

08001b00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b00:	480d      	ldr	r0, [pc, #52]	; (8001b38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b02:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b04:	480d      	ldr	r0, [pc, #52]	; (8001b3c <LoopForever+0x6>)
  ldr r1, =_edata
 8001b06:	490e      	ldr	r1, [pc, #56]	; (8001b40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b08:	4a0e      	ldr	r2, [pc, #56]	; (8001b44 <LoopForever+0xe>)
  movs r3, #0
 8001b0a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001b0c:	e002      	b.n	8001b14 <LoopCopyDataInit>

08001b0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b12:	3304      	adds	r3, #4

08001b14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b18:	d3f9      	bcc.n	8001b0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b1a:	4a0b      	ldr	r2, [pc, #44]	; (8001b48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b1c:	4c0b      	ldr	r4, [pc, #44]	; (8001b4c <LoopForever+0x16>)
  movs r3, #0
 8001b1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b20:	e001      	b.n	8001b26 <LoopFillZerobss>

08001b22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b24:	3204      	adds	r2, #4

08001b26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b28:	d3fb      	bcc.n	8001b22 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b2a:	f7ff fd35 	bl	8001598 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b2e:	f004 fce9 	bl	8006504 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b32:	f7ff fb31 	bl	8001198 <main>

08001b36 <LoopForever>:

LoopForever:
    b LoopForever
 8001b36:	e7fe      	b.n	8001b36 <LoopForever>
  ldr   r0, =_estack
 8001b38:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b40:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8001b44:	080094b4 	.word	0x080094b4
  ldr r2, =_sbss
 8001b48:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8001b4c:	20000864 	.word	0x20000864

08001b50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b50:	e7fe      	b.n	8001b50 <ADC1_2_IRQHandler>

08001b52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b082      	sub	sp, #8
 8001b56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b5c:	2003      	movs	r0, #3
 8001b5e:	f000 f95b 	bl	8001e18 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b62:	2000      	movs	r0, #0
 8001b64:	f000 f80e 	bl	8001b84 <HAL_InitTick>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d002      	beq.n	8001b74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	71fb      	strb	r3, [r7, #7]
 8001b72:	e001      	b.n	8001b78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b74:	f7ff fba4 	bl	80012c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b78:	79fb      	ldrb	r3, [r7, #7]

}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001b90:	4b16      	ldr	r3, [pc, #88]	; (8001bec <HAL_InitTick+0x68>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d022      	beq.n	8001bde <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001b98:	4b15      	ldr	r3, [pc, #84]	; (8001bf0 <HAL_InitTick+0x6c>)
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	4b13      	ldr	r3, [pc, #76]	; (8001bec <HAL_InitTick+0x68>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ba4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bac:	4618      	mov	r0, r3
 8001bae:	f000 f966 	bl	8001e7e <HAL_SYSTICK_Config>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d10f      	bne.n	8001bd8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2b0f      	cmp	r3, #15
 8001bbc:	d809      	bhi.n	8001bd2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	6879      	ldr	r1, [r7, #4]
 8001bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8001bc6:	f000 f932 	bl	8001e2e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bca:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <HAL_InitTick+0x70>)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6013      	str	r3, [r2, #0]
 8001bd0:	e007      	b.n	8001be2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	73fb      	strb	r3, [r7, #15]
 8001bd6:	e004      	b.n	8001be2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	73fb      	strb	r3, [r7, #15]
 8001bdc:	e001      	b.n	8001be2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20000008 	.word	0x20000008
 8001bf0:	20000000 	.word	0x20000000
 8001bf4:	20000004 	.word	0x20000004

08001bf8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bfc:	4b05      	ldr	r3, [pc, #20]	; (8001c14 <HAL_IncTick+0x1c>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b05      	ldr	r3, [pc, #20]	; (8001c18 <HAL_IncTick+0x20>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4413      	add	r3, r2
 8001c06:	4a03      	ldr	r2, [pc, #12]	; (8001c14 <HAL_IncTick+0x1c>)
 8001c08:	6013      	str	r3, [r2, #0]
}
 8001c0a:	bf00      	nop
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	20000850 	.word	0x20000850
 8001c18:	20000008 	.word	0x20000008

08001c1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c20:	4b03      	ldr	r3, [pc, #12]	; (8001c30 <HAL_GetTick+0x14>)
 8001c22:	681b      	ldr	r3, [r3, #0]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	20000850 	.word	0x20000850

08001c34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c3c:	f7ff ffee 	bl	8001c1c <HAL_GetTick>
 8001c40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c4c:	d004      	beq.n	8001c58 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c4e:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <HAL_Delay+0x40>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	4413      	add	r3, r2
 8001c56:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c58:	bf00      	nop
 8001c5a:	f7ff ffdf 	bl	8001c1c <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d8f7      	bhi.n	8001c5a <HAL_Delay+0x26>
  {
  }
}
 8001c6a:	bf00      	nop
 8001c6c:	bf00      	nop
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20000008 	.word	0x20000008

08001c78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <__NVIC_SetPriorityGrouping+0x44>)
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c8e:	68ba      	ldr	r2, [r7, #8]
 8001c90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c94:	4013      	ands	r3, r2
 8001c96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ca0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ca4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ca8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001caa:	4a04      	ldr	r2, [pc, #16]	; (8001cbc <__NVIC_SetPriorityGrouping+0x44>)
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	60d3      	str	r3, [r2, #12]
}
 8001cb0:	bf00      	nop
 8001cb2:	3714      	adds	r7, #20
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e000ed00 	.word	0xe000ed00

08001cc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cc4:	4b04      	ldr	r3, [pc, #16]	; (8001cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	0a1b      	lsrs	r3, r3, #8
 8001cca:	f003 0307 	and.w	r3, r3, #7
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	db0b      	blt.n	8001d06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	f003 021f 	and.w	r2, r3, #31
 8001cf4:	4907      	ldr	r1, [pc, #28]	; (8001d14 <__NVIC_EnableIRQ+0x38>)
 8001cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfa:	095b      	lsrs	r3, r3, #5
 8001cfc:	2001      	movs	r0, #1
 8001cfe:	fa00 f202 	lsl.w	r2, r0, r2
 8001d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	e000e100 	.word	0xe000e100

08001d18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	6039      	str	r1, [r7, #0]
 8001d22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	db0a      	blt.n	8001d42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	490c      	ldr	r1, [pc, #48]	; (8001d64 <__NVIC_SetPriority+0x4c>)
 8001d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d36:	0112      	lsls	r2, r2, #4
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	440b      	add	r3, r1
 8001d3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d40:	e00a      	b.n	8001d58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	b2da      	uxtb	r2, r3
 8001d46:	4908      	ldr	r1, [pc, #32]	; (8001d68 <__NVIC_SetPriority+0x50>)
 8001d48:	79fb      	ldrb	r3, [r7, #7]
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	3b04      	subs	r3, #4
 8001d50:	0112      	lsls	r2, r2, #4
 8001d52:	b2d2      	uxtb	r2, r2
 8001d54:	440b      	add	r3, r1
 8001d56:	761a      	strb	r2, [r3, #24]
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	e000e100 	.word	0xe000e100
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b089      	sub	sp, #36	; 0x24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	f1c3 0307 	rsb	r3, r3, #7
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	bf28      	it	cs
 8001d8a:	2304      	movcs	r3, #4
 8001d8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	3304      	adds	r3, #4
 8001d92:	2b06      	cmp	r3, #6
 8001d94:	d902      	bls.n	8001d9c <NVIC_EncodePriority+0x30>
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	3b03      	subs	r3, #3
 8001d9a:	e000      	b.n	8001d9e <NVIC_EncodePriority+0x32>
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da0:	f04f 32ff 	mov.w	r2, #4294967295
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	fa02 f303 	lsl.w	r3, r2, r3
 8001daa:	43da      	mvns	r2, r3
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	401a      	ands	r2, r3
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001db4:	f04f 31ff 	mov.w	r1, #4294967295
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	fa01 f303 	lsl.w	r3, r1, r3
 8001dbe:	43d9      	mvns	r1, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc4:	4313      	orrs	r3, r2
         );
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3724      	adds	r7, #36	; 0x24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
	...

08001dd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3b01      	subs	r3, #1
 8001de0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001de4:	d301      	bcc.n	8001dea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001de6:	2301      	movs	r3, #1
 8001de8:	e00f      	b.n	8001e0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dea:	4a0a      	ldr	r2, [pc, #40]	; (8001e14 <SysTick_Config+0x40>)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3b01      	subs	r3, #1
 8001df0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001df2:	210f      	movs	r1, #15
 8001df4:	f04f 30ff 	mov.w	r0, #4294967295
 8001df8:	f7ff ff8e 	bl	8001d18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dfc:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <SysTick_Config+0x40>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e02:	4b04      	ldr	r3, [pc, #16]	; (8001e14 <SysTick_Config+0x40>)
 8001e04:	2207      	movs	r2, #7
 8001e06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	e000e010 	.word	0xe000e010

08001e18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f7ff ff29 	bl	8001c78 <__NVIC_SetPriorityGrouping>
}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b086      	sub	sp, #24
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	4603      	mov	r3, r0
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	607a      	str	r2, [r7, #4]
 8001e3a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e3c:	f7ff ff40 	bl	8001cc0 <__NVIC_GetPriorityGrouping>
 8001e40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	68b9      	ldr	r1, [r7, #8]
 8001e46:	6978      	ldr	r0, [r7, #20]
 8001e48:	f7ff ff90 	bl	8001d6c <NVIC_EncodePriority>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e52:	4611      	mov	r1, r2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff ff5f 	bl	8001d18 <__NVIC_SetPriority>
}
 8001e5a:	bf00      	nop
 8001e5c:	3718      	adds	r7, #24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	4603      	mov	r3, r0
 8001e6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff ff33 	bl	8001cdc <__NVIC_EnableIRQ>
}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b082      	sub	sp, #8
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7ff ffa4 	bl	8001dd4 <SysTick_Config>
 8001e8c:	4603      	mov	r3, r0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b085      	sub	sp, #20
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d005      	beq.n	8001eba <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2204      	movs	r2, #4
 8001eb2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	73fb      	strb	r3, [r7, #15]
 8001eb8:	e037      	b.n	8001f2a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 020e 	bic.w	r2, r2, #14
 8001ec8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ed4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ed8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 0201 	bic.w	r2, r2, #1
 8001ee8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eee:	f003 021f 	and.w	r2, r3, #31
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	fa01 f202 	lsl.w	r2, r1, r2
 8001efc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001f06:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d00c      	beq.n	8001f2a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f1e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001f28:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f50:	2300      	movs	r3, #0
 8001f52:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d00d      	beq.n	8001f7c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2204      	movs	r2, #4
 8001f64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2201      	movs	r2, #1
 8001f6a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	73fb      	strb	r3, [r7, #15]
 8001f7a:	e047      	b.n	800200c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f022 020e 	bic.w	r2, r2, #14
 8001f8a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f022 0201 	bic.w	r2, r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fa6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001faa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb0:	f003 021f 	and.w	r2, r3, #31
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb8:	2101      	movs	r1, #1
 8001fba:	fa01 f202 	lsl.w	r2, r1, r2
 8001fbe:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001fc8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00c      	beq.n	8001fec <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fdc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fe0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001fea:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002000:	2b00      	cmp	r3, #0
 8002002:	d003      	beq.n	800200c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	4798      	blx	r3
    }
  }
  return status;
 800200c:	7bfb      	ldrb	r3, [r7, #15]
}
 800200e:	4618      	mov	r0, r3
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
	...

08002018 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8002026:	2300      	movs	r3, #0
 8002028:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800202a:	4b24      	ldr	r3, [pc, #144]	; (80020bc <HAL_FLASH_Program+0xa4>)
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d101      	bne.n	8002036 <HAL_FLASH_Program+0x1e>
 8002032:	2302      	movs	r3, #2
 8002034:	e03e      	b.n	80020b4 <HAL_FLASH_Program+0x9c>
 8002036:	4b21      	ldr	r3, [pc, #132]	; (80020bc <HAL_FLASH_Program+0xa4>)
 8002038:	2201      	movs	r2, #1
 800203a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800203c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002040:	f000 f888 	bl	8002154 <FLASH_WaitForLastOperation>
 8002044:	4603      	mov	r3, r0
 8002046:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002048:	7dfb      	ldrb	r3, [r7, #23]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d12e      	bne.n	80020ac <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800204e:	4b1b      	ldr	r3, [pc, #108]	; (80020bc <HAL_FLASH_Program+0xa4>)
 8002050:	2200      	movs	r2, #0
 8002052:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d107      	bne.n	800206a <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800205a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800205e:	68b8      	ldr	r0, [r7, #8]
 8002060:	f000 f8cc 	bl	80021fc <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8002064:	2301      	movs	r3, #1
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	e010      	b.n	800208c <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d002      	beq.n	8002076 <HAL_FLASH_Program+0x5e>
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2b02      	cmp	r3, #2
 8002074:	d10a      	bne.n	800208c <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	4619      	mov	r1, r3
 800207a:	68b8      	ldr	r0, [r7, #8]
 800207c:	f000 f8e4 	bl	8002248 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2b02      	cmp	r3, #2
 8002084:	d102      	bne.n	800208c <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 8002086:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800208a:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800208c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002090:	f000 f860 	bl	8002154 <FLASH_WaitForLastOperation>
 8002094:	4603      	mov	r3, r0
 8002096:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d006      	beq.n	80020ac <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 800209e:	4b08      	ldr	r3, [pc, #32]	; (80020c0 <HAL_FLASH_Program+0xa8>)
 80020a0:	695a      	ldr	r2, [r3, #20]
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	43db      	mvns	r3, r3
 80020a6:	4906      	ldr	r1, [pc, #24]	; (80020c0 <HAL_FLASH_Program+0xa8>)
 80020a8:	4013      	ands	r3, r2
 80020aa:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80020ac:	4b03      	ldr	r3, [pc, #12]	; (80020bc <HAL_FLASH_Program+0xa4>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80020b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	2000000c 	.word	0x2000000c
 80020c0:	40022000 	.word	0x40022000

080020c4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80020ca:	2300      	movs	r3, #0
 80020cc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80020ce:	4b0b      	ldr	r3, [pc, #44]	; (80020fc <HAL_FLASH_Unlock+0x38>)
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	da0b      	bge.n	80020ee <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80020d6:	4b09      	ldr	r3, [pc, #36]	; (80020fc <HAL_FLASH_Unlock+0x38>)
 80020d8:	4a09      	ldr	r2, [pc, #36]	; (8002100 <HAL_FLASH_Unlock+0x3c>)
 80020da:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80020dc:	4b07      	ldr	r3, [pc, #28]	; (80020fc <HAL_FLASH_Unlock+0x38>)
 80020de:	4a09      	ldr	r2, [pc, #36]	; (8002104 <HAL_FLASH_Unlock+0x40>)
 80020e0:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80020e2:	4b06      	ldr	r3, [pc, #24]	; (80020fc <HAL_FLASH_Unlock+0x38>)
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	da01      	bge.n	80020ee <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80020ee:	79fb      	ldrb	r3, [r7, #7]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	40022000 	.word	0x40022000
 8002100:	45670123 	.word	0x45670123
 8002104:	cdef89ab 	.word	0xcdef89ab

08002108 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002112:	4b09      	ldr	r3, [pc, #36]	; (8002138 <HAL_FLASH_Lock+0x30>)
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	4a08      	ldr	r2, [pc, #32]	; (8002138 <HAL_FLASH_Lock+0x30>)
 8002118:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800211c:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800211e:	4b06      	ldr	r3, [pc, #24]	; (8002138 <HAL_FLASH_Lock+0x30>)
 8002120:	695b      	ldr	r3, [r3, #20]
 8002122:	2b00      	cmp	r3, #0
 8002124:	da01      	bge.n	800212a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8002126:	2300      	movs	r3, #0
 8002128:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800212a:	79fb      	ldrb	r3, [r7, #7]
}
 800212c:	4618      	mov	r0, r3
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr
 8002138:	40022000 	.word	0x40022000

0800213c <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_FAST: FLASH Fast programming error
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  */
uint32_t HAL_FLASH_GetError(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8002140:	4b03      	ldr	r3, [pc, #12]	; (8002150 <HAL_FLASH_GetError+0x14>)
 8002142:	685b      	ldr	r3, [r3, #4]
}
 8002144:	4618      	mov	r0, r3
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	2000000c 	.word	0x2000000c

08002154 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800215c:	f7ff fd5e 	bl	8001c1c <HAL_GetTick>
 8002160:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8002162:	e009      	b.n	8002178 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8002164:	f7ff fd5a 	bl	8001c1c <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	429a      	cmp	r2, r3
 8002172:	d201      	bcs.n	8002178 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e038      	b.n	80021ea <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8002178:	4b1e      	ldr	r3, [pc, #120]	; (80021f4 <FLASH_WaitForLastOperation+0xa0>)
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002184:	d0ee      	beq.n	8002164 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8002186:	4b1b      	ldr	r3, [pc, #108]	; (80021f4 <FLASH_WaitForLastOperation+0xa0>)
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 800218e:	4013      	ands	r3, r2
 8002190:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d01e      	beq.n	80021d6 <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8002198:	4b17      	ldr	r3, [pc, #92]	; (80021f8 <FLASH_WaitForLastOperation+0xa4>)
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	4313      	orrs	r3, r2
 80021a0:	4a15      	ldr	r2, [pc, #84]	; (80021f8 <FLASH_WaitForLastOperation+0xa4>)
 80021a2:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d007      	beq.n	80021be <FLASH_WaitForLastOperation+0x6a>
 80021ae:	4b11      	ldr	r3, [pc, #68]	; (80021f4 <FLASH_WaitForLastOperation+0xa0>)
 80021b0:	699a      	ldr	r2, [r3, #24]
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80021b8:	490e      	ldr	r1, [pc, #56]	; (80021f4 <FLASH_WaitForLastOperation+0xa0>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	618b      	str	r3, [r1, #24]
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d004      	beq.n	80021d2 <FLASH_WaitForLastOperation+0x7e>
 80021c8:	4a0a      	ldr	r2, [pc, #40]	; (80021f4 <FLASH_WaitForLastOperation+0xa0>)
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80021d0:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e009      	b.n	80021ea <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80021d6:	4b07      	ldr	r3, [pc, #28]	; (80021f4 <FLASH_WaitForLastOperation+0xa0>)
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d102      	bne.n	80021e8 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80021e2:	4b04      	ldr	r3, [pc, #16]	; (80021f4 <FLASH_WaitForLastOperation+0xa0>)
 80021e4:	2201      	movs	r2, #1
 80021e6:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40022000 	.word	0x40022000
 80021f8:	2000000c 	.word	0x2000000c

080021fc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002208:	4b0e      	ldr	r3, [pc, #56]	; (8002244 <FLASH_Program_DoubleWord+0x48>)
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	4a0d      	ldr	r2, [pc, #52]	; (8002244 <FLASH_Program_DoubleWord+0x48>)
 800220e:	f043 0301 	orr.w	r3, r3, #1
 8002212:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800221a:	f3bf 8f6f 	isb	sy
}
 800221e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8002220:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002224:	f04f 0200 	mov.w	r2, #0
 8002228:	f04f 0300 	mov.w	r3, #0
 800222c:	000a      	movs	r2, r1
 800222e:	2300      	movs	r3, #0
 8002230:	68f9      	ldr	r1, [r7, #12]
 8002232:	3104      	adds	r1, #4
 8002234:	4613      	mov	r3, r2
 8002236:	600b      	str	r3, [r1, #0]
}
 8002238:	bf00      	nop
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	40022000 	.word	0x40022000

08002248 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002248:	b480      	push	{r7}
 800224a:	b089      	sub	sp, #36	; 0x24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8002252:	2340      	movs	r3, #64	; 0x40
 8002254:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800225e:	4b14      	ldr	r3, [pc, #80]	; (80022b0 <FLASH_Program_Fast+0x68>)
 8002260:	695b      	ldr	r3, [r3, #20]
 8002262:	4a13      	ldr	r2, [pc, #76]	; (80022b0 <FLASH_Program_Fast+0x68>)
 8002264:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002268:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800226a:	f3ef 8310 	mrs	r3, PRIMASK
 800226e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002270:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8002272:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002274:	b672      	cpsid	i
}
 8002276:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	3304      	adds	r3, #4
 8002284:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	3304      	adds	r3, #4
 800228a:	617b      	str	r3, [r7, #20]
    row_index--;
 800228c:	7ffb      	ldrb	r3, [r7, #31]
 800228e:	3b01      	subs	r3, #1
 8002290:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8002292:	7ffb      	ldrb	r3, [r7, #31]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d1ef      	bne.n	8002278 <FLASH_Program_Fast+0x30>
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	f383 8810 	msr	PRIMASK, r3
}
 80022a2:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80022a4:	bf00      	nop
 80022a6:	3724      	adds	r7, #36	; 0x24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	40022000 	.word	0x40022000

080022b4 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80022be:	4b4a      	ldr	r3, [pc, #296]	; (80023e8 <HAL_FLASHEx_Erase+0x134>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d101      	bne.n	80022ca <HAL_FLASHEx_Erase+0x16>
 80022c6:	2302      	movs	r3, #2
 80022c8:	e089      	b.n	80023de <HAL_FLASHEx_Erase+0x12a>
 80022ca:	4b47      	ldr	r3, [pc, #284]	; (80023e8 <HAL_FLASHEx_Erase+0x134>)
 80022cc:	2201      	movs	r2, #1
 80022ce:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80022d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022d4:	f7ff ff3e 	bl	8002154 <FLASH_WaitForLastOperation>
 80022d8:	4603      	mov	r3, r0
 80022da:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80022dc:	7bfb      	ldrb	r3, [r7, #15]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d179      	bne.n	80023d6 <HAL_FLASHEx_Erase+0x122>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80022e2:	4b41      	ldr	r3, [pc, #260]	; (80023e8 <HAL_FLASHEx_Erase+0x134>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80022e8:	4b40      	ldr	r3, [pc, #256]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d019      	beq.n	8002328 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80022f4:	4b3d      	ldr	r3, [pc, #244]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a3c      	ldr	r2, [pc, #240]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 80022fa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80022fe:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002300:	4b3a      	ldr	r3, [pc, #232]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002308:	2b00      	cmp	r3, #0
 800230a:	d009      	beq.n	8002320 <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800230c:	4b37      	ldr	r3, [pc, #220]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a36      	ldr	r2, [pc, #216]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 8002312:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002316:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002318:	4b33      	ldr	r3, [pc, #204]	; (80023e8 <HAL_FLASHEx_Erase+0x134>)
 800231a:	2203      	movs	r2, #3
 800231c:	771a      	strb	r2, [r3, #28]
 800231e:	e016      	b.n	800234e <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002320:	4b31      	ldr	r3, [pc, #196]	; (80023e8 <HAL_FLASHEx_Erase+0x134>)
 8002322:	2201      	movs	r2, #1
 8002324:	771a      	strb	r2, [r3, #28]
 8002326:	e012      	b.n	800234e <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002328:	4b30      	ldr	r3, [pc, #192]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002330:	2b00      	cmp	r3, #0
 8002332:	d009      	beq.n	8002348 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002334:	4b2d      	ldr	r3, [pc, #180]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a2c      	ldr	r2, [pc, #176]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 800233a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800233e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002340:	4b29      	ldr	r3, [pc, #164]	; (80023e8 <HAL_FLASHEx_Erase+0x134>)
 8002342:	2202      	movs	r2, #2
 8002344:	771a      	strb	r2, [r3, #28]
 8002346:	e002      	b.n	800234e <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002348:	4b27      	ldr	r3, [pc, #156]	; (80023e8 <HAL_FLASHEx_Erase+0x134>)
 800234a:	2200      	movs	r2, #0
 800234c:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2b01      	cmp	r3, #1
 8002354:	d111      	bne.n	800237a <HAL_FLASHEx_Erase+0xc6>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f848 	bl	80023f0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002360:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002364:	f7ff fef6 	bl	8002154 <FLASH_WaitForLastOperation>
 8002368:	4603      	mov	r3, r0
 800236a:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 800236c:	4b1f      	ldr	r3, [pc, #124]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 800236e:	695b      	ldr	r3, [r3, #20]
 8002370:	4a1e      	ldr	r2, [pc, #120]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 8002372:	f023 0304 	bic.w	r3, r3, #4
 8002376:	6153      	str	r3, [r2, #20]
 8002378:	e02b      	b.n	80023d2 <HAL_FLASHEx_Erase+0x11e>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	f04f 32ff 	mov.w	r2, #4294967295
 8002380:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	60bb      	str	r3, [r7, #8]
 8002388:	e01b      	b.n	80023c2 <HAL_FLASHEx_Erase+0x10e>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	4619      	mov	r1, r3
 8002390:	68b8      	ldr	r0, [r7, #8]
 8002392:	f000 f84b 	bl	800242c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002396:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800239a:	f7ff fedb 	bl	8002154 <FLASH_WaitForLastOperation>
 800239e:	4603      	mov	r3, r0
 80023a0:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80023a2:	4b12      	ldr	r3, [pc, #72]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	4a11      	ldr	r2, [pc, #68]	; (80023ec <HAL_FLASHEx_Erase+0x138>)
 80023a8:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 80023ac:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 80023ae:	7bfb      	ldrb	r3, [r7, #15]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d003      	beq.n	80023bc <HAL_FLASHEx_Erase+0x108>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	68ba      	ldr	r2, [r7, #8]
 80023b8:	601a      	str	r2, [r3, #0]
          break;
 80023ba:	e00a      	b.n	80023d2 <HAL_FLASHEx_Erase+0x11e>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	3301      	adds	r3, #1
 80023c0:	60bb      	str	r3, [r7, #8]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689a      	ldr	r2, [r3, #8]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	4413      	add	r3, r2
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d3db      	bcc.n	800238a <HAL_FLASHEx_Erase+0xd6>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80023d2:	f000 f84f 	bl	8002474 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80023d6:	4b04      	ldr	r3, [pc, #16]	; (80023e8 <HAL_FLASHEx_Erase+0x134>)
 80023d8:	2200      	movs	r2, #0
 80023da:	701a      	strb	r2, [r3, #0]

  return status;
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3710      	adds	r7, #16
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	2000000c 	.word	0x2000000c
 80023ec:	40022000 	.word	0x40022000

080023f0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d005      	beq.n	800240e <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8002402:	4b09      	ldr	r3, [pc, #36]	; (8002428 <FLASH_MassErase+0x38>)
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	4a08      	ldr	r2, [pc, #32]	; (8002428 <FLASH_MassErase+0x38>)
 8002408:	f043 0304 	orr.w	r3, r3, #4
 800240c:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800240e:	4b06      	ldr	r3, [pc, #24]	; (8002428 <FLASH_MassErase+0x38>)
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	4a05      	ldr	r2, [pc, #20]	; (8002428 <FLASH_MassErase+0x38>)
 8002414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002418:	6153      	str	r3, [r2, #20]
}
 800241a:	bf00      	nop
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	40022000 	.word	0x40022000

0800242c <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <FLASH_PageErase+0x44>)
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	f423 72fc 	bic.w	r2, r3, #504	; 0x1f8
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8002446:	490a      	ldr	r1, [pc, #40]	; (8002470 <FLASH_PageErase+0x44>)
 8002448:	4313      	orrs	r3, r2
 800244a:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800244c:	4b08      	ldr	r3, [pc, #32]	; (8002470 <FLASH_PageErase+0x44>)
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	4a07      	ldr	r2, [pc, #28]	; (8002470 <FLASH_PageErase+0x44>)
 8002452:	f043 0302 	orr.w	r3, r3, #2
 8002456:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002458:	4b05      	ldr	r3, [pc, #20]	; (8002470 <FLASH_PageErase+0x44>)
 800245a:	695b      	ldr	r3, [r3, #20]
 800245c:	4a04      	ldr	r2, [pc, #16]	; (8002470 <FLASH_PageErase+0x44>)
 800245e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002462:	6153      	str	r3, [r2, #20]
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	40022000 	.word	0x40022000

08002474 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800247a:	4b1e      	ldr	r3, [pc, #120]	; (80024f4 <FLASH_FlushCaches+0x80>)
 800247c:	7f1b      	ldrb	r3, [r3, #28]
 800247e:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d002      	beq.n	800248c <FLASH_FlushCaches+0x18>
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	2b03      	cmp	r3, #3
 800248a:	d111      	bne.n	80024b0 <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800248c:	4b1a      	ldr	r3, [pc, #104]	; (80024f8 <FLASH_FlushCaches+0x84>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a19      	ldr	r2, [pc, #100]	; (80024f8 <FLASH_FlushCaches+0x84>)
 8002492:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002496:	6013      	str	r3, [r2, #0]
 8002498:	4b17      	ldr	r3, [pc, #92]	; (80024f8 <FLASH_FlushCaches+0x84>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a16      	ldr	r2, [pc, #88]	; (80024f8 <FLASH_FlushCaches+0x84>)
 800249e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80024a2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024a4:	4b14      	ldr	r3, [pc, #80]	; (80024f8 <FLASH_FlushCaches+0x84>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a13      	ldr	r2, [pc, #76]	; (80024f8 <FLASH_FlushCaches+0x84>)
 80024aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024ae:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d002      	beq.n	80024bc <FLASH_FlushCaches+0x48>
 80024b6:	79fb      	ldrb	r3, [r7, #7]
 80024b8:	2b03      	cmp	r3, #3
 80024ba:	d111      	bne.n	80024e0 <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80024bc:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <FLASH_FlushCaches+0x84>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a0d      	ldr	r2, [pc, #52]	; (80024f8 <FLASH_FlushCaches+0x84>)
 80024c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024c6:	6013      	str	r3, [r2, #0]
 80024c8:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <FLASH_FlushCaches+0x84>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a0a      	ldr	r2, [pc, #40]	; (80024f8 <FLASH_FlushCaches+0x84>)
 80024ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80024d2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80024d4:	4b08      	ldr	r3, [pc, #32]	; (80024f8 <FLASH_FlushCaches+0x84>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a07      	ldr	r2, [pc, #28]	; (80024f8 <FLASH_FlushCaches+0x84>)
 80024da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024de:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80024e0:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <FLASH_FlushCaches+0x80>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	771a      	strb	r2, [r3, #28]
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	2000000c 	.word	0x2000000c
 80024f8:	40022000 	.word	0x40022000

080024fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b087      	sub	sp, #28
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002506:	2300      	movs	r3, #0
 8002508:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800250a:	e15a      	b.n	80027c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	2101      	movs	r1, #1
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	fa01 f303 	lsl.w	r3, r1, r3
 8002518:	4013      	ands	r3, r2
 800251a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2b00      	cmp	r3, #0
 8002520:	f000 814c 	beq.w	80027bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d00b      	beq.n	8002544 <HAL_GPIO_Init+0x48>
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b02      	cmp	r3, #2
 8002532:	d007      	beq.n	8002544 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002538:	2b11      	cmp	r3, #17
 800253a:	d003      	beq.n	8002544 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2b12      	cmp	r3, #18
 8002542:	d130      	bne.n	80025a6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	2203      	movs	r2, #3
 8002550:	fa02 f303 	lsl.w	r3, r2, r3
 8002554:	43db      	mvns	r3, r3
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	4013      	ands	r3, r2
 800255a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	68da      	ldr	r2, [r3, #12]
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	4313      	orrs	r3, r2
 800256c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800257a:	2201      	movs	r2, #1
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	43db      	mvns	r3, r3
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	4013      	ands	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	091b      	lsrs	r3, r3, #4
 8002590:	f003 0201 	and.w	r2, r3, #1
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	4313      	orrs	r3, r2
 800259e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	2203      	movs	r2, #3
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43db      	mvns	r3, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4013      	ands	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d003      	beq.n	80025e6 <HAL_GPIO_Init+0xea>
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b12      	cmp	r3, #18
 80025e4:	d123      	bne.n	800262e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	08da      	lsrs	r2, r3, #3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3208      	adds	r2, #8
 80025ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	f003 0307 	and.w	r3, r3, #7
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	220f      	movs	r2, #15
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	43db      	mvns	r3, r3
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	4013      	ands	r3, r2
 8002608:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	691a      	ldr	r2, [r3, #16]
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4313      	orrs	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	08da      	lsrs	r2, r3, #3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	3208      	adds	r2, #8
 8002628:	6939      	ldr	r1, [r7, #16]
 800262a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	2203      	movs	r2, #3
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	43db      	mvns	r3, r3
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	4013      	ands	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f003 0203 	and.w	r2, r3, #3
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	4313      	orrs	r3, r2
 800265a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	f000 80a6 	beq.w	80027bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002670:	4b5b      	ldr	r3, [pc, #364]	; (80027e0 <HAL_GPIO_Init+0x2e4>)
 8002672:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002674:	4a5a      	ldr	r2, [pc, #360]	; (80027e0 <HAL_GPIO_Init+0x2e4>)
 8002676:	f043 0301 	orr.w	r3, r3, #1
 800267a:	6613      	str	r3, [r2, #96]	; 0x60
 800267c:	4b58      	ldr	r3, [pc, #352]	; (80027e0 <HAL_GPIO_Init+0x2e4>)
 800267e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002680:	f003 0301 	and.w	r3, r3, #1
 8002684:	60bb      	str	r3, [r7, #8]
 8002686:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002688:	4a56      	ldr	r2, [pc, #344]	; (80027e4 <HAL_GPIO_Init+0x2e8>)
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	089b      	lsrs	r3, r3, #2
 800268e:	3302      	adds	r3, #2
 8002690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002694:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	220f      	movs	r2, #15
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	43db      	mvns	r3, r3
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	4013      	ands	r3, r2
 80026aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80026b2:	d01f      	beq.n	80026f4 <HAL_GPIO_Init+0x1f8>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a4c      	ldr	r2, [pc, #304]	; (80027e8 <HAL_GPIO_Init+0x2ec>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d019      	beq.n	80026f0 <HAL_GPIO_Init+0x1f4>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4a4b      	ldr	r2, [pc, #300]	; (80027ec <HAL_GPIO_Init+0x2f0>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d013      	beq.n	80026ec <HAL_GPIO_Init+0x1f0>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	4a4a      	ldr	r2, [pc, #296]	; (80027f0 <HAL_GPIO_Init+0x2f4>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d00d      	beq.n	80026e8 <HAL_GPIO_Init+0x1ec>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	4a49      	ldr	r2, [pc, #292]	; (80027f4 <HAL_GPIO_Init+0x2f8>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d007      	beq.n	80026e4 <HAL_GPIO_Init+0x1e8>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4a48      	ldr	r2, [pc, #288]	; (80027f8 <HAL_GPIO_Init+0x2fc>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d101      	bne.n	80026e0 <HAL_GPIO_Init+0x1e4>
 80026dc:	2305      	movs	r3, #5
 80026de:	e00a      	b.n	80026f6 <HAL_GPIO_Init+0x1fa>
 80026e0:	2306      	movs	r3, #6
 80026e2:	e008      	b.n	80026f6 <HAL_GPIO_Init+0x1fa>
 80026e4:	2304      	movs	r3, #4
 80026e6:	e006      	b.n	80026f6 <HAL_GPIO_Init+0x1fa>
 80026e8:	2303      	movs	r3, #3
 80026ea:	e004      	b.n	80026f6 <HAL_GPIO_Init+0x1fa>
 80026ec:	2302      	movs	r3, #2
 80026ee:	e002      	b.n	80026f6 <HAL_GPIO_Init+0x1fa>
 80026f0:	2301      	movs	r3, #1
 80026f2:	e000      	b.n	80026f6 <HAL_GPIO_Init+0x1fa>
 80026f4:	2300      	movs	r3, #0
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	f002 0203 	and.w	r2, r2, #3
 80026fc:	0092      	lsls	r2, r2, #2
 80026fe:	4093      	lsls	r3, r2
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	4313      	orrs	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002706:	4937      	ldr	r1, [pc, #220]	; (80027e4 <HAL_GPIO_Init+0x2e8>)
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	089b      	lsrs	r3, r3, #2
 800270c:	3302      	adds	r3, #2
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002714:	4b39      	ldr	r3, [pc, #228]	; (80027fc <HAL_GPIO_Init+0x300>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	43db      	mvns	r3, r3
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	4013      	ands	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d003      	beq.n	8002738 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	4313      	orrs	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002738:	4a30      	ldr	r2, [pc, #192]	; (80027fc <HAL_GPIO_Init+0x300>)
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800273e:	4b2f      	ldr	r3, [pc, #188]	; (80027fc <HAL_GPIO_Init+0x300>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	43db      	mvns	r3, r3
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4013      	ands	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002762:	4a26      	ldr	r2, [pc, #152]	; (80027fc <HAL_GPIO_Init+0x300>)
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002768:	4b24      	ldr	r3, [pc, #144]	; (80027fc <HAL_GPIO_Init+0x300>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	43db      	mvns	r3, r3
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4013      	ands	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d003      	beq.n	800278c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	4313      	orrs	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800278c:	4a1b      	ldr	r2, [pc, #108]	; (80027fc <HAL_GPIO_Init+0x300>)
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002792:	4b1a      	ldr	r3, [pc, #104]	; (80027fc <HAL_GPIO_Init+0x300>)
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	43db      	mvns	r3, r3
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	4013      	ands	r3, r2
 80027a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d003      	beq.n	80027b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80027b6:	4a11      	ldr	r2, [pc, #68]	; (80027fc <HAL_GPIO_Init+0x300>)
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	3301      	adds	r3, #1
 80027c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	fa22 f303 	lsr.w	r3, r2, r3
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	f47f ae9d 	bne.w	800250c <HAL_GPIO_Init+0x10>
  }
}
 80027d2:	bf00      	nop
 80027d4:	bf00      	nop
 80027d6:	371c      	adds	r7, #28
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	40021000 	.word	0x40021000
 80027e4:	40010000 	.word	0x40010000
 80027e8:	48000400 	.word	0x48000400
 80027ec:	48000800 	.word	0x48000800
 80027f0:	48000c00 	.word	0x48000c00
 80027f4:	48001000 	.word	0x48001000
 80027f8:	48001400 	.word	0x48001400
 80027fc:	40010400 	.word	0x40010400

08002800 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d141      	bne.n	8002892 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800280e:	4b4b      	ldr	r3, [pc, #300]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800281a:	d131      	bne.n	8002880 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800281c:	4b47      	ldr	r3, [pc, #284]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800281e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002822:	4a46      	ldr	r2, [pc, #280]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002824:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002828:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800282c:	4b43      	ldr	r3, [pc, #268]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002834:	4a41      	ldr	r2, [pc, #260]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002836:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800283a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800283c:	4b40      	ldr	r3, [pc, #256]	; (8002940 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2232      	movs	r2, #50	; 0x32
 8002842:	fb02 f303 	mul.w	r3, r2, r3
 8002846:	4a3f      	ldr	r2, [pc, #252]	; (8002944 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002848:	fba2 2303 	umull	r2, r3, r2, r3
 800284c:	0c9b      	lsrs	r3, r3, #18
 800284e:	3301      	adds	r3, #1
 8002850:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002852:	e002      	b.n	800285a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	3b01      	subs	r3, #1
 8002858:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800285a:	4b38      	ldr	r3, [pc, #224]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002862:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002866:	d102      	bne.n	800286e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1f2      	bne.n	8002854 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800286e:	4b33      	ldr	r3, [pc, #204]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002876:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800287a:	d158      	bne.n	800292e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e057      	b.n	8002930 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002880:	4b2e      	ldr	r3, [pc, #184]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002882:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002886:	4a2d      	ldr	r2, [pc, #180]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002888:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800288c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002890:	e04d      	b.n	800292e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002898:	d141      	bne.n	800291e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800289a:	4b28      	ldr	r3, [pc, #160]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a6:	d131      	bne.n	800290c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028a8:	4b24      	ldr	r3, [pc, #144]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028ae:	4a23      	ldr	r2, [pc, #140]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028b8:	4b20      	ldr	r3, [pc, #128]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028c0:	4a1e      	ldr	r2, [pc, #120]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028c8:	4b1d      	ldr	r3, [pc, #116]	; (8002940 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2232      	movs	r2, #50	; 0x32
 80028ce:	fb02 f303 	mul.w	r3, r2, r3
 80028d2:	4a1c      	ldr	r2, [pc, #112]	; (8002944 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80028d4:	fba2 2303 	umull	r2, r3, r2, r3
 80028d8:	0c9b      	lsrs	r3, r3, #18
 80028da:	3301      	adds	r3, #1
 80028dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028de:	e002      	b.n	80028e6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028e6:	4b15      	ldr	r3, [pc, #84]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028f2:	d102      	bne.n	80028fa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f2      	bne.n	80028e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028fa:	4b10      	ldr	r3, [pc, #64]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002902:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002906:	d112      	bne.n	800292e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e011      	b.n	8002930 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800290c:	4b0b      	ldr	r3, [pc, #44]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800290e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002912:	4a0a      	ldr	r2, [pc, #40]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002914:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002918:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800291c:	e007      	b.n	800292e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800291e:	4b07      	ldr	r3, [pc, #28]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002926:	4a05      	ldr	r2, [pc, #20]	; (800293c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002928:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800292c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3714      	adds	r7, #20
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	40007000 	.word	0x40007000
 8002940:	20000000 	.word	0x20000000
 8002944:	431bde83 	.word	0x431bde83

08002948 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800294c:	4b05      	ldr	r3, [pc, #20]	; (8002964 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	4a04      	ldr	r2, [pc, #16]	; (8002964 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002952:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002956:	6093      	str	r3, [r2, #8]
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	40007000 	.word	0x40007000

08002968 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b088      	sub	sp, #32
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e308      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	d075      	beq.n	8002a72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002986:	4ba3      	ldr	r3, [pc, #652]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 030c 	and.w	r3, r3, #12
 800298e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002990:	4ba0      	ldr	r3, [pc, #640]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	2b0c      	cmp	r3, #12
 800299e:	d102      	bne.n	80029a6 <HAL_RCC_OscConfig+0x3e>
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	2b03      	cmp	r3, #3
 80029a4:	d002      	beq.n	80029ac <HAL_RCC_OscConfig+0x44>
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	d10b      	bne.n	80029c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ac:	4b99      	ldr	r3, [pc, #612]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d05b      	beq.n	8002a70 <HAL_RCC_OscConfig+0x108>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d157      	bne.n	8002a70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e2e3      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029cc:	d106      	bne.n	80029dc <HAL_RCC_OscConfig+0x74>
 80029ce:	4b91      	ldr	r3, [pc, #580]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a90      	ldr	r2, [pc, #576]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 80029d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	e01d      	b.n	8002a18 <HAL_RCC_OscConfig+0xb0>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029e4:	d10c      	bne.n	8002a00 <HAL_RCC_OscConfig+0x98>
 80029e6:	4b8b      	ldr	r3, [pc, #556]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a8a      	ldr	r2, [pc, #552]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 80029ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029f0:	6013      	str	r3, [r2, #0]
 80029f2:	4b88      	ldr	r3, [pc, #544]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a87      	ldr	r2, [pc, #540]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 80029f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029fc:	6013      	str	r3, [r2, #0]
 80029fe:	e00b      	b.n	8002a18 <HAL_RCC_OscConfig+0xb0>
 8002a00:	4b84      	ldr	r3, [pc, #528]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a83      	ldr	r2, [pc, #524]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a0a:	6013      	str	r3, [r2, #0]
 8002a0c:	4b81      	ldr	r3, [pc, #516]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a80      	ldr	r2, [pc, #512]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002a12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d013      	beq.n	8002a48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a20:	f7ff f8fc 	bl	8001c1c <HAL_GetTick>
 8002a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a28:	f7ff f8f8 	bl	8001c1c <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b64      	cmp	r3, #100	; 0x64
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e2a8      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a3a:	4b76      	ldr	r3, [pc, #472]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d0f0      	beq.n	8002a28 <HAL_RCC_OscConfig+0xc0>
 8002a46:	e014      	b.n	8002a72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a48:	f7ff f8e8 	bl	8001c1c <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a4e:	e008      	b.n	8002a62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a50:	f7ff f8e4 	bl	8001c1c <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	2b64      	cmp	r3, #100	; 0x64
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e294      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a62:	4b6c      	ldr	r3, [pc, #432]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1f0      	bne.n	8002a50 <HAL_RCC_OscConfig+0xe8>
 8002a6e:	e000      	b.n	8002a72 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d075      	beq.n	8002b6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a7e:	4b65      	ldr	r3, [pc, #404]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 030c 	and.w	r3, r3, #12
 8002a86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a88:	4b62      	ldr	r3, [pc, #392]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	f003 0303 	and.w	r3, r3, #3
 8002a90:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	2b0c      	cmp	r3, #12
 8002a96:	d102      	bne.n	8002a9e <HAL_RCC_OscConfig+0x136>
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d002      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x13c>
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	2b04      	cmp	r3, #4
 8002aa2:	d11f      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002aa4:	4b5b      	ldr	r3, [pc, #364]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d005      	beq.n	8002abc <HAL_RCC_OscConfig+0x154>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d101      	bne.n	8002abc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e267      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002abc:	4b55      	ldr	r3, [pc, #340]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	691b      	ldr	r3, [r3, #16]
 8002ac8:	061b      	lsls	r3, r3, #24
 8002aca:	4952      	ldr	r1, [pc, #328]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002ad0:	4b51      	ldr	r3, [pc, #324]	; (8002c18 <HAL_RCC_OscConfig+0x2b0>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff f855 	bl	8001b84 <HAL_InitTick>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d043      	beq.n	8002b68 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e253      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d023      	beq.n	8002b34 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aec:	4b49      	ldr	r3, [pc, #292]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a48      	ldr	r2, [pc, #288]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af8:	f7ff f890 	bl	8001c1c <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b00:	f7ff f88c 	bl	8001c1c <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e23c      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b12:	4b40      	ldr	r3, [pc, #256]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d0f0      	beq.n	8002b00 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b1e:	4b3d      	ldr	r3, [pc, #244]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	061b      	lsls	r3, r3, #24
 8002b2c:	4939      	ldr	r1, [pc, #228]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	604b      	str	r3, [r1, #4]
 8002b32:	e01a      	b.n	8002b6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b34:	4b37      	ldr	r3, [pc, #220]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a36      	ldr	r2, [pc, #216]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002b3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b40:	f7ff f86c 	bl	8001c1c <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b46:	e008      	b.n	8002b5a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b48:	f7ff f868 	bl	8001c1c <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d901      	bls.n	8002b5a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e218      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b5a:	4b2e      	ldr	r3, [pc, #184]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1f0      	bne.n	8002b48 <HAL_RCC_OscConfig+0x1e0>
 8002b66:	e000      	b.n	8002b6a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d03c      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d01c      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b7e:	4b25      	ldr	r3, [pc, #148]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002b80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b84:	4a23      	ldr	r2, [pc, #140]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002b86:	f043 0301 	orr.w	r3, r3, #1
 8002b8a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b8e:	f7ff f845 	bl	8001c1c <HAL_GetTick>
 8002b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b94:	e008      	b.n	8002ba8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b96:	f7ff f841 	bl	8001c1c <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d901      	bls.n	8002ba8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e1f1      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ba8:	4b1a      	ldr	r3, [pc, #104]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002baa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0ef      	beq.n	8002b96 <HAL_RCC_OscConfig+0x22e>
 8002bb6:	e01b      	b.n	8002bf0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bb8:	4b16      	ldr	r3, [pc, #88]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002bba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bbe:	4a15      	ldr	r2, [pc, #84]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002bc0:	f023 0301 	bic.w	r3, r3, #1
 8002bc4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc8:	f7ff f828 	bl	8001c1c <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bd0:	f7ff f824 	bl	8001c1c <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e1d4      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002be2:	4b0c      	ldr	r3, [pc, #48]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002be4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1ef      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f000 80ab 	beq.w	8002d54 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c02:	4b04      	ldr	r3, [pc, #16]	; (8002c14 <HAL_RCC_OscConfig+0x2ac>)
 8002c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d106      	bne.n	8002c1c <HAL_RCC_OscConfig+0x2b4>
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e005      	b.n	8002c1e <HAL_RCC_OscConfig+0x2b6>
 8002c12:	bf00      	nop
 8002c14:	40021000 	.word	0x40021000
 8002c18:	20000004 	.word	0x20000004
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00d      	beq.n	8002c3e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c22:	4baf      	ldr	r3, [pc, #700]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c26:	4aae      	ldr	r2, [pc, #696]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c2c:	6593      	str	r3, [r2, #88]	; 0x58
 8002c2e:	4bac      	ldr	r3, [pc, #688]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c3e:	4ba9      	ldr	r3, [pc, #676]	; (8002ee4 <HAL_RCC_OscConfig+0x57c>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d118      	bne.n	8002c7c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c4a:	4ba6      	ldr	r3, [pc, #664]	; (8002ee4 <HAL_RCC_OscConfig+0x57c>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4aa5      	ldr	r2, [pc, #660]	; (8002ee4 <HAL_RCC_OscConfig+0x57c>)
 8002c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c56:	f7fe ffe1 	bl	8001c1c <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c5e:	f7fe ffdd 	bl	8001c1c <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e18d      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c70:	4b9c      	ldr	r3, [pc, #624]	; (8002ee4 <HAL_RCC_OscConfig+0x57c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d108      	bne.n	8002c96 <HAL_RCC_OscConfig+0x32e>
 8002c84:	4b96      	ldr	r3, [pc, #600]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c8a:	4a95      	ldr	r2, [pc, #596]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002c8c:	f043 0301 	orr.w	r3, r3, #1
 8002c90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c94:	e024      	b.n	8002ce0 <HAL_RCC_OscConfig+0x378>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	2b05      	cmp	r3, #5
 8002c9c:	d110      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x358>
 8002c9e:	4b90      	ldr	r3, [pc, #576]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca4:	4a8e      	ldr	r2, [pc, #568]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002ca6:	f043 0304 	orr.w	r3, r3, #4
 8002caa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cae:	4b8c      	ldr	r3, [pc, #560]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cb4:	4a8a      	ldr	r2, [pc, #552]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002cb6:	f043 0301 	orr.w	r3, r3, #1
 8002cba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cbe:	e00f      	b.n	8002ce0 <HAL_RCC_OscConfig+0x378>
 8002cc0:	4b87      	ldr	r3, [pc, #540]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cc6:	4a86      	ldr	r2, [pc, #536]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002cc8:	f023 0301 	bic.w	r3, r3, #1
 8002ccc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cd0:	4b83      	ldr	r3, [pc, #524]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cd6:	4a82      	ldr	r2, [pc, #520]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002cd8:	f023 0304 	bic.w	r3, r3, #4
 8002cdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d016      	beq.n	8002d16 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce8:	f7fe ff98 	bl	8001c1c <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cee:	e00a      	b.n	8002d06 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cf0:	f7fe ff94 	bl	8001c1c <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e142      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d06:	4b76      	ldr	r3, [pc, #472]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d0ed      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x388>
 8002d14:	e015      	b.n	8002d42 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d16:	f7fe ff81 	bl	8001c1c <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d1c:	e00a      	b.n	8002d34 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d1e:	f7fe ff7d 	bl	8001c1c <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d901      	bls.n	8002d34 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e12b      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d34:	4b6a      	ldr	r3, [pc, #424]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1ed      	bne.n	8002d1e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d42:	7ffb      	ldrb	r3, [r7, #31]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d105      	bne.n	8002d54 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d48:	4b65      	ldr	r3, [pc, #404]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d4c:	4a64      	ldr	r2, [pc, #400]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002d4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d52:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0320 	and.w	r3, r3, #32
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d03c      	beq.n	8002dda <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d01c      	beq.n	8002da2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d68:	4b5d      	ldr	r3, [pc, #372]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002d6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d6e:	4a5c      	ldr	r2, [pc, #368]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002d70:	f043 0301 	orr.w	r3, r3, #1
 8002d74:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d78:	f7fe ff50 	bl	8001c1c <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d80:	f7fe ff4c 	bl	8001c1c <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e0fc      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d92:	4b53      	ldr	r3, [pc, #332]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002d94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d0ef      	beq.n	8002d80 <HAL_RCC_OscConfig+0x418>
 8002da0:	e01b      	b.n	8002dda <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002da2:	4b4f      	ldr	r3, [pc, #316]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002da4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002da8:	4a4d      	ldr	r2, [pc, #308]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002daa:	f023 0301 	bic.w	r3, r3, #1
 8002dae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db2:	f7fe ff33 	bl	8001c1c <HAL_GetTick>
 8002db6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002db8:	e008      	b.n	8002dcc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dba:	f7fe ff2f 	bl	8001c1c <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e0df      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002dcc:	4b44      	ldr	r3, [pc, #272]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002dce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d1ef      	bne.n	8002dba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	69db      	ldr	r3, [r3, #28]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f000 80d3 	beq.w	8002f8a <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002de4:	4b3e      	ldr	r3, [pc, #248]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f003 030c 	and.w	r3, r3, #12
 8002dec:	2b0c      	cmp	r3, #12
 8002dee:	f000 808d 	beq.w	8002f0c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	69db      	ldr	r3, [r3, #28]
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d15a      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dfa:	4b39      	ldr	r3, [pc, #228]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a38      	ldr	r2, [pc, #224]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002e00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e06:	f7fe ff09 	bl	8001c1c <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e0e:	f7fe ff05 	bl	8001c1c <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e0b5      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e20:	4b2f      	ldr	r3, [pc, #188]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1f0      	bne.n	8002e0e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e2c:	4b2c      	ldr	r3, [pc, #176]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	4b2d      	ldr	r3, [pc, #180]	; (8002ee8 <HAL_RCC_OscConfig+0x580>)
 8002e32:	4013      	ands	r3, r2
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	6a11      	ldr	r1, [r2, #32]
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e3c:	3a01      	subs	r2, #1
 8002e3e:	0112      	lsls	r2, r2, #4
 8002e40:	4311      	orrs	r1, r2
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002e46:	0212      	lsls	r2, r2, #8
 8002e48:	4311      	orrs	r1, r2
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e4e:	0852      	lsrs	r2, r2, #1
 8002e50:	3a01      	subs	r2, #1
 8002e52:	0552      	lsls	r2, r2, #21
 8002e54:	4311      	orrs	r1, r2
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e5a:	0852      	lsrs	r2, r2, #1
 8002e5c:	3a01      	subs	r2, #1
 8002e5e:	0652      	lsls	r2, r2, #25
 8002e60:	4311      	orrs	r1, r2
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e66:	06d2      	lsls	r2, r2, #27
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	491d      	ldr	r1, [pc, #116]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e70:	4b1b      	ldr	r3, [pc, #108]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a1a      	ldr	r2, [pc, #104]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002e76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e7a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e7c:	4b18      	ldr	r3, [pc, #96]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	4a17      	ldr	r2, [pc, #92]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002e82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e86:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e88:	f7fe fec8 	bl	8001c1c <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e90:	f7fe fec4 	bl	8001c1c <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e074      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea2:	4b0f      	ldr	r3, [pc, #60]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d0f0      	beq.n	8002e90 <HAL_RCC_OscConfig+0x528>
 8002eae:	e06c      	b.n	8002f8a <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb0:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a0a      	ldr	r2, [pc, #40]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002eb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002eba:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002ebc:	4b08      	ldr	r3, [pc, #32]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	4a07      	ldr	r2, [pc, #28]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002ec2:	f023 0303 	bic.w	r3, r3, #3
 8002ec6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	4a04      	ldr	r2, [pc, #16]	; (8002ee0 <HAL_RCC_OscConfig+0x578>)
 8002ece:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002ed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ed6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed8:	f7fe fea0 	bl	8001c1c <HAL_GetTick>
 8002edc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ede:	e00e      	b.n	8002efe <HAL_RCC_OscConfig+0x596>
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	40007000 	.word	0x40007000
 8002ee8:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eec:	f7fe fe96 	bl	8001c1c <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	1ad3      	subs	r3, r2, r3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e046      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002efe:	4b25      	ldr	r3, [pc, #148]	; (8002f94 <HAL_RCC_OscConfig+0x62c>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f0      	bne.n	8002eec <HAL_RCC_OscConfig+0x584>
 8002f0a:	e03e      	b.n	8002f8a <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	69db      	ldr	r3, [r3, #28]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d101      	bne.n	8002f18 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e039      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002f18:	4b1e      	ldr	r3, [pc, #120]	; (8002f94 <HAL_RCC_OscConfig+0x62c>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	f003 0203 	and.w	r2, r3, #3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d12c      	bne.n	8002f86 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	3b01      	subs	r3, #1
 8002f38:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d123      	bne.n	8002f86 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f48:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d11b      	bne.n	8002f86 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f58:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d113      	bne.n	8002f86 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f68:	085b      	lsrs	r3, r3, #1
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d109      	bne.n	8002f86 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f7c:	085b      	lsrs	r3, r3, #1
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d001      	beq.n	8002f8a <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e000      	b.n	8002f8c <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3720      	adds	r7, #32
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40021000 	.word	0x40021000

08002f98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b086      	sub	sp, #24
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d101      	bne.n	8002fb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e11e      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fb0:	4b91      	ldr	r3, [pc, #580]	; (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 030f 	and.w	r3, r3, #15
 8002fb8:	683a      	ldr	r2, [r7, #0]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d910      	bls.n	8002fe0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fbe:	4b8e      	ldr	r3, [pc, #568]	; (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f023 020f 	bic.w	r2, r3, #15
 8002fc6:	498c      	ldr	r1, [pc, #560]	; (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fce:	4b8a      	ldr	r3, [pc, #552]	; (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 030f 	and.w	r3, r3, #15
 8002fd6:	683a      	ldr	r2, [r7, #0]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d001      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e106      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d073      	beq.n	80030d4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b03      	cmp	r3, #3
 8002ff2:	d129      	bne.n	8003048 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff4:	4b81      	ldr	r3, [pc, #516]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e0f4      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003004:	f000 f99e 	bl	8003344 <RCC_GetSysClockFreqFromPLLSource>
 8003008:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	4a7c      	ldr	r2, [pc, #496]	; (8003200 <HAL_RCC_ClockConfig+0x268>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d93f      	bls.n	8003092 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003012:	4b7a      	ldr	r3, [pc, #488]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d009      	beq.n	8003032 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003026:	2b00      	cmp	r3, #0
 8003028:	d033      	beq.n	8003092 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800302e:	2b00      	cmp	r3, #0
 8003030:	d12f      	bne.n	8003092 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003032:	4b72      	ldr	r3, [pc, #456]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800303a:	4a70      	ldr	r2, [pc, #448]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 800303c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003040:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003042:	2380      	movs	r3, #128	; 0x80
 8003044:	617b      	str	r3, [r7, #20]
 8003046:	e024      	b.n	8003092 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	2b02      	cmp	r3, #2
 800304e:	d107      	bne.n	8003060 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003050:	4b6a      	ldr	r3, [pc, #424]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d109      	bne.n	8003070 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e0c6      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003060:	4b66      	ldr	r3, [pc, #408]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e0be      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003070:	f000 f8ce 	bl	8003210 <HAL_RCC_GetSysClockFreq>
 8003074:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	4a61      	ldr	r2, [pc, #388]	; (8003200 <HAL_RCC_ClockConfig+0x268>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d909      	bls.n	8003092 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800307e:	4b5f      	ldr	r3, [pc, #380]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003086:	4a5d      	ldr	r2, [pc, #372]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800308c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800308e:	2380      	movs	r3, #128	; 0x80
 8003090:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003092:	4b5a      	ldr	r3, [pc, #360]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f023 0203 	bic.w	r2, r3, #3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	4957      	ldr	r1, [pc, #348]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030a4:	f7fe fdba 	bl	8001c1c <HAL_GetTick>
 80030a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030aa:	e00a      	b.n	80030c2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ac:	f7fe fdb6 	bl	8001c1c <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e095      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c2:	4b4e      	ldr	r3, [pc, #312]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 020c 	and.w	r2, r3, #12
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d1eb      	bne.n	80030ac <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d023      	beq.n	8003128 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d005      	beq.n	80030f8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030ec:	4b43      	ldr	r3, [pc, #268]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	4a42      	ldr	r2, [pc, #264]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 80030f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80030f6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0308 	and.w	r3, r3, #8
 8003100:	2b00      	cmp	r3, #0
 8003102:	d007      	beq.n	8003114 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003104:	4b3d      	ldr	r3, [pc, #244]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800310c:	4a3b      	ldr	r2, [pc, #236]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 800310e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003112:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003114:	4b39      	ldr	r3, [pc, #228]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	4936      	ldr	r1, [pc, #216]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003122:	4313      	orrs	r3, r2
 8003124:	608b      	str	r3, [r1, #8]
 8003126:	e008      	b.n	800313a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	2b80      	cmp	r3, #128	; 0x80
 800312c:	d105      	bne.n	800313a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800312e:	4b33      	ldr	r3, [pc, #204]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	4a32      	ldr	r2, [pc, #200]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003134:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003138:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800313a:	4b2f      	ldr	r3, [pc, #188]	; (80031f8 <HAL_RCC_ClockConfig+0x260>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	429a      	cmp	r2, r3
 8003146:	d21d      	bcs.n	8003184 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003148:	4b2b      	ldr	r3, [pc, #172]	; (80031f8 <HAL_RCC_ClockConfig+0x260>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f023 020f 	bic.w	r2, r3, #15
 8003150:	4929      	ldr	r1, [pc, #164]	; (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	4313      	orrs	r3, r2
 8003156:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003158:	f7fe fd60 	bl	8001c1c <HAL_GetTick>
 800315c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800315e:	e00a      	b.n	8003176 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003160:	f7fe fd5c 	bl	8001c1c <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	f241 3288 	movw	r2, #5000	; 0x1388
 800316e:	4293      	cmp	r3, r2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e03b      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003176:	4b20      	ldr	r3, [pc, #128]	; (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 030f 	and.w	r3, r3, #15
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d1ed      	bne.n	8003160 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0304 	and.w	r3, r3, #4
 800318c:	2b00      	cmp	r3, #0
 800318e:	d008      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003190:	4b1a      	ldr	r3, [pc, #104]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	4917      	ldr	r1, [pc, #92]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0308 	and.w	r3, r3, #8
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d009      	beq.n	80031c2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ae:	4b13      	ldr	r3, [pc, #76]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	490f      	ldr	r1, [pc, #60]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031c2:	f000 f825 	bl	8003210 <HAL_RCC_GetSysClockFreq>
 80031c6:	4602      	mov	r2, r0
 80031c8:	4b0c      	ldr	r3, [pc, #48]	; (80031fc <HAL_RCC_ClockConfig+0x264>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	f003 030f 	and.w	r3, r3, #15
 80031d2:	490c      	ldr	r1, [pc, #48]	; (8003204 <HAL_RCC_ClockConfig+0x26c>)
 80031d4:	5ccb      	ldrb	r3, [r1, r3]
 80031d6:	f003 031f 	and.w	r3, r3, #31
 80031da:	fa22 f303 	lsr.w	r3, r2, r3
 80031de:	4a0a      	ldr	r2, [pc, #40]	; (8003208 <HAL_RCC_ClockConfig+0x270>)
 80031e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80031e2:	4b0a      	ldr	r3, [pc, #40]	; (800320c <HAL_RCC_ClockConfig+0x274>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7fe fccc 	bl	8001b84 <HAL_InitTick>
 80031ec:	4603      	mov	r3, r0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40022000 	.word	0x40022000
 80031fc:	40021000 	.word	0x40021000
 8003200:	04c4b400 	.word	0x04c4b400
 8003204:	08009084 	.word	0x08009084
 8003208:	20000000 	.word	0x20000000
 800320c:	20000004 	.word	0x20000004

08003210 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003210:	b480      	push	{r7}
 8003212:	b087      	sub	sp, #28
 8003214:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003216:	4b2c      	ldr	r3, [pc, #176]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 030c 	and.w	r3, r3, #12
 800321e:	2b04      	cmp	r3, #4
 8003220:	d102      	bne.n	8003228 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003222:	4b2a      	ldr	r3, [pc, #168]	; (80032cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	e047      	b.n	80032b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003228:	4b27      	ldr	r3, [pc, #156]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f003 030c 	and.w	r3, r3, #12
 8003230:	2b08      	cmp	r3, #8
 8003232:	d102      	bne.n	800323a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003234:	4b26      	ldr	r3, [pc, #152]	; (80032d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003236:	613b      	str	r3, [r7, #16]
 8003238:	e03e      	b.n	80032b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800323a:	4b23      	ldr	r3, [pc, #140]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 030c 	and.w	r3, r3, #12
 8003242:	2b0c      	cmp	r3, #12
 8003244:	d136      	bne.n	80032b4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003246:	4b20      	ldr	r3, [pc, #128]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	f003 0303 	and.w	r3, r3, #3
 800324e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003250:	4b1d      	ldr	r3, [pc, #116]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	091b      	lsrs	r3, r3, #4
 8003256:	f003 030f 	and.w	r3, r3, #15
 800325a:	3301      	adds	r3, #1
 800325c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2b03      	cmp	r3, #3
 8003262:	d10c      	bne.n	800327e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003264:	4a1a      	ldr	r2, [pc, #104]	; (80032d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	fbb2 f3f3 	udiv	r3, r2, r3
 800326c:	4a16      	ldr	r2, [pc, #88]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800326e:	68d2      	ldr	r2, [r2, #12]
 8003270:	0a12      	lsrs	r2, r2, #8
 8003272:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003276:	fb02 f303 	mul.w	r3, r2, r3
 800327a:	617b      	str	r3, [r7, #20]
      break;
 800327c:	e00c      	b.n	8003298 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800327e:	4a13      	ldr	r2, [pc, #76]	; (80032cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	fbb2 f3f3 	udiv	r3, r2, r3
 8003286:	4a10      	ldr	r2, [pc, #64]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003288:	68d2      	ldr	r2, [r2, #12]
 800328a:	0a12      	lsrs	r2, r2, #8
 800328c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003290:	fb02 f303 	mul.w	r3, r2, r3
 8003294:	617b      	str	r3, [r7, #20]
      break;
 8003296:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003298:	4b0b      	ldr	r3, [pc, #44]	; (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	0e5b      	lsrs	r3, r3, #25
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	3301      	adds	r3, #1
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b0:	613b      	str	r3, [r7, #16]
 80032b2:	e001      	b.n	80032b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80032b8:	693b      	ldr	r3, [r7, #16]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	371c      	adds	r7, #28
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	40021000 	.word	0x40021000
 80032cc:	00f42400 	.word	0x00f42400
 80032d0:	007a1200 	.word	0x007a1200

080032d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032d8:	4b03      	ldr	r3, [pc, #12]	; (80032e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80032da:	681b      	ldr	r3, [r3, #0]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	20000000 	.word	0x20000000

080032ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80032f0:	f7ff fff0 	bl	80032d4 <HAL_RCC_GetHCLKFreq>
 80032f4:	4602      	mov	r2, r0
 80032f6:	4b06      	ldr	r3, [pc, #24]	; (8003310 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	0a1b      	lsrs	r3, r3, #8
 80032fc:	f003 0307 	and.w	r3, r3, #7
 8003300:	4904      	ldr	r1, [pc, #16]	; (8003314 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003302:	5ccb      	ldrb	r3, [r1, r3]
 8003304:	f003 031f 	and.w	r3, r3, #31
 8003308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800330c:	4618      	mov	r0, r3
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40021000 	.word	0x40021000
 8003314:	08009094 	.word	0x08009094

08003318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800331c:	f7ff ffda 	bl	80032d4 <HAL_RCC_GetHCLKFreq>
 8003320:	4602      	mov	r2, r0
 8003322:	4b06      	ldr	r3, [pc, #24]	; (800333c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	0adb      	lsrs	r3, r3, #11
 8003328:	f003 0307 	and.w	r3, r3, #7
 800332c:	4904      	ldr	r1, [pc, #16]	; (8003340 <HAL_RCC_GetPCLK2Freq+0x28>)
 800332e:	5ccb      	ldrb	r3, [r1, r3]
 8003330:	f003 031f 	and.w	r3, r3, #31
 8003334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003338:	4618      	mov	r0, r3
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40021000 	.word	0x40021000
 8003340:	08009094 	.word	0x08009094

08003344 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800334a:	4b1e      	ldr	r3, [pc, #120]	; (80033c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	f003 0303 	and.w	r3, r3, #3
 8003352:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003354:	4b1b      	ldr	r3, [pc, #108]	; (80033c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	091b      	lsrs	r3, r3, #4
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	3301      	adds	r3, #1
 8003360:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	2b03      	cmp	r3, #3
 8003366:	d10c      	bne.n	8003382 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003368:	4a17      	ldr	r2, [pc, #92]	; (80033c8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003370:	4a14      	ldr	r2, [pc, #80]	; (80033c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003372:	68d2      	ldr	r2, [r2, #12]
 8003374:	0a12      	lsrs	r2, r2, #8
 8003376:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800337a:	fb02 f303 	mul.w	r3, r2, r3
 800337e:	617b      	str	r3, [r7, #20]
    break;
 8003380:	e00c      	b.n	800339c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003382:	4a12      	ldr	r2, [pc, #72]	; (80033cc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	fbb2 f3f3 	udiv	r3, r2, r3
 800338a:	4a0e      	ldr	r2, [pc, #56]	; (80033c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800338c:	68d2      	ldr	r2, [r2, #12]
 800338e:	0a12      	lsrs	r2, r2, #8
 8003390:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003394:	fb02 f303 	mul.w	r3, r2, r3
 8003398:	617b      	str	r3, [r7, #20]
    break;
 800339a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800339c:	4b09      	ldr	r3, [pc, #36]	; (80033c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	0e5b      	lsrs	r3, r3, #25
 80033a2:	f003 0303 	and.w	r3, r3, #3
 80033a6:	3301      	adds	r3, #1
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80033ac:	697a      	ldr	r2, [r7, #20]
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80033b6:	687b      	ldr	r3, [r7, #4]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	371c      	adds	r7, #28
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	40021000 	.word	0x40021000
 80033c8:	007a1200 	.word	0x007a1200
 80033cc:	00f42400 	.word	0x00f42400

080033d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033d8:	2300      	movs	r3, #0
 80033da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033dc:	2300      	movs	r3, #0
 80033de:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 8098 	beq.w	800351e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ee:	2300      	movs	r3, #0
 80033f0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033f2:	4b43      	ldr	r3, [pc, #268]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10d      	bne.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033fe:	4b40      	ldr	r3, [pc, #256]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003402:	4a3f      	ldr	r2, [pc, #252]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003408:	6593      	str	r3, [r2, #88]	; 0x58
 800340a:	4b3d      	ldr	r3, [pc, #244]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800340c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800340e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003412:	60bb      	str	r3, [r7, #8]
 8003414:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003416:	2301      	movs	r3, #1
 8003418:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800341a:	4b3a      	ldr	r3, [pc, #232]	; (8003504 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a39      	ldr	r2, [pc, #228]	; (8003504 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003420:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003424:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003426:	f7fe fbf9 	bl	8001c1c <HAL_GetTick>
 800342a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800342c:	e009      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800342e:	f7fe fbf5 	bl	8001c1c <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	2b02      	cmp	r3, #2
 800343a:	d902      	bls.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	74fb      	strb	r3, [r7, #19]
        break;
 8003440:	e005      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003442:	4b30      	ldr	r3, [pc, #192]	; (8003504 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0ef      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800344e:	7cfb      	ldrb	r3, [r7, #19]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d159      	bne.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003454:	4b2a      	ldr	r3, [pc, #168]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800345a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800345e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d01e      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346a:	697a      	ldr	r2, [r7, #20]
 800346c:	429a      	cmp	r2, r3
 800346e:	d019      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003470:	4b23      	ldr	r3, [pc, #140]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003476:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800347a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800347c:	4b20      	ldr	r3, [pc, #128]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800347e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003482:	4a1f      	ldr	r2, [pc, #124]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003488:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800348c:	4b1c      	ldr	r3, [pc, #112]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800348e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003492:	4a1b      	ldr	r2, [pc, #108]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003494:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003498:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800349c:	4a18      	ldr	r2, [pc, #96]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d016      	beq.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ae:	f7fe fbb5 	bl	8001c1c <HAL_GetTick>
 80034b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034b4:	e00b      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034b6:	f7fe fbb1 	bl	8001c1c <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d902      	bls.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	74fb      	strb	r3, [r7, #19]
            break;
 80034cc:	e006      	b.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034ce:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034d4:	f003 0302 	and.w	r3, r3, #2
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d0ec      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80034dc:	7cfb      	ldrb	r3, [r7, #19]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d10b      	bne.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034e2:	4b07      	ldr	r3, [pc, #28]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f0:	4903      	ldr	r1, [pc, #12]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80034f8:	e008      	b.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034fa:	7cfb      	ldrb	r3, [r7, #19]
 80034fc:	74bb      	strb	r3, [r7, #18]
 80034fe:	e005      	b.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003500:	40021000 	.word	0x40021000
 8003504:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003508:	7cfb      	ldrb	r3, [r7, #19]
 800350a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800350c:	7c7b      	ldrb	r3, [r7, #17]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d105      	bne.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003512:	4ba6      	ldr	r3, [pc, #664]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003516:	4aa5      	ldr	r2, [pc, #660]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003518:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800351c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800352a:	4ba0      	ldr	r3, [pc, #640]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003530:	f023 0203 	bic.w	r2, r3, #3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	499c      	ldr	r1, [pc, #624]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800354c:	4b97      	ldr	r3, [pc, #604]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800354e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003552:	f023 020c 	bic.w	r2, r3, #12
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	4994      	ldr	r1, [pc, #592]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0304 	and.w	r3, r3, #4
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800356e:	4b8f      	ldr	r3, [pc, #572]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003574:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	498b      	ldr	r1, [pc, #556]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800357e:	4313      	orrs	r3, r2
 8003580:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0308 	and.w	r3, r3, #8
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003590:	4b86      	ldr	r3, [pc, #536]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003596:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	4983      	ldr	r1, [pc, #524]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0320 	and.w	r3, r3, #32
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035b2:	4b7e      	ldr	r3, [pc, #504]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	497a      	ldr	r1, [pc, #488]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00a      	beq.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035d4:	4b75      	ldr	r3, [pc, #468]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035da:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	4972      	ldr	r1, [pc, #456]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00a      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035f6:	4b6d      	ldr	r3, [pc, #436]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035fc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	69db      	ldr	r3, [r3, #28]
 8003604:	4969      	ldr	r1, [pc, #420]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003606:	4313      	orrs	r3, r2
 8003608:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00a      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003618:	4b64      	ldr	r3, [pc, #400]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800361a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800361e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	4961      	ldr	r1, [pc, #388]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003628:	4313      	orrs	r3, r2
 800362a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800363a:	4b5c      	ldr	r3, [pc, #368]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800363c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003640:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	4958      	ldr	r1, [pc, #352]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003658:	2b00      	cmp	r3, #0
 800365a:	d015      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800365c:	4b53      	ldr	r3, [pc, #332]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800365e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003662:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366a:	4950      	ldr	r1, [pc, #320]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003676:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800367a:	d105      	bne.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800367c:	4b4b      	ldr	r3, [pc, #300]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	4a4a      	ldr	r2, [pc, #296]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003682:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003686:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003690:	2b00      	cmp	r3, #0
 8003692:	d015      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003694:	4b45      	ldr	r3, [pc, #276]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800369a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a2:	4942      	ldr	r1, [pc, #264]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036a4:	4313      	orrs	r3, r2
 80036a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036b2:	d105      	bne.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036b4:	4b3d      	ldr	r3, [pc, #244]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	4a3c      	ldr	r2, [pc, #240]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036be:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d015      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80036cc:	4b37      	ldr	r3, [pc, #220]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036d2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036da:	4934      	ldr	r1, [pc, #208]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036dc:	4313      	orrs	r3, r2
 80036de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036ea:	d105      	bne.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036ec:	4b2f      	ldr	r3, [pc, #188]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	4a2e      	ldr	r2, [pc, #184]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036f6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d015      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003704:	4b29      	ldr	r3, [pc, #164]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003712:	4926      	ldr	r1, [pc, #152]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003714:	4313      	orrs	r3, r2
 8003716:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800371e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003722:	d105      	bne.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003724:	4b21      	ldr	r3, [pc, #132]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	4a20      	ldr	r2, [pc, #128]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800372a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800372e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d015      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800373c:	4b1b      	ldr	r3, [pc, #108]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800373e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003742:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374a:	4918      	ldr	r1, [pc, #96]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800374c:	4313      	orrs	r3, r2
 800374e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003756:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800375a:	d105      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800375c:	4b13      	ldr	r3, [pc, #76]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	4a12      	ldr	r2, [pc, #72]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003762:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003766:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d015      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003774:	4b0d      	ldr	r3, [pc, #52]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800377a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003782:	490a      	ldr	r1, [pc, #40]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003784:	4313      	orrs	r3, r2
 8003786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800378e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003792:	d105      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003794:	4b05      	ldr	r3, [pc, #20]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	4a04      	ldr	r2, [pc, #16]	; (80037ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800379a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800379e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80037a0:	7cbb      	ldrb	r3, [r7, #18]
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3718      	adds	r7, #24
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40021000 	.word	0x40021000

080037b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e049      	b.n	8003856 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d106      	bne.n	80037dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f7fe f808 	bl	80017ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2202      	movs	r2, #2
 80037e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3304      	adds	r3, #4
 80037ec:	4619      	mov	r1, r3
 80037ee:	4610      	mov	r0, r2
 80037f0:	f000 fc4e 	bl	8004090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800385e:	b580      	push	{r7, lr}
 8003860:	b082      	sub	sp, #8
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d101      	bne.n	8003870 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e049      	b.n	8003904 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	d106      	bne.n	800388a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 f841 	bl	800390c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2202      	movs	r2, #2
 800388e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	3304      	adds	r3, #4
 800389a:	4619      	mov	r1, r3
 800389c:	4610      	mov	r0, r2
 800389e:	f000 fbf7 	bl	8004090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2201      	movs	r2, #1
 80038b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2201      	movs	r2, #1
 80038be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2201      	movs	r2, #1
 80038de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2201      	movs	r2, #1
 80038ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b02      	cmp	r3, #2
 8003934:	d122      	bne.n	800397c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b02      	cmp	r3, #2
 8003942:	d11b      	bne.n	800397c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f06f 0202 	mvn.w	r2, #2
 800394c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2201      	movs	r2, #1
 8003952:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	f003 0303 	and.w	r3, r3, #3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d003      	beq.n	800396a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f000 fb76 	bl	8004054 <HAL_TIM_IC_CaptureCallback>
 8003968:	e005      	b.n	8003976 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 fb68 	bl	8004040 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f000 fb79 	bl	8004068 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	f003 0304 	and.w	r3, r3, #4
 8003986:	2b04      	cmp	r3, #4
 8003988:	d122      	bne.n	80039d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	f003 0304 	and.w	r3, r3, #4
 8003994:	2b04      	cmp	r3, #4
 8003996:	d11b      	bne.n	80039d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f06f 0204 	mvn.w	r2, #4
 80039a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2202      	movs	r2, #2
 80039a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 fb4c 	bl	8004054 <HAL_TIM_IC_CaptureCallback>
 80039bc:	e005      	b.n	80039ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 fb3e 	bl	8004040 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 fb4f 	bl	8004068 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	f003 0308 	and.w	r3, r3, #8
 80039da:	2b08      	cmp	r3, #8
 80039dc:	d122      	bne.n	8003a24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	f003 0308 	and.w	r3, r3, #8
 80039e8:	2b08      	cmp	r3, #8
 80039ea:	d11b      	bne.n	8003a24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f06f 0208 	mvn.w	r2, #8
 80039f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2204      	movs	r2, #4
 80039fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	f003 0303 	and.w	r3, r3, #3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 fb22 	bl	8004054 <HAL_TIM_IC_CaptureCallback>
 8003a10:	e005      	b.n	8003a1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 fb14 	bl	8004040 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 fb25 	bl	8004068 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	f003 0310 	and.w	r3, r3, #16
 8003a2e:	2b10      	cmp	r3, #16
 8003a30:	d122      	bne.n	8003a78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	f003 0310 	and.w	r3, r3, #16
 8003a3c:	2b10      	cmp	r3, #16
 8003a3e:	d11b      	bne.n	8003a78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f06f 0210 	mvn.w	r2, #16
 8003a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2208      	movs	r2, #8
 8003a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 faf8 	bl	8004054 <HAL_TIM_IC_CaptureCallback>
 8003a64:	e005      	b.n	8003a72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f000 faea 	bl	8004040 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 fafb 	bl	8004068 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d10e      	bne.n	8003aa4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d107      	bne.n	8003aa4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f06f 0201 	mvn.w	r2, #1
 8003a9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 fac4 	bl	800402c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aae:	2b80      	cmp	r3, #128	; 0x80
 8003ab0:	d10e      	bne.n	8003ad0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003abc:	2b80      	cmp	r3, #128	; 0x80
 8003abe:	d107      	bne.n	8003ad0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f001 f82e 	bl	8004b2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ada:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ade:	d10e      	bne.n	8003afe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aea:	2b80      	cmp	r3, #128	; 0x80
 8003aec:	d107      	bne.n	8003afe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f001 f821 	bl	8004b40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b08:	2b40      	cmp	r3, #64	; 0x40
 8003b0a:	d10e      	bne.n	8003b2a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b16:	2b40      	cmp	r3, #64	; 0x40
 8003b18:	d107      	bne.n	8003b2a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f000 faa9 	bl	800407c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	691b      	ldr	r3, [r3, #16]
 8003b30:	f003 0320 	and.w	r3, r3, #32
 8003b34:	2b20      	cmp	r3, #32
 8003b36:	d10e      	bne.n	8003b56 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f003 0320 	and.w	r3, r3, #32
 8003b42:	2b20      	cmp	r3, #32
 8003b44:	d107      	bne.n	8003b56 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f06f 0220 	mvn.w	r2, #32
 8003b4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 ffe1 	bl	8004b18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b64:	d10f      	bne.n	8003b86 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b74:	d107      	bne.n	8003b86 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8003b7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 ffe7 	bl	8004b54 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b94:	d10f      	bne.n	8003bb6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ba0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003ba4:	d107      	bne.n	8003bb6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8003bae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 ffd9 	bl	8004b68 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bc0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bc4:	d10f      	bne.n	8003be6 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bd0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bd4:	d107      	bne.n	8003be6 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8003bde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 ffcb 	bl	8004b7c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	691b      	ldr	r3, [r3, #16]
 8003bec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003bf0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003bf4:	d10f      	bne.n	8003c16 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c00:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003c04:	d107      	bne.n	8003c16 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8003c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 ffbd 	bl	8004b90 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c16:	bf00      	nop
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
	...

08003c20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d101      	bne.n	8003c3a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003c36:	2302      	movs	r3, #2
 8003c38:	e0fd      	b.n	8003e36 <HAL_TIM_PWM_ConfigChannel+0x216>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b14      	cmp	r3, #20
 8003c46:	f200 80f0 	bhi.w	8003e2a <HAL_TIM_PWM_ConfigChannel+0x20a>
 8003c4a:	a201      	add	r2, pc, #4	; (adr r2, 8003c50 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c50:	08003ca5 	.word	0x08003ca5
 8003c54:	08003e2b 	.word	0x08003e2b
 8003c58:	08003e2b 	.word	0x08003e2b
 8003c5c:	08003e2b 	.word	0x08003e2b
 8003c60:	08003ce5 	.word	0x08003ce5
 8003c64:	08003e2b 	.word	0x08003e2b
 8003c68:	08003e2b 	.word	0x08003e2b
 8003c6c:	08003e2b 	.word	0x08003e2b
 8003c70:	08003d27 	.word	0x08003d27
 8003c74:	08003e2b 	.word	0x08003e2b
 8003c78:	08003e2b 	.word	0x08003e2b
 8003c7c:	08003e2b 	.word	0x08003e2b
 8003c80:	08003d67 	.word	0x08003d67
 8003c84:	08003e2b 	.word	0x08003e2b
 8003c88:	08003e2b 	.word	0x08003e2b
 8003c8c:	08003e2b 	.word	0x08003e2b
 8003c90:	08003da9 	.word	0x08003da9
 8003c94:	08003e2b 	.word	0x08003e2b
 8003c98:	08003e2b 	.word	0x08003e2b
 8003c9c:	08003e2b 	.word	0x08003e2b
 8003ca0:	08003de9 	.word	0x08003de9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68b9      	ldr	r1, [r7, #8]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 fa80 	bl	80041b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	699a      	ldr	r2, [r3, #24]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f042 0208 	orr.w	r2, r2, #8
 8003cbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	699a      	ldr	r2, [r3, #24]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f022 0204 	bic.w	r2, r2, #4
 8003cce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6999      	ldr	r1, [r3, #24]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	691a      	ldr	r2, [r3, #16]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	619a      	str	r2, [r3, #24]
      break;
 8003ce2:	e0a3      	b.n	8003e2c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68b9      	ldr	r1, [r7, #8]
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 faf0 	bl	80042d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	699a      	ldr	r2, [r3, #24]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	699a      	ldr	r2, [r3, #24]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	6999      	ldr	r1, [r3, #24]
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	021a      	lsls	r2, r3, #8
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	430a      	orrs	r2, r1
 8003d22:	619a      	str	r2, [r3, #24]
      break;
 8003d24:	e082      	b.n	8003e2c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68b9      	ldr	r1, [r7, #8]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fb59 	bl	80043e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	69da      	ldr	r2, [r3, #28]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f042 0208 	orr.w	r2, r2, #8
 8003d40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	69da      	ldr	r2, [r3, #28]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f022 0204 	bic.w	r2, r2, #4
 8003d50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	69d9      	ldr	r1, [r3, #28]
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	691a      	ldr	r2, [r3, #16]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	430a      	orrs	r2, r1
 8003d62:	61da      	str	r2, [r3, #28]
      break;
 8003d64:	e062      	b.n	8003e2c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68b9      	ldr	r1, [r7, #8]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f000 fbc1 	bl	80044f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	69da      	ldr	r2, [r3, #28]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	69da      	ldr	r2, [r3, #28]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	69d9      	ldr	r1, [r3, #28]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	021a      	lsls	r2, r3, #8
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	61da      	str	r2, [r3, #28]
      break;
 8003da6:	e041      	b.n	8003e2c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68b9      	ldr	r1, [r7, #8]
 8003dae:	4618      	mov	r0, r3
 8003db0:	f000 fc2a 	bl	8004608 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0208 	orr.w	r2, r2, #8
 8003dc2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 0204 	bic.w	r2, r2, #4
 8003dd2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	691a      	ldr	r2, [r3, #16]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8003de6:	e021      	b.n	8003e2c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68b9      	ldr	r1, [r7, #8]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 fc6e 	bl	80046d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e02:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e12:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	021a      	lsls	r2, r3, #8
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8003e28:	e000      	b.n	8003e2c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8003e2a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop

08003e40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d101      	bne.n	8003e58 <HAL_TIM_ConfigClockSource+0x18>
 8003e54:	2302      	movs	r3, #2
 8003e56:	e0dd      	b.n	8004014 <HAL_TIM_ConfigClockSource+0x1d4>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8003e76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e7a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e82:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68fa      	ldr	r2, [r7, #12]
 8003e8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a62      	ldr	r2, [pc, #392]	; (800401c <HAL_TIM_ConfigClockSource+0x1dc>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	f000 80a9 	beq.w	8003fea <HAL_TIM_ConfigClockSource+0x1aa>
 8003e98:	4a60      	ldr	r2, [pc, #384]	; (800401c <HAL_TIM_ConfigClockSource+0x1dc>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	f200 80ae 	bhi.w	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003ea0:	4a5f      	ldr	r2, [pc, #380]	; (8004020 <HAL_TIM_ConfigClockSource+0x1e0>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	f000 80a1 	beq.w	8003fea <HAL_TIM_ConfigClockSource+0x1aa>
 8003ea8:	4a5d      	ldr	r2, [pc, #372]	; (8004020 <HAL_TIM_ConfigClockSource+0x1e0>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	f200 80a6 	bhi.w	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003eb0:	4a5c      	ldr	r2, [pc, #368]	; (8004024 <HAL_TIM_ConfigClockSource+0x1e4>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	f000 8099 	beq.w	8003fea <HAL_TIM_ConfigClockSource+0x1aa>
 8003eb8:	4a5a      	ldr	r2, [pc, #360]	; (8004024 <HAL_TIM_ConfigClockSource+0x1e4>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	f200 809e 	bhi.w	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003ec0:	4a59      	ldr	r2, [pc, #356]	; (8004028 <HAL_TIM_ConfigClockSource+0x1e8>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	f000 8091 	beq.w	8003fea <HAL_TIM_ConfigClockSource+0x1aa>
 8003ec8:	4a57      	ldr	r2, [pc, #348]	; (8004028 <HAL_TIM_ConfigClockSource+0x1e8>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	f200 8096 	bhi.w	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003ed0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003ed4:	f000 8089 	beq.w	8003fea <HAL_TIM_ConfigClockSource+0x1aa>
 8003ed8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003edc:	f200 808e 	bhi.w	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003ee0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ee4:	d03e      	beq.n	8003f64 <HAL_TIM_ConfigClockSource+0x124>
 8003ee6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003eea:	f200 8087 	bhi.w	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003eee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ef2:	f000 8085 	beq.w	8004000 <HAL_TIM_ConfigClockSource+0x1c0>
 8003ef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003efa:	d87f      	bhi.n	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003efc:	2b70      	cmp	r3, #112	; 0x70
 8003efe:	d01a      	beq.n	8003f36 <HAL_TIM_ConfigClockSource+0xf6>
 8003f00:	2b70      	cmp	r3, #112	; 0x70
 8003f02:	d87b      	bhi.n	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003f04:	2b60      	cmp	r3, #96	; 0x60
 8003f06:	d050      	beq.n	8003faa <HAL_TIM_ConfigClockSource+0x16a>
 8003f08:	2b60      	cmp	r3, #96	; 0x60
 8003f0a:	d877      	bhi.n	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003f0c:	2b50      	cmp	r3, #80	; 0x50
 8003f0e:	d03c      	beq.n	8003f8a <HAL_TIM_ConfigClockSource+0x14a>
 8003f10:	2b50      	cmp	r3, #80	; 0x50
 8003f12:	d873      	bhi.n	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003f14:	2b40      	cmp	r3, #64	; 0x40
 8003f16:	d058      	beq.n	8003fca <HAL_TIM_ConfigClockSource+0x18a>
 8003f18:	2b40      	cmp	r3, #64	; 0x40
 8003f1a:	d86f      	bhi.n	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003f1c:	2b30      	cmp	r3, #48	; 0x30
 8003f1e:	d064      	beq.n	8003fea <HAL_TIM_ConfigClockSource+0x1aa>
 8003f20:	2b30      	cmp	r3, #48	; 0x30
 8003f22:	d86b      	bhi.n	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003f24:	2b20      	cmp	r3, #32
 8003f26:	d060      	beq.n	8003fea <HAL_TIM_ConfigClockSource+0x1aa>
 8003f28:	2b20      	cmp	r3, #32
 8003f2a:	d867      	bhi.n	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d05c      	beq.n	8003fea <HAL_TIM_ConfigClockSource+0x1aa>
 8003f30:	2b10      	cmp	r3, #16
 8003f32:	d05a      	beq.n	8003fea <HAL_TIM_ConfigClockSource+0x1aa>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003f34:	e062      	b.n	8003ffc <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6818      	ldr	r0, [r3, #0]
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	6899      	ldr	r1, [r3, #8]
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685a      	ldr	r2, [r3, #4]
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	f000 fca5 	bl	8004894 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f58:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	609a      	str	r2, [r3, #8]
      break;
 8003f62:	e04e      	b.n	8004002 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_ETR_SetConfig(htim->Instance,
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6818      	ldr	r0, [r3, #0]
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	6899      	ldr	r1, [r3, #8]
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	f000 fc8e 	bl	8004894 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689a      	ldr	r2, [r3, #8]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f86:	609a      	str	r2, [r3, #8]
      break;
 8003f88:	e03b      	b.n	8004002 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6818      	ldr	r0, [r3, #0]
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	6859      	ldr	r1, [r3, #4]
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	461a      	mov	r2, r3
 8003f98:	f000 fc00 	bl	800479c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2150      	movs	r1, #80	; 0x50
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 fc59 	bl	800485a <TIM_ITRx_SetConfig>
      break;
 8003fa8:	e02b      	b.n	8004002 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6818      	ldr	r0, [r3, #0]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	6859      	ldr	r1, [r3, #4]
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	f000 fc1f 	bl	80047fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2160      	movs	r1, #96	; 0x60
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f000 fc49 	bl	800485a <TIM_ITRx_SetConfig>
      break;
 8003fc8:	e01b      	b.n	8004002 <HAL_TIM_ConfigClockSource+0x1c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6818      	ldr	r0, [r3, #0]
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	6859      	ldr	r1, [r3, #4]
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	f000 fbe0 	bl	800479c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2140      	movs	r1, #64	; 0x40
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f000 fc39 	bl	800485a <TIM_ITRx_SetConfig>
      break;
 8003fe8:	e00b      	b.n	8004002 <HAL_TIM_ConfigClockSource+0x1c2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	4610      	mov	r0, r2
 8003ff6:	f000 fc30 	bl	800485a <TIM_ITRx_SetConfig>
        break;
 8003ffa:	e002      	b.n	8004002 <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 8003ffc:	bf00      	nop
 8003ffe:	e000      	b.n	8004002 <HAL_TIM_ConfigClockSource+0x1c2>
      break;
 8004000:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3710      	adds	r7, #16
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	00100070 	.word	0x00100070
 8004020:	00100040 	.word	0x00100040
 8004024:	00100030 	.word	0x00100030
 8004028:	00100020 	.word	0x00100020

0800402c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004048:	bf00      	nop
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004090:	b480      	push	{r7}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a3c      	ldr	r2, [pc, #240]	; (8004194 <TIM_Base_SetConfig+0x104>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d00f      	beq.n	80040c8 <TIM_Base_SetConfig+0x38>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ae:	d00b      	beq.n	80040c8 <TIM_Base_SetConfig+0x38>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a39      	ldr	r2, [pc, #228]	; (8004198 <TIM_Base_SetConfig+0x108>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d007      	beq.n	80040c8 <TIM_Base_SetConfig+0x38>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a38      	ldr	r2, [pc, #224]	; (800419c <TIM_Base_SetConfig+0x10c>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d003      	beq.n	80040c8 <TIM_Base_SetConfig+0x38>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a37      	ldr	r2, [pc, #220]	; (80041a0 <TIM_Base_SetConfig+0x110>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d108      	bne.n	80040da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	68fa      	ldr	r2, [r7, #12]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a2d      	ldr	r2, [pc, #180]	; (8004194 <TIM_Base_SetConfig+0x104>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d01b      	beq.n	800411a <TIM_Base_SetConfig+0x8a>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040e8:	d017      	beq.n	800411a <TIM_Base_SetConfig+0x8a>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a2a      	ldr	r2, [pc, #168]	; (8004198 <TIM_Base_SetConfig+0x108>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d013      	beq.n	800411a <TIM_Base_SetConfig+0x8a>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a29      	ldr	r2, [pc, #164]	; (800419c <TIM_Base_SetConfig+0x10c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00f      	beq.n	800411a <TIM_Base_SetConfig+0x8a>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a28      	ldr	r2, [pc, #160]	; (80041a0 <TIM_Base_SetConfig+0x110>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d00b      	beq.n	800411a <TIM_Base_SetConfig+0x8a>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a27      	ldr	r2, [pc, #156]	; (80041a4 <TIM_Base_SetConfig+0x114>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d007      	beq.n	800411a <TIM_Base_SetConfig+0x8a>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a26      	ldr	r2, [pc, #152]	; (80041a8 <TIM_Base_SetConfig+0x118>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d003      	beq.n	800411a <TIM_Base_SetConfig+0x8a>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a25      	ldr	r2, [pc, #148]	; (80041ac <TIM_Base_SetConfig+0x11c>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d108      	bne.n	800412c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004120:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	4313      	orrs	r3, r2
 800412a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	4313      	orrs	r3, r2
 8004138:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	689a      	ldr	r2, [r3, #8]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a10      	ldr	r2, [pc, #64]	; (8004194 <TIM_Base_SetConfig+0x104>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d00f      	beq.n	8004178 <TIM_Base_SetConfig+0xe8>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a11      	ldr	r2, [pc, #68]	; (80041a0 <TIM_Base_SetConfig+0x110>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d00b      	beq.n	8004178 <TIM_Base_SetConfig+0xe8>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a10      	ldr	r2, [pc, #64]	; (80041a4 <TIM_Base_SetConfig+0x114>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d007      	beq.n	8004178 <TIM_Base_SetConfig+0xe8>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a0f      	ldr	r2, [pc, #60]	; (80041a8 <TIM_Base_SetConfig+0x118>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d003      	beq.n	8004178 <TIM_Base_SetConfig+0xe8>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a0e      	ldr	r2, [pc, #56]	; (80041ac <TIM_Base_SetConfig+0x11c>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d103      	bne.n	8004180 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	691a      	ldr	r2, [r3, #16]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	615a      	str	r2, [r3, #20]
}
 8004186:	bf00      	nop
 8004188:	3714      	adds	r7, #20
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	40012c00 	.word	0x40012c00
 8004198:	40000400 	.word	0x40000400
 800419c:	40000800 	.word	0x40000800
 80041a0:	40013400 	.word	0x40013400
 80041a4:	40014000 	.word	0x40014000
 80041a8:	40014400 	.word	0x40014400
 80041ac:	40014800 	.word	0x40014800

080041b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b087      	sub	sp, #28
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a1b      	ldr	r3, [r3, #32]
 80041be:	f023 0201 	bic.w	r2, r3, #1
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a1b      	ldr	r3, [r3, #32]
 80041ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f023 0303 	bic.w	r3, r3, #3
 80041ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	f023 0302 	bic.w	r3, r3, #2
 80041fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	4313      	orrs	r3, r2
 8004206:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a2c      	ldr	r2, [pc, #176]	; (80042bc <TIM_OC1_SetConfig+0x10c>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d00f      	beq.n	8004230 <TIM_OC1_SetConfig+0x80>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a2b      	ldr	r2, [pc, #172]	; (80042c0 <TIM_OC1_SetConfig+0x110>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d00b      	beq.n	8004230 <TIM_OC1_SetConfig+0x80>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a2a      	ldr	r2, [pc, #168]	; (80042c4 <TIM_OC1_SetConfig+0x114>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d007      	beq.n	8004230 <TIM_OC1_SetConfig+0x80>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a29      	ldr	r2, [pc, #164]	; (80042c8 <TIM_OC1_SetConfig+0x118>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d003      	beq.n	8004230 <TIM_OC1_SetConfig+0x80>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a28      	ldr	r2, [pc, #160]	; (80042cc <TIM_OC1_SetConfig+0x11c>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d10c      	bne.n	800424a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	f023 0308 	bic.w	r3, r3, #8
 8004236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	697a      	ldr	r2, [r7, #20]
 800423e:	4313      	orrs	r3, r2
 8004240:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	f023 0304 	bic.w	r3, r3, #4
 8004248:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a1b      	ldr	r2, [pc, #108]	; (80042bc <TIM_OC1_SetConfig+0x10c>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d00f      	beq.n	8004272 <TIM_OC1_SetConfig+0xc2>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a1a      	ldr	r2, [pc, #104]	; (80042c0 <TIM_OC1_SetConfig+0x110>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d00b      	beq.n	8004272 <TIM_OC1_SetConfig+0xc2>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a19      	ldr	r2, [pc, #100]	; (80042c4 <TIM_OC1_SetConfig+0x114>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d007      	beq.n	8004272 <TIM_OC1_SetConfig+0xc2>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a18      	ldr	r2, [pc, #96]	; (80042c8 <TIM_OC1_SetConfig+0x118>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d003      	beq.n	8004272 <TIM_OC1_SetConfig+0xc2>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a17      	ldr	r2, [pc, #92]	; (80042cc <TIM_OC1_SetConfig+0x11c>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d111      	bne.n	8004296 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004278:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004280:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	695b      	ldr	r3, [r3, #20]
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	4313      	orrs	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	699b      	ldr	r3, [r3, #24]
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	4313      	orrs	r3, r2
 8004294:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	685a      	ldr	r2, [r3, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	697a      	ldr	r2, [r7, #20]
 80042ae:	621a      	str	r2, [r3, #32]
}
 80042b0:	bf00      	nop
 80042b2:	371c      	adds	r7, #28
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	40012c00 	.word	0x40012c00
 80042c0:	40013400 	.word	0x40013400
 80042c4:	40014000 	.word	0x40014000
 80042c8:	40014400 	.word	0x40014400
 80042cc:	40014800 	.word	0x40014800

080042d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b087      	sub	sp, #28
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	f023 0210 	bic.w	r2, r3, #16
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800430a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	021b      	lsls	r3, r3, #8
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	4313      	orrs	r3, r2
 8004316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f023 0320 	bic.w	r3, r3, #32
 800431e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	011b      	lsls	r3, r3, #4
 8004326:	697a      	ldr	r2, [r7, #20]
 8004328:	4313      	orrs	r3, r2
 800432a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a28      	ldr	r2, [pc, #160]	; (80043d0 <TIM_OC2_SetConfig+0x100>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d003      	beq.n	800433c <TIM_OC2_SetConfig+0x6c>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a27      	ldr	r2, [pc, #156]	; (80043d4 <TIM_OC2_SetConfig+0x104>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d10d      	bne.n	8004358 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004342:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	4313      	orrs	r3, r2
 800434e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004356:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a1d      	ldr	r2, [pc, #116]	; (80043d0 <TIM_OC2_SetConfig+0x100>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d00f      	beq.n	8004380 <TIM_OC2_SetConfig+0xb0>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a1c      	ldr	r2, [pc, #112]	; (80043d4 <TIM_OC2_SetConfig+0x104>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d00b      	beq.n	8004380 <TIM_OC2_SetConfig+0xb0>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a1b      	ldr	r2, [pc, #108]	; (80043d8 <TIM_OC2_SetConfig+0x108>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d007      	beq.n	8004380 <TIM_OC2_SetConfig+0xb0>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a1a      	ldr	r2, [pc, #104]	; (80043dc <TIM_OC2_SetConfig+0x10c>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d003      	beq.n	8004380 <TIM_OC2_SetConfig+0xb0>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a19      	ldr	r2, [pc, #100]	; (80043e0 <TIM_OC2_SetConfig+0x110>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d113      	bne.n	80043a8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004386:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800438e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	4313      	orrs	r3, r2
 800439a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68fa      	ldr	r2, [r7, #12]
 80043b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	621a      	str	r2, [r3, #32]
}
 80043c2:	bf00      	nop
 80043c4:	371c      	adds	r7, #28
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	40012c00 	.word	0x40012c00
 80043d4:	40013400 	.word	0x40013400
 80043d8:	40014000 	.word	0x40014000
 80043dc:	40014400 	.word	0x40014400
 80043e0:	40014800 	.word	0x40014800

080043e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b087      	sub	sp, #28
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a1b      	ldr	r3, [r3, #32]
 80043fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	69db      	ldr	r3, [r3, #28]
 800440a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004416:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 0303 	bic.w	r3, r3, #3
 800441e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	4313      	orrs	r3, r2
 8004428:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004430:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	021b      	lsls	r3, r3, #8
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	4313      	orrs	r3, r2
 800443c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a27      	ldr	r2, [pc, #156]	; (80044e0 <TIM_OC3_SetConfig+0xfc>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d003      	beq.n	800444e <TIM_OC3_SetConfig+0x6a>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a26      	ldr	r2, [pc, #152]	; (80044e4 <TIM_OC3_SetConfig+0x100>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d10d      	bne.n	800446a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004454:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	021b      	lsls	r3, r3, #8
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	4313      	orrs	r3, r2
 8004460:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004468:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a1c      	ldr	r2, [pc, #112]	; (80044e0 <TIM_OC3_SetConfig+0xfc>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d00f      	beq.n	8004492 <TIM_OC3_SetConfig+0xae>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a1b      	ldr	r2, [pc, #108]	; (80044e4 <TIM_OC3_SetConfig+0x100>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d00b      	beq.n	8004492 <TIM_OC3_SetConfig+0xae>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a1a      	ldr	r2, [pc, #104]	; (80044e8 <TIM_OC3_SetConfig+0x104>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d007      	beq.n	8004492 <TIM_OC3_SetConfig+0xae>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a19      	ldr	r2, [pc, #100]	; (80044ec <TIM_OC3_SetConfig+0x108>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d003      	beq.n	8004492 <TIM_OC3_SetConfig+0xae>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a18      	ldr	r2, [pc, #96]	; (80044f0 <TIM_OC3_SetConfig+0x10c>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d113      	bne.n	80044ba <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004498:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	011b      	lsls	r3, r3, #4
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	011b      	lsls	r3, r3, #4
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68fa      	ldr	r2, [r7, #12]
 80044c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	697a      	ldr	r2, [r7, #20]
 80044d2:	621a      	str	r2, [r3, #32]
}
 80044d4:	bf00      	nop
 80044d6:	371c      	adds	r7, #28
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr
 80044e0:	40012c00 	.word	0x40012c00
 80044e4:	40013400 	.word	0x40013400
 80044e8:	40014000 	.word	0x40014000
 80044ec:	40014400 	.word	0x40014400
 80044f0:	40014800 	.word	0x40014800

080044f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b087      	sub	sp, #28
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	69db      	ldr	r3, [r3, #28]
 800451a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004522:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800452e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	021b      	lsls	r3, r3, #8
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	4313      	orrs	r3, r2
 800453a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004542:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	031b      	lsls	r3, r3, #12
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	4313      	orrs	r3, r2
 800454e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	4a28      	ldr	r2, [pc, #160]	; (80045f4 <TIM_OC4_SetConfig+0x100>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d003      	beq.n	8004560 <TIM_OC4_SetConfig+0x6c>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4a27      	ldr	r2, [pc, #156]	; (80045f8 <TIM_OC4_SetConfig+0x104>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d10d      	bne.n	800457c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	031b      	lsls	r3, r3, #12
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	4313      	orrs	r3, r2
 8004572:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800457a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a1d      	ldr	r2, [pc, #116]	; (80045f4 <TIM_OC4_SetConfig+0x100>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d00f      	beq.n	80045a4 <TIM_OC4_SetConfig+0xb0>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4a1c      	ldr	r2, [pc, #112]	; (80045f8 <TIM_OC4_SetConfig+0x104>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d00b      	beq.n	80045a4 <TIM_OC4_SetConfig+0xb0>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4a1b      	ldr	r2, [pc, #108]	; (80045fc <TIM_OC4_SetConfig+0x108>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d007      	beq.n	80045a4 <TIM_OC4_SetConfig+0xb0>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a1a      	ldr	r2, [pc, #104]	; (8004600 <TIM_OC4_SetConfig+0x10c>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d003      	beq.n	80045a4 <TIM_OC4_SetConfig+0xb0>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a19      	ldr	r2, [pc, #100]	; (8004604 <TIM_OC4_SetConfig+0x110>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d113      	bne.n	80045cc <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045aa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80045b2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	695b      	ldr	r3, [r3, #20]
 80045b8:	019b      	lsls	r3, r3, #6
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	4313      	orrs	r3, r2
 80045be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	019b      	lsls	r3, r3, #6
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	621a      	str	r2, [r3, #32]
}
 80045e6:	bf00      	nop
 80045e8:	371c      	adds	r7, #28
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	40012c00 	.word	0x40012c00
 80045f8:	40013400 	.word	0x40013400
 80045fc:	40014000 	.word	0x40014000
 8004600:	40014400 	.word	0x40014400
 8004604:	40014800 	.word	0x40014800

08004608 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004608:	b480      	push	{r7}
 800460a:	b087      	sub	sp, #28
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800462e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800463a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68fa      	ldr	r2, [r7, #12]
 8004642:	4313      	orrs	r3, r2
 8004644:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800464c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	041b      	lsls	r3, r3, #16
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	4313      	orrs	r3, r2
 8004658:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a17      	ldr	r2, [pc, #92]	; (80046bc <TIM_OC5_SetConfig+0xb4>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d00f      	beq.n	8004682 <TIM_OC5_SetConfig+0x7a>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a16      	ldr	r2, [pc, #88]	; (80046c0 <TIM_OC5_SetConfig+0xb8>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d00b      	beq.n	8004682 <TIM_OC5_SetConfig+0x7a>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a15      	ldr	r2, [pc, #84]	; (80046c4 <TIM_OC5_SetConfig+0xbc>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d007      	beq.n	8004682 <TIM_OC5_SetConfig+0x7a>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a14      	ldr	r2, [pc, #80]	; (80046c8 <TIM_OC5_SetConfig+0xc0>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d003      	beq.n	8004682 <TIM_OC5_SetConfig+0x7a>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a13      	ldr	r2, [pc, #76]	; (80046cc <TIM_OC5_SetConfig+0xc4>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d109      	bne.n	8004696 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004688:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	021b      	lsls	r3, r3, #8
 8004690:	697a      	ldr	r2, [r7, #20]
 8004692:	4313      	orrs	r3, r2
 8004694:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	621a      	str	r2, [r3, #32]
}
 80046b0:	bf00      	nop
 80046b2:	371c      	adds	r7, #28
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr
 80046bc:	40012c00 	.word	0x40012c00
 80046c0:	40013400 	.word	0x40013400
 80046c4:	40014000 	.word	0x40014000
 80046c8:	40014400 	.word	0x40014400
 80046cc:	40014800 	.word	0x40014800

080046d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b087      	sub	sp, #28
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a1b      	ldr	r3, [r3, #32]
 80046de:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a1b      	ldr	r3, [r3, #32]
 80046ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004702:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	021b      	lsls	r3, r3, #8
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	4313      	orrs	r3, r2
 800470e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004716:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	051b      	lsls	r3, r3, #20
 800471e:	693a      	ldr	r2, [r7, #16]
 8004720:	4313      	orrs	r3, r2
 8004722:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a18      	ldr	r2, [pc, #96]	; (8004788 <TIM_OC6_SetConfig+0xb8>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d00f      	beq.n	800474c <TIM_OC6_SetConfig+0x7c>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a17      	ldr	r2, [pc, #92]	; (800478c <TIM_OC6_SetConfig+0xbc>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d00b      	beq.n	800474c <TIM_OC6_SetConfig+0x7c>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a16      	ldr	r2, [pc, #88]	; (8004790 <TIM_OC6_SetConfig+0xc0>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d007      	beq.n	800474c <TIM_OC6_SetConfig+0x7c>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a15      	ldr	r2, [pc, #84]	; (8004794 <TIM_OC6_SetConfig+0xc4>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d003      	beq.n	800474c <TIM_OC6_SetConfig+0x7c>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a14      	ldr	r2, [pc, #80]	; (8004798 <TIM_OC6_SetConfig+0xc8>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d109      	bne.n	8004760 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004752:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	029b      	lsls	r3, r3, #10
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	4313      	orrs	r3, r2
 800475e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	621a      	str	r2, [r3, #32]
}
 800477a:	bf00      	nop
 800477c:	371c      	adds	r7, #28
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	40012c00 	.word	0x40012c00
 800478c:	40013400 	.word	0x40013400
 8004790:	40014000 	.word	0x40014000
 8004794:	40014400 	.word	0x40014400
 8004798:	40014800 	.word	0x40014800

0800479c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800479c:	b480      	push	{r7}
 800479e:	b087      	sub	sp, #28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	f023 0201 	bic.w	r2, r3, #1
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	011b      	lsls	r3, r3, #4
 80047cc:	693a      	ldr	r2, [r7, #16]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f023 030a 	bic.w	r3, r3, #10
 80047d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	4313      	orrs	r3, r2
 80047e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	697a      	ldr	r2, [r7, #20]
 80047ec:	621a      	str	r2, [r3, #32]
}
 80047ee:	bf00      	nop
 80047f0:	371c      	adds	r7, #28
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr

080047fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047fa:	b480      	push	{r7}
 80047fc:	b087      	sub	sp, #28
 80047fe:	af00      	add	r7, sp, #0
 8004800:	60f8      	str	r0, [r7, #12]
 8004802:	60b9      	str	r1, [r7, #8]
 8004804:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6a1b      	ldr	r3, [r3, #32]
 800480a:	f023 0210 	bic.w	r2, r3, #16
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6a1b      	ldr	r3, [r3, #32]
 800481c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004824:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	031b      	lsls	r3, r3, #12
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	4313      	orrs	r3, r2
 800482e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004836:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	011b      	lsls	r3, r3, #4
 800483c:	693a      	ldr	r2, [r7, #16]
 800483e:	4313      	orrs	r3, r2
 8004840:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	621a      	str	r2, [r3, #32]
}
 800484e:	bf00      	nop
 8004850:	371c      	adds	r7, #28
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr

0800485a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800485a:	b480      	push	{r7}
 800485c:	b085      	sub	sp, #20
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
 8004862:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004870:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004874:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004876:	683a      	ldr	r2, [r7, #0]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	4313      	orrs	r3, r2
 800487c:	f043 0307 	orr.w	r3, r3, #7
 8004880:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	609a      	str	r2, [r3, #8]
}
 8004888:	bf00      	nop
 800488a:	3714      	adds	r7, #20
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004894:	b480      	push	{r7}
 8004896:	b087      	sub	sp, #28
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
 80048a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	021a      	lsls	r2, r3, #8
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	431a      	orrs	r2, r3
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	4313      	orrs	r3, r2
 80048c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	609a      	str	r2, [r3, #8]
}
 80048c8:	bf00      	nop
 80048ca:	371c      	adds	r7, #28
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d101      	bne.n	80048ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048e8:	2302      	movs	r3, #2
 80048ea:	e065      	b.n	80049b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2202      	movs	r2, #2
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a2c      	ldr	r2, [pc, #176]	; (80049c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d004      	beq.n	8004920 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a2b      	ldr	r2, [pc, #172]	; (80049c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d108      	bne.n	8004932 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004926:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	68fa      	ldr	r2, [r7, #12]
 800492e:	4313      	orrs	r3, r2
 8004930:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004938:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	4313      	orrs	r3, r2
 8004946:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a1b      	ldr	r2, [pc, #108]	; (80049c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d018      	beq.n	800498c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004962:	d013      	beq.n	800498c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a18      	ldr	r2, [pc, #96]	; (80049cc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d00e      	beq.n	800498c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a17      	ldr	r2, [pc, #92]	; (80049d0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d009      	beq.n	800498c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a12      	ldr	r2, [pc, #72]	; (80049c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d004      	beq.n	800498c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a13      	ldr	r2, [pc, #76]	; (80049d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d10c      	bne.n	80049a6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004992:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	4313      	orrs	r3, r2
 800499c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68ba      	ldr	r2, [r7, #8]
 80049a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	40012c00 	.word	0x40012c00
 80049c8:	40013400 	.word	0x40013400
 80049cc:	40000400 	.word	0x40000400
 80049d0:	40000800 	.word	0x40000800
 80049d4:	40014000 	.word	0x40014000

080049d8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80049d8:	b480      	push	{r7}
 80049da:	b085      	sub	sp, #20
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80049e2:	2300      	movs	r3, #0
 80049e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d101      	bne.n	80049f4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80049f0:	2302      	movs	r3, #2
 80049f2:	e087      	b.n	8004b04 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	041b      	lsls	r3, r3, #16
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a27      	ldr	r2, [pc, #156]	; (8004b10 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d004      	beq.n	8004a82 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a25      	ldr	r2, [pc, #148]	; (8004b14 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d106      	bne.n	8004a90 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	69db      	ldr	r3, [r3, #28]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a1e      	ldr	r2, [pc, #120]	; (8004b10 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d004      	beq.n	8004aa4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a1d      	ldr	r2, [pc, #116]	; (8004b14 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d126      	bne.n	8004af2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aae:	051b      	lsls	r3, r3, #20
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004acc:	4313      	orrs	r3, r2
 8004ace:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a0e      	ldr	r2, [pc, #56]	; (8004b10 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d004      	beq.n	8004ae4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a0d      	ldr	r2, [pc, #52]	; (8004b14 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d106      	bne.n	8004af2 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aee:	4313      	orrs	r3, r2
 8004af0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3714      	adds	r7, #20
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr
 8004b10:	40012c00 	.word	0x40012c00
 8004b14:	40013400 	.word	0x40013400

08004b18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b20:	bf00      	nop
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr

08004b40 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b48:	bf00      	nop
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004b5c:	bf00      	nop
 8004b5e:	370c      	adds	r7, #12
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004b98:	bf00      	nop
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e042      	b.n	8004c3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d106      	bne.n	8004bce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f7fc ff09 	bl	80019e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2224      	movs	r2, #36	; 0x24
 8004bd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0201 	bic.w	r2, r2, #1
 8004be4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 fb5c 	bl	80052a4 <UART_SetConfig>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d101      	bne.n	8004bf6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e022      	b.n	8004c3c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d002      	beq.n	8004c04 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 fdee 	bl	80057e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	685a      	ldr	r2, [r3, #4]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	689a      	ldr	r2, [r3, #8]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f042 0201 	orr.w	r2, r2, #1
 8004c32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c34:	6878      	ldr	r0, [r7, #4]
 8004c36:	f000 fe75 	bl	8005924 <UART_CheckIdleState>
 8004c3a:	4603      	mov	r3, r0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b08a      	sub	sp, #40	; 0x28
 8004c48:	af02      	add	r7, sp, #8
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	60b9      	str	r1, [r7, #8]
 8004c4e:	603b      	str	r3, [r7, #0]
 8004c50:	4613      	mov	r3, r2
 8004c52:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c5a:	2b20      	cmp	r3, #32
 8004c5c:	f040 8083 	bne.w	8004d66 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d002      	beq.n	8004c6c <HAL_UART_Transmit+0x28>
 8004c66:	88fb      	ldrh	r3, [r7, #6]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d101      	bne.n	8004c70 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e07b      	b.n	8004d68 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d101      	bne.n	8004c7e <HAL_UART_Transmit+0x3a>
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	e074      	b.n	8004d68 <HAL_UART_Transmit+0x124>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2221      	movs	r2, #33	; 0x21
 8004c92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c96:	f7fc ffc1 	bl	8001c1c <HAL_GetTick>
 8004c9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	88fa      	ldrh	r2, [r7, #6]
 8004ca0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	88fa      	ldrh	r2, [r7, #6]
 8004ca8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cb4:	d108      	bne.n	8004cc8 <HAL_UART_Transmit+0x84>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d104      	bne.n	8004cc8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	61bb      	str	r3, [r7, #24]
 8004cc6:	e003      	b.n	8004cd0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004cd8:	e02c      	b.n	8004d34 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	2180      	movs	r1, #128	; 0x80
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f000 fe68 	bl	80059ba <UART_WaitOnFlagUntilTimeout>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d001      	beq.n	8004cf4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e039      	b.n	8004d68 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10b      	bne.n	8004d12 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	881b      	ldrh	r3, [r3, #0]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	3302      	adds	r3, #2
 8004d0e:	61bb      	str	r3, [r7, #24]
 8004d10:	e007      	b.n	8004d22 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	781a      	ldrb	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	b29a      	uxth	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1cc      	bne.n	8004cda <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	9300      	str	r3, [sp, #0]
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	2200      	movs	r2, #0
 8004d48:	2140      	movs	r1, #64	; 0x40
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 fe35 	bl	80059ba <UART_WaitOnFlagUntilTimeout>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e006      	b.n	8004d68 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2220      	movs	r2, #32
 8004d5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004d62:	2300      	movs	r3, #0
 8004d64:	e000      	b.n	8004d68 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8004d66:	2302      	movs	r3, #2
  }
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3720      	adds	r7, #32
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d84:	2b20      	cmp	r3, #32
 8004d86:	d131      	bne.n	8004dec <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d002      	beq.n	8004d94 <HAL_UART_Receive_IT+0x24>
 8004d8e:	88fb      	ldrh	r3, [r7, #6]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d101      	bne.n	8004d98 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e02a      	b.n	8004dee <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	d101      	bne.n	8004da6 <HAL_UART_Receive_IT+0x36>
 8004da2:	2302      	movs	r3, #2
 8004da4:	e023      	b.n	8004dee <HAL_UART_Receive_IT+0x7e>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2201      	movs	r2, #1
 8004daa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2200      	movs	r2, #0
 8004db2:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a0f      	ldr	r2, [pc, #60]	; (8004df8 <HAL_UART_Receive_IT+0x88>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d00e      	beq.n	8004ddc <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d007      	beq.n	8004ddc <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004dda:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004ddc:	88fb      	ldrh	r3, [r7, #6]
 8004dde:	461a      	mov	r2, r3
 8004de0:	68b9      	ldr	r1, [r7, #8]
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f000 fe6a 	bl	8005abc <UART_Start_Receive_IT>
 8004de8:	4603      	mov	r3, r0
 8004dea:	e000      	b.n	8004dee <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004dec:	2302      	movs	r3, #2
  }
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3710      	adds	r7, #16
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	40008000 	.word	0x40008000

08004dfc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b088      	sub	sp, #32
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004e1c:	69fa      	ldr	r2, [r7, #28]
 8004e1e:	f640 030f 	movw	r3, #2063	; 0x80f
 8004e22:	4013      	ands	r3, r2
 8004e24:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d118      	bne.n	8004e5e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	f003 0320 	and.w	r3, r3, #32
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d013      	beq.n	8004e5e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	f003 0320 	and.w	r3, r3, #32
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d104      	bne.n	8004e4a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d009      	beq.n	8004e5e <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f000 81fb 	beq.w	800524a <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	4798      	blx	r3
      }
      return;
 8004e5c:	e1f5      	b.n	800524a <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f000 80ef 	beq.w	8005044 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004e66:	697a      	ldr	r2, [r7, #20]
 8004e68:	4b73      	ldr	r3, [pc, #460]	; (8005038 <HAL_UART_IRQHandler+0x23c>)
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d105      	bne.n	8004e7c <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	4b72      	ldr	r3, [pc, #456]	; (800503c <HAL_UART_IRQHandler+0x240>)
 8004e74:	4013      	ands	r3, r2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f000 80e4 	beq.w	8005044 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d010      	beq.n	8004ea8 <HAL_UART_IRQHandler+0xac>
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00b      	beq.n	8004ea8 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2201      	movs	r2, #1
 8004e96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e9e:	f043 0201 	orr.w	r2, r3, #1
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	f003 0302 	and.w	r3, r3, #2
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d010      	beq.n	8004ed4 <HAL_UART_IRQHandler+0xd8>
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	f003 0301 	and.w	r3, r3, #1
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00b      	beq.n	8004ed4 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2202      	movs	r2, #2
 8004ec2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004eca:	f043 0204 	orr.w	r2, r3, #4
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	f003 0304 	and.w	r3, r3, #4
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d010      	beq.n	8004f00 <HAL_UART_IRQHandler+0x104>
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00b      	beq.n	8004f00 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2204      	movs	r2, #4
 8004eee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ef6:	f043 0202 	orr.w	r2, r3, #2
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	f003 0308 	and.w	r3, r3, #8
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d015      	beq.n	8004f36 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	f003 0320 	and.w	r3, r3, #32
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d104      	bne.n	8004f1e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	4b48      	ldr	r3, [pc, #288]	; (8005038 <HAL_UART_IRQHandler+0x23c>)
 8004f18:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00b      	beq.n	8004f36 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2208      	movs	r2, #8
 8004f24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f2c:	f043 0208 	orr.w	r2, r3, #8
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d011      	beq.n	8004f64 <HAL_UART_IRQHandler+0x168>
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00c      	beq.n	8004f64 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f5a:	f043 0220 	orr.w	r2, r3, #32
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f000 816f 	beq.w	800524e <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	f003 0320 	and.w	r3, r3, #32
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d011      	beq.n	8004f9e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	f003 0320 	and.w	r3, r3, #32
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d104      	bne.n	8004f8e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d007      	beq.n	8004f9e <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d003      	beq.n	8004f9e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fa4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb0:	2b40      	cmp	r3, #64	; 0x40
 8004fb2:	d004      	beq.n	8004fbe <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d031      	beq.n	8005022 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 fe3a 	bl	8005c38 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fce:	2b40      	cmp	r3, #64	; 0x40
 8004fd0:	d123      	bne.n	800501a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	689a      	ldr	r2, [r3, #8]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fe0:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d013      	beq.n	8005012 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fee:	4a14      	ldr	r2, [pc, #80]	; (8005040 <HAL_UART_IRQHandler+0x244>)
 8004ff0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f7fc ffa6 	bl	8001f48 <HAL_DMA_Abort_IT>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d017      	beq.n	8005032 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800500c:	4610      	mov	r0, r2
 800500e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005010:	e00f      	b.n	8005032 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f930 	bl	8005278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005018:	e00b      	b.n	8005032 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f92c 	bl	8005278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005020:	e007      	b.n	8005032 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f928 	bl	8005278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8005030:	e10d      	b.n	800524e <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005032:	bf00      	nop
    return;
 8005034:	e10b      	b.n	800524e <HAL_UART_IRQHandler+0x452>
 8005036:	bf00      	nop
 8005038:	10000001 	.word	0x10000001
 800503c:	04000120 	.word	0x04000120
 8005040:	08005c9d 	.word	0x08005c9d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005048:	2b01      	cmp	r3, #1
 800504a:	f040 80ab 	bne.w	80051a4 <HAL_UART_IRQHandler+0x3a8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	f003 0310 	and.w	r3, r3, #16
 8005054:	2b00      	cmp	r3, #0
 8005056:	f000 80a5 	beq.w	80051a4 <HAL_UART_IRQHandler+0x3a8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	f003 0310 	and.w	r3, r3, #16
 8005060:	2b00      	cmp	r3, #0
 8005062:	f000 809f 	beq.w	80051a4 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2210      	movs	r2, #16
 800506c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005078:	2b40      	cmp	r3, #64	; 0x40
 800507a:	d155      	bne.n	8005128 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8005086:	893b      	ldrh	r3, [r7, #8]
 8005088:	2b00      	cmp	r3, #0
 800508a:	f000 80e2 	beq.w	8005252 <HAL_UART_IRQHandler+0x456>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005094:	893a      	ldrh	r2, [r7, #8]
 8005096:	429a      	cmp	r2, r3
 8005098:	f080 80db 	bcs.w	8005252 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	893a      	ldrh	r2, [r7, #8]
 80050a0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0320 	and.w	r3, r3, #32
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d12b      	bne.n	800510c <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80050c2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	689a      	ldr	r2, [r3, #8]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f022 0201 	bic.w	r2, r2, #1
 80050d2:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689a      	ldr	r2, [r3, #8]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050e2:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2220      	movs	r2, #32
 80050e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f022 0210 	bic.w	r2, r2, #16
 8005100:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005106:	4618      	mov	r0, r3
 8005108:	f7fc fec5 	bl	8001e96 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005118:	b29b      	uxth	r3, r3
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	b29b      	uxth	r3, r3
 800511e:	4619      	mov	r1, r3
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 f8b3 	bl	800528c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005126:	e094      	b.n	8005252 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005134:	b29b      	uxth	r3, r3
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005140:	b29b      	uxth	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	f000 8087 	beq.w	8005256 <HAL_UART_IRQHandler+0x45a>
          && (nb_rx_data > 0U))
 8005148:	897b      	ldrh	r3, [r7, #10]
 800514a:	2b00      	cmp	r3, #0
 800514c:	f000 8083 	beq.w	8005256 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800515e:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	6812      	ldr	r2, [r2, #0]
 800516a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800516e:	f023 0301 	bic.w	r3, r3, #1
 8005172:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2220      	movs	r2, #32
 8005178:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 0210 	bic.w	r2, r2, #16
 8005196:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005198:	897b      	ldrh	r3, [r7, #10]
 800519a:	4619      	mov	r1, r3
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 f875 	bl	800528c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80051a2:	e058      	b.n	8005256 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00d      	beq.n	80051ca <HAL_UART_IRQHandler+0x3ce>
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d008      	beq.n	80051ca <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80051c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f001 f876 	bl	80062b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80051c8:	e048      	b.n	800525c <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d012      	beq.n	80051fa <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d104      	bne.n	80051e8 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d008      	beq.n	80051fa <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d034      	beq.n	800525a <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	4798      	blx	r3
    }
    return;
 80051f8:	e02f      	b.n	800525a <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005200:	2b00      	cmp	r3, #0
 8005202:	d008      	beq.n	8005216 <HAL_UART_IRQHandler+0x41a>
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800520a:	2b00      	cmp	r3, #0
 800520c:	d003      	beq.n	8005216 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 fd5a 	bl	8005cc8 <UART_EndTransmit_IT>
    return;
 8005214:	e022      	b.n	800525c <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d008      	beq.n	8005232 <HAL_UART_IRQHandler+0x436>
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d003      	beq.n	8005232 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f001 f856 	bl	80062dc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005230:	e014      	b.n	800525c <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00f      	beq.n	800525c <HAL_UART_IRQHandler+0x460>
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	2b00      	cmp	r3, #0
 8005240:	da0c      	bge.n	800525c <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f001 f840 	bl	80062c8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005248:	e008      	b.n	800525c <HAL_UART_IRQHandler+0x460>
      return;
 800524a:	bf00      	nop
 800524c:	e006      	b.n	800525c <HAL_UART_IRQHandler+0x460>
    return;
 800524e:	bf00      	nop
 8005250:	e004      	b.n	800525c <HAL_UART_IRQHandler+0x460>
      return;
 8005252:	bf00      	nop
 8005254:	e002      	b.n	800525c <HAL_UART_IRQHandler+0x460>
      return;
 8005256:	bf00      	nop
 8005258:	e000      	b.n	800525c <HAL_UART_IRQHandler+0x460>
    return;
 800525a:	bf00      	nop
  }
}
 800525c:	3720      	adds	r7, #32
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop

08005264 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	460b      	mov	r3, r1
 8005296:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052a4:	b5b0      	push	{r4, r5, r7, lr}
 80052a6:	b088      	sub	sp, #32
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052ac:	2300      	movs	r3, #0
 80052ae:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689a      	ldr	r2, [r3, #8]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	691b      	ldr	r3, [r3, #16]
 80052b8:	431a      	orrs	r2, r3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	431a      	orrs	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	69db      	ldr	r3, [r3, #28]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	4baf      	ldr	r3, [pc, #700]	; (800558c <UART_SetConfig+0x2e8>)
 80052d0:	4013      	ands	r3, r2
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	6812      	ldr	r2, [r2, #0]
 80052d6:	69f9      	ldr	r1, [r7, #28]
 80052d8:	430b      	orrs	r3, r1
 80052da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68da      	ldr	r2, [r3, #12]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4aa4      	ldr	r2, [pc, #656]	; (8005590 <UART_SetConfig+0x2ec>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d004      	beq.n	800530c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	69fa      	ldr	r2, [r7, #28]
 8005308:	4313      	orrs	r3, r2
 800530a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005316:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	6812      	ldr	r2, [r2, #0]
 800531e:	69f9      	ldr	r1, [r7, #28]
 8005320:	430b      	orrs	r3, r1
 8005322:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532a:	f023 010f 	bic.w	r1, r3, #15
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	430a      	orrs	r2, r1
 8005338:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a95      	ldr	r2, [pc, #596]	; (8005594 <UART_SetConfig+0x2f0>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d120      	bne.n	8005386 <UART_SetConfig+0xe2>
 8005344:	4b94      	ldr	r3, [pc, #592]	; (8005598 <UART_SetConfig+0x2f4>)
 8005346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800534a:	f003 0303 	and.w	r3, r3, #3
 800534e:	2b03      	cmp	r3, #3
 8005350:	d816      	bhi.n	8005380 <UART_SetConfig+0xdc>
 8005352:	a201      	add	r2, pc, #4	; (adr r2, 8005358 <UART_SetConfig+0xb4>)
 8005354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005358:	08005369 	.word	0x08005369
 800535c:	08005375 	.word	0x08005375
 8005360:	0800536f 	.word	0x0800536f
 8005364:	0800537b 	.word	0x0800537b
 8005368:	2301      	movs	r3, #1
 800536a:	76fb      	strb	r3, [r7, #27]
 800536c:	e0bc      	b.n	80054e8 <UART_SetConfig+0x244>
 800536e:	2302      	movs	r3, #2
 8005370:	76fb      	strb	r3, [r7, #27]
 8005372:	e0b9      	b.n	80054e8 <UART_SetConfig+0x244>
 8005374:	2304      	movs	r3, #4
 8005376:	76fb      	strb	r3, [r7, #27]
 8005378:	e0b6      	b.n	80054e8 <UART_SetConfig+0x244>
 800537a:	2308      	movs	r3, #8
 800537c:	76fb      	strb	r3, [r7, #27]
 800537e:	e0b3      	b.n	80054e8 <UART_SetConfig+0x244>
 8005380:	2310      	movs	r3, #16
 8005382:	76fb      	strb	r3, [r7, #27]
 8005384:	e0b0      	b.n	80054e8 <UART_SetConfig+0x244>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a84      	ldr	r2, [pc, #528]	; (800559c <UART_SetConfig+0x2f8>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d132      	bne.n	80053f6 <UART_SetConfig+0x152>
 8005390:	4b81      	ldr	r3, [pc, #516]	; (8005598 <UART_SetConfig+0x2f4>)
 8005392:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005396:	f003 030c 	and.w	r3, r3, #12
 800539a:	2b0c      	cmp	r3, #12
 800539c:	d828      	bhi.n	80053f0 <UART_SetConfig+0x14c>
 800539e:	a201      	add	r2, pc, #4	; (adr r2, 80053a4 <UART_SetConfig+0x100>)
 80053a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a4:	080053d9 	.word	0x080053d9
 80053a8:	080053f1 	.word	0x080053f1
 80053ac:	080053f1 	.word	0x080053f1
 80053b0:	080053f1 	.word	0x080053f1
 80053b4:	080053e5 	.word	0x080053e5
 80053b8:	080053f1 	.word	0x080053f1
 80053bc:	080053f1 	.word	0x080053f1
 80053c0:	080053f1 	.word	0x080053f1
 80053c4:	080053df 	.word	0x080053df
 80053c8:	080053f1 	.word	0x080053f1
 80053cc:	080053f1 	.word	0x080053f1
 80053d0:	080053f1 	.word	0x080053f1
 80053d4:	080053eb 	.word	0x080053eb
 80053d8:	2300      	movs	r3, #0
 80053da:	76fb      	strb	r3, [r7, #27]
 80053dc:	e084      	b.n	80054e8 <UART_SetConfig+0x244>
 80053de:	2302      	movs	r3, #2
 80053e0:	76fb      	strb	r3, [r7, #27]
 80053e2:	e081      	b.n	80054e8 <UART_SetConfig+0x244>
 80053e4:	2304      	movs	r3, #4
 80053e6:	76fb      	strb	r3, [r7, #27]
 80053e8:	e07e      	b.n	80054e8 <UART_SetConfig+0x244>
 80053ea:	2308      	movs	r3, #8
 80053ec:	76fb      	strb	r3, [r7, #27]
 80053ee:	e07b      	b.n	80054e8 <UART_SetConfig+0x244>
 80053f0:	2310      	movs	r3, #16
 80053f2:	76fb      	strb	r3, [r7, #27]
 80053f4:	e078      	b.n	80054e8 <UART_SetConfig+0x244>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a69      	ldr	r2, [pc, #420]	; (80055a0 <UART_SetConfig+0x2fc>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d120      	bne.n	8005442 <UART_SetConfig+0x19e>
 8005400:	4b65      	ldr	r3, [pc, #404]	; (8005598 <UART_SetConfig+0x2f4>)
 8005402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005406:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800540a:	2b30      	cmp	r3, #48	; 0x30
 800540c:	d013      	beq.n	8005436 <UART_SetConfig+0x192>
 800540e:	2b30      	cmp	r3, #48	; 0x30
 8005410:	d814      	bhi.n	800543c <UART_SetConfig+0x198>
 8005412:	2b20      	cmp	r3, #32
 8005414:	d009      	beq.n	800542a <UART_SetConfig+0x186>
 8005416:	2b20      	cmp	r3, #32
 8005418:	d810      	bhi.n	800543c <UART_SetConfig+0x198>
 800541a:	2b00      	cmp	r3, #0
 800541c:	d002      	beq.n	8005424 <UART_SetConfig+0x180>
 800541e:	2b10      	cmp	r3, #16
 8005420:	d006      	beq.n	8005430 <UART_SetConfig+0x18c>
 8005422:	e00b      	b.n	800543c <UART_SetConfig+0x198>
 8005424:	2300      	movs	r3, #0
 8005426:	76fb      	strb	r3, [r7, #27]
 8005428:	e05e      	b.n	80054e8 <UART_SetConfig+0x244>
 800542a:	2302      	movs	r3, #2
 800542c:	76fb      	strb	r3, [r7, #27]
 800542e:	e05b      	b.n	80054e8 <UART_SetConfig+0x244>
 8005430:	2304      	movs	r3, #4
 8005432:	76fb      	strb	r3, [r7, #27]
 8005434:	e058      	b.n	80054e8 <UART_SetConfig+0x244>
 8005436:	2308      	movs	r3, #8
 8005438:	76fb      	strb	r3, [r7, #27]
 800543a:	e055      	b.n	80054e8 <UART_SetConfig+0x244>
 800543c:	2310      	movs	r3, #16
 800543e:	76fb      	strb	r3, [r7, #27]
 8005440:	e052      	b.n	80054e8 <UART_SetConfig+0x244>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a57      	ldr	r2, [pc, #348]	; (80055a4 <UART_SetConfig+0x300>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d120      	bne.n	800548e <UART_SetConfig+0x1ea>
 800544c:	4b52      	ldr	r3, [pc, #328]	; (8005598 <UART_SetConfig+0x2f4>)
 800544e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005452:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005456:	2bc0      	cmp	r3, #192	; 0xc0
 8005458:	d013      	beq.n	8005482 <UART_SetConfig+0x1de>
 800545a:	2bc0      	cmp	r3, #192	; 0xc0
 800545c:	d814      	bhi.n	8005488 <UART_SetConfig+0x1e4>
 800545e:	2b80      	cmp	r3, #128	; 0x80
 8005460:	d009      	beq.n	8005476 <UART_SetConfig+0x1d2>
 8005462:	2b80      	cmp	r3, #128	; 0x80
 8005464:	d810      	bhi.n	8005488 <UART_SetConfig+0x1e4>
 8005466:	2b00      	cmp	r3, #0
 8005468:	d002      	beq.n	8005470 <UART_SetConfig+0x1cc>
 800546a:	2b40      	cmp	r3, #64	; 0x40
 800546c:	d006      	beq.n	800547c <UART_SetConfig+0x1d8>
 800546e:	e00b      	b.n	8005488 <UART_SetConfig+0x1e4>
 8005470:	2300      	movs	r3, #0
 8005472:	76fb      	strb	r3, [r7, #27]
 8005474:	e038      	b.n	80054e8 <UART_SetConfig+0x244>
 8005476:	2302      	movs	r3, #2
 8005478:	76fb      	strb	r3, [r7, #27]
 800547a:	e035      	b.n	80054e8 <UART_SetConfig+0x244>
 800547c:	2304      	movs	r3, #4
 800547e:	76fb      	strb	r3, [r7, #27]
 8005480:	e032      	b.n	80054e8 <UART_SetConfig+0x244>
 8005482:	2308      	movs	r3, #8
 8005484:	76fb      	strb	r3, [r7, #27]
 8005486:	e02f      	b.n	80054e8 <UART_SetConfig+0x244>
 8005488:	2310      	movs	r3, #16
 800548a:	76fb      	strb	r3, [r7, #27]
 800548c:	e02c      	b.n	80054e8 <UART_SetConfig+0x244>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a3f      	ldr	r2, [pc, #252]	; (8005590 <UART_SetConfig+0x2ec>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d125      	bne.n	80054e4 <UART_SetConfig+0x240>
 8005498:	4b3f      	ldr	r3, [pc, #252]	; (8005598 <UART_SetConfig+0x2f4>)
 800549a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800549e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80054a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80054a6:	d017      	beq.n	80054d8 <UART_SetConfig+0x234>
 80054a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80054ac:	d817      	bhi.n	80054de <UART_SetConfig+0x23a>
 80054ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054b2:	d00b      	beq.n	80054cc <UART_SetConfig+0x228>
 80054b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054b8:	d811      	bhi.n	80054de <UART_SetConfig+0x23a>
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d003      	beq.n	80054c6 <UART_SetConfig+0x222>
 80054be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054c2:	d006      	beq.n	80054d2 <UART_SetConfig+0x22e>
 80054c4:	e00b      	b.n	80054de <UART_SetConfig+0x23a>
 80054c6:	2300      	movs	r3, #0
 80054c8:	76fb      	strb	r3, [r7, #27]
 80054ca:	e00d      	b.n	80054e8 <UART_SetConfig+0x244>
 80054cc:	2302      	movs	r3, #2
 80054ce:	76fb      	strb	r3, [r7, #27]
 80054d0:	e00a      	b.n	80054e8 <UART_SetConfig+0x244>
 80054d2:	2304      	movs	r3, #4
 80054d4:	76fb      	strb	r3, [r7, #27]
 80054d6:	e007      	b.n	80054e8 <UART_SetConfig+0x244>
 80054d8:	2308      	movs	r3, #8
 80054da:	76fb      	strb	r3, [r7, #27]
 80054dc:	e004      	b.n	80054e8 <UART_SetConfig+0x244>
 80054de:	2310      	movs	r3, #16
 80054e0:	76fb      	strb	r3, [r7, #27]
 80054e2:	e001      	b.n	80054e8 <UART_SetConfig+0x244>
 80054e4:	2310      	movs	r3, #16
 80054e6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a28      	ldr	r2, [pc, #160]	; (8005590 <UART_SetConfig+0x2ec>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	f040 809e 	bne.w	8005630 <UART_SetConfig+0x38c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80054f4:	7efb      	ldrb	r3, [r7, #27]
 80054f6:	2b08      	cmp	r3, #8
 80054f8:	d823      	bhi.n	8005542 <UART_SetConfig+0x29e>
 80054fa:	a201      	add	r2, pc, #4	; (adr r2, 8005500 <UART_SetConfig+0x25c>)
 80054fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005500:	08005525 	.word	0x08005525
 8005504:	08005543 	.word	0x08005543
 8005508:	0800552d 	.word	0x0800552d
 800550c:	08005543 	.word	0x08005543
 8005510:	08005533 	.word	0x08005533
 8005514:	08005543 	.word	0x08005543
 8005518:	08005543 	.word	0x08005543
 800551c:	08005543 	.word	0x08005543
 8005520:	0800553b 	.word	0x0800553b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005524:	f7fd fee2 	bl	80032ec <HAL_RCC_GetPCLK1Freq>
 8005528:	6178      	str	r0, [r7, #20]
        break;
 800552a:	e00f      	b.n	800554c <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800552c:	4b1e      	ldr	r3, [pc, #120]	; (80055a8 <UART_SetConfig+0x304>)
 800552e:	617b      	str	r3, [r7, #20]
        break;
 8005530:	e00c      	b.n	800554c <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005532:	f7fd fe6d 	bl	8003210 <HAL_RCC_GetSysClockFreq>
 8005536:	6178      	str	r0, [r7, #20]
        break;
 8005538:	e008      	b.n	800554c <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800553a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800553e:	617b      	str	r3, [r7, #20]
        break;
 8005540:	e004      	b.n	800554c <UART_SetConfig+0x2a8>
      default:
        pclk = 0U;
 8005542:	2300      	movs	r3, #0
 8005544:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	76bb      	strb	r3, [r7, #26]
        break;
 800554a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	2b00      	cmp	r3, #0
 8005550:	f000 812e 	beq.w	80057b0 <UART_SetConfig+0x50c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005558:	4a14      	ldr	r2, [pc, #80]	; (80055ac <UART_SetConfig+0x308>)
 800555a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800555e:	461a      	mov	r2, r3
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	fbb3 f3f2 	udiv	r3, r3, r2
 8005566:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	4613      	mov	r3, r2
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	4413      	add	r3, r2
 8005572:	68ba      	ldr	r2, [r7, #8]
 8005574:	429a      	cmp	r2, r3
 8005576:	d305      	bcc.n	8005584 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	429a      	cmp	r2, r3
 8005582:	d915      	bls.n	80055b0 <UART_SetConfig+0x30c>
      {
        ret = HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	76bb      	strb	r3, [r7, #26]
 8005588:	e112      	b.n	80057b0 <UART_SetConfig+0x50c>
 800558a:	bf00      	nop
 800558c:	cfff69f3 	.word	0xcfff69f3
 8005590:	40008000 	.word	0x40008000
 8005594:	40013800 	.word	0x40013800
 8005598:	40021000 	.word	0x40021000
 800559c:	40004400 	.word	0x40004400
 80055a0:	40004800 	.word	0x40004800
 80055a4:	40004c00 	.word	0x40004c00
 80055a8:	00f42400 	.word	0x00f42400
 80055ac:	0800909c 	.word	0x0800909c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	4618      	mov	r0, r3
 80055b4:	f04f 0100 	mov.w	r1, #0
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055bc:	4a86      	ldr	r2, [pc, #536]	; (80057d8 <UART_SetConfig+0x534>)
 80055be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	f04f 0300 	mov.w	r3, #0
 80055c8:	f7fb fb16 	bl	8000bf8 <__aeabi_uldivmod>
 80055cc:	4602      	mov	r2, r0
 80055ce:	460b      	mov	r3, r1
 80055d0:	4610      	mov	r0, r2
 80055d2:	4619      	mov	r1, r3
 80055d4:	f04f 0200 	mov.w	r2, #0
 80055d8:	f04f 0300 	mov.w	r3, #0
 80055dc:	020b      	lsls	r3, r1, #8
 80055de:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80055e2:	0202      	lsls	r2, r0, #8
 80055e4:	6879      	ldr	r1, [r7, #4]
 80055e6:	6849      	ldr	r1, [r1, #4]
 80055e8:	0849      	lsrs	r1, r1, #1
 80055ea:	4608      	mov	r0, r1
 80055ec:	f04f 0100 	mov.w	r1, #0
 80055f0:	1814      	adds	r4, r2, r0
 80055f2:	eb43 0501 	adc.w	r5, r3, r1
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	461a      	mov	r2, r3
 80055fc:	f04f 0300 	mov.w	r3, #0
 8005600:	4620      	mov	r0, r4
 8005602:	4629      	mov	r1, r5
 8005604:	f7fb faf8 	bl	8000bf8 <__aeabi_uldivmod>
 8005608:	4602      	mov	r2, r0
 800560a:	460b      	mov	r3, r1
 800560c:	4613      	mov	r3, r2
 800560e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005616:	d308      	bcc.n	800562a <UART_SetConfig+0x386>
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800561e:	d204      	bcs.n	800562a <UART_SetConfig+0x386>
        {
          huart->Instance->BRR = usartdiv;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	60da      	str	r2, [r3, #12]
 8005628:	e0c2      	b.n	80057b0 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	76bb      	strb	r3, [r7, #26]
 800562e:	e0bf      	b.n	80057b0 <UART_SetConfig+0x50c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	69db      	ldr	r3, [r3, #28]
 8005634:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005638:	d165      	bne.n	8005706 <UART_SetConfig+0x462>
  {
    switch (clocksource)
 800563a:	7efb      	ldrb	r3, [r7, #27]
 800563c:	2b08      	cmp	r3, #8
 800563e:	d828      	bhi.n	8005692 <UART_SetConfig+0x3ee>
 8005640:	a201      	add	r2, pc, #4	; (adr r2, 8005648 <UART_SetConfig+0x3a4>)
 8005642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005646:	bf00      	nop
 8005648:	0800566d 	.word	0x0800566d
 800564c:	08005675 	.word	0x08005675
 8005650:	0800567d 	.word	0x0800567d
 8005654:	08005693 	.word	0x08005693
 8005658:	08005683 	.word	0x08005683
 800565c:	08005693 	.word	0x08005693
 8005660:	08005693 	.word	0x08005693
 8005664:	08005693 	.word	0x08005693
 8005668:	0800568b 	.word	0x0800568b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800566c:	f7fd fe3e 	bl	80032ec <HAL_RCC_GetPCLK1Freq>
 8005670:	6178      	str	r0, [r7, #20]
        break;
 8005672:	e013      	b.n	800569c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005674:	f7fd fe50 	bl	8003318 <HAL_RCC_GetPCLK2Freq>
 8005678:	6178      	str	r0, [r7, #20]
        break;
 800567a:	e00f      	b.n	800569c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800567c:	4b57      	ldr	r3, [pc, #348]	; (80057dc <UART_SetConfig+0x538>)
 800567e:	617b      	str	r3, [r7, #20]
        break;
 8005680:	e00c      	b.n	800569c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005682:	f7fd fdc5 	bl	8003210 <HAL_RCC_GetSysClockFreq>
 8005686:	6178      	str	r0, [r7, #20]
        break;
 8005688:	e008      	b.n	800569c <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800568a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800568e:	617b      	str	r3, [r7, #20]
        break;
 8005690:	e004      	b.n	800569c <UART_SetConfig+0x3f8>
      default:
        pclk = 0U;
 8005692:	2300      	movs	r3, #0
 8005694:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	76bb      	strb	r3, [r7, #26]
        break;
 800569a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f000 8086 	beq.w	80057b0 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a8:	4a4b      	ldr	r2, [pc, #300]	; (80057d8 <UART_SetConfig+0x534>)
 80056aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056ae:	461a      	mov	r2, r3
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80056b6:	005a      	lsls	r2, r3, #1
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	085b      	lsrs	r3, r3, #1
 80056be:	441a      	add	r2, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	2b0f      	cmp	r3, #15
 80056d0:	d916      	bls.n	8005700 <UART_SetConfig+0x45c>
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056d8:	d212      	bcs.n	8005700 <UART_SetConfig+0x45c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	b29b      	uxth	r3, r3
 80056de:	f023 030f 	bic.w	r3, r3, #15
 80056e2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	085b      	lsrs	r3, r3, #1
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	f003 0307 	and.w	r3, r3, #7
 80056ee:	b29a      	uxth	r2, r3
 80056f0:	89fb      	ldrh	r3, [r7, #14]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	89fa      	ldrh	r2, [r7, #14]
 80056fc:	60da      	str	r2, [r3, #12]
 80056fe:	e057      	b.n	80057b0 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	76bb      	strb	r3, [r7, #26]
 8005704:	e054      	b.n	80057b0 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005706:	7efb      	ldrb	r3, [r7, #27]
 8005708:	2b08      	cmp	r3, #8
 800570a:	d828      	bhi.n	800575e <UART_SetConfig+0x4ba>
 800570c:	a201      	add	r2, pc, #4	; (adr r2, 8005714 <UART_SetConfig+0x470>)
 800570e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005712:	bf00      	nop
 8005714:	08005739 	.word	0x08005739
 8005718:	08005741 	.word	0x08005741
 800571c:	08005749 	.word	0x08005749
 8005720:	0800575f 	.word	0x0800575f
 8005724:	0800574f 	.word	0x0800574f
 8005728:	0800575f 	.word	0x0800575f
 800572c:	0800575f 	.word	0x0800575f
 8005730:	0800575f 	.word	0x0800575f
 8005734:	08005757 	.word	0x08005757
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005738:	f7fd fdd8 	bl	80032ec <HAL_RCC_GetPCLK1Freq>
 800573c:	6178      	str	r0, [r7, #20]
        break;
 800573e:	e013      	b.n	8005768 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005740:	f7fd fdea 	bl	8003318 <HAL_RCC_GetPCLK2Freq>
 8005744:	6178      	str	r0, [r7, #20]
        break;
 8005746:	e00f      	b.n	8005768 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005748:	4b24      	ldr	r3, [pc, #144]	; (80057dc <UART_SetConfig+0x538>)
 800574a:	617b      	str	r3, [r7, #20]
        break;
 800574c:	e00c      	b.n	8005768 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800574e:	f7fd fd5f 	bl	8003210 <HAL_RCC_GetSysClockFreq>
 8005752:	6178      	str	r0, [r7, #20]
        break;
 8005754:	e008      	b.n	8005768 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005756:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800575a:	617b      	str	r3, [r7, #20]
        break;
 800575c:	e004      	b.n	8005768 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 800575e:	2300      	movs	r3, #0
 8005760:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	76bb      	strb	r3, [r7, #26]
        break;
 8005766:	bf00      	nop
    }

    if (pclk != 0U)
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d020      	beq.n	80057b0 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005772:	4a19      	ldr	r2, [pc, #100]	; (80057d8 <UART_SetConfig+0x534>)
 8005774:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005778:	461a      	mov	r2, r3
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	fbb3 f2f2 	udiv	r2, r3, r2
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	085b      	lsrs	r3, r3, #1
 8005786:	441a      	add	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005790:	b29b      	uxth	r3, r3
 8005792:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	2b0f      	cmp	r3, #15
 8005798:	d908      	bls.n	80057ac <UART_SetConfig+0x508>
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057a0:	d204      	bcs.n	80057ac <UART_SetConfig+0x508>
      {
        huart->Instance->BRR = usartdiv;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	693a      	ldr	r2, [r7, #16]
 80057a8:	60da      	str	r2, [r3, #12]
 80057aa:	e001      	b.n	80057b0 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80057cc:	7ebb      	ldrb	r3, [r7, #26]
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3720      	adds	r7, #32
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bdb0      	pop	{r4, r5, r7, pc}
 80057d6:	bf00      	nop
 80057d8:	0800909c 	.word	0x0800909c
 80057dc:	00f42400 	.word	0x00f42400

080057e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ec:	f003 0301 	and.w	r3, r3, #1
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00a      	beq.n	800580a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	430a      	orrs	r2, r1
 8005808:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00a      	beq.n	800582c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005830:	f003 0304 	and.w	r3, r3, #4
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00a      	beq.n	800584e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005852:	f003 0308 	and.w	r3, r3, #8
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00a      	beq.n	8005870 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005874:	f003 0310 	and.w	r3, r3, #16
 8005878:	2b00      	cmp	r3, #0
 800587a:	d00a      	beq.n	8005892 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	430a      	orrs	r2, r1
 8005890:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005896:	f003 0320 	and.w	r3, r3, #32
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00a      	beq.n	80058b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	430a      	orrs	r2, r1
 80058b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d01a      	beq.n	80058f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	430a      	orrs	r2, r1
 80058d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058de:	d10a      	bne.n	80058f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	430a      	orrs	r2, r1
 80058f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00a      	beq.n	8005918 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	430a      	orrs	r2, r1
 8005916:	605a      	str	r2, [r3, #4]
  }
}
 8005918:	bf00      	nop
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b086      	sub	sp, #24
 8005928:	af02      	add	r7, sp, #8
 800592a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005934:	f7fc f972 	bl	8001c1c <HAL_GetTick>
 8005938:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0308 	and.w	r3, r3, #8
 8005944:	2b08      	cmp	r3, #8
 8005946:	d10e      	bne.n	8005966 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005948:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 f82f 	bl	80059ba <UART_WaitOnFlagUntilTimeout>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e025      	b.n	80059b2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0304 	and.w	r3, r3, #4
 8005970:	2b04      	cmp	r3, #4
 8005972:	d10e      	bne.n	8005992 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005974:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005978:	9300      	str	r3, [sp, #0]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f819 	bl	80059ba <UART_WaitOnFlagUntilTimeout>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e00f      	b.n	80059b2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2220      	movs	r2, #32
 8005996:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2220      	movs	r2, #32
 800599e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}

080059ba <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b084      	sub	sp, #16
 80059be:	af00      	add	r7, sp, #0
 80059c0:	60f8      	str	r0, [r7, #12]
 80059c2:	60b9      	str	r1, [r7, #8]
 80059c4:	603b      	str	r3, [r7, #0]
 80059c6:	4613      	mov	r3, r2
 80059c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ca:	e062      	b.n	8005a92 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d2:	d05e      	beq.n	8005a92 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059d4:	f7fc f922 	bl	8001c1c <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	69ba      	ldr	r2, [r7, #24]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d302      	bcc.n	80059ea <UART_WaitOnFlagUntilTimeout+0x30>
 80059e4:	69bb      	ldr	r3, [r7, #24]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d11d      	bne.n	8005a26 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80059f8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	689a      	ldr	r2, [r3, #8]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f022 0201 	bic.w	r2, r2, #1
 8005a08:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2220      	movs	r2, #32
 8005a0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2220      	movs	r2, #32
 8005a16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	e045      	b.n	8005ab2 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d02e      	beq.n	8005a92 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	69db      	ldr	r3, [r3, #28]
 8005a3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a42:	d126      	bne.n	8005a92 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a4c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005a5c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 0201 	bic.w	r2, r2, #1
 8005a6c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2220      	movs	r2, #32
 8005a72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2220      	movs	r2, #32
 8005a7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2220      	movs	r2, #32
 8005a82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e00f      	b.n	8005ab2 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	69da      	ldr	r2, [r3, #28]
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	68ba      	ldr	r2, [r7, #8]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	bf0c      	ite	eq
 8005aa2:	2301      	moveq	r3, #1
 8005aa4:	2300      	movne	r3, #0
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	461a      	mov	r2, r3
 8005aaa:	79fb      	ldrb	r3, [r7, #7]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d08d      	beq.n	80059cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
	...

08005abc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	88fa      	ldrh	r2, [r7, #6]
 8005ad4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	88fa      	ldrh	r2, [r7, #6]
 8005adc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aee:	d10e      	bne.n	8005b0e <UART_Start_Receive_IT+0x52>
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d105      	bne.n	8005b04 <UART_Start_Receive_IT+0x48>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005afe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005b02:	e02d      	b.n	8005b60 <UART_Start_Receive_IT+0xa4>
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	22ff      	movs	r2, #255	; 0xff
 8005b08:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005b0c:	e028      	b.n	8005b60 <UART_Start_Receive_IT+0xa4>
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d10d      	bne.n	8005b32 <UART_Start_Receive_IT+0x76>
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d104      	bne.n	8005b28 <UART_Start_Receive_IT+0x6c>
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	22ff      	movs	r2, #255	; 0xff
 8005b22:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005b26:	e01b      	b.n	8005b60 <UART_Start_Receive_IT+0xa4>
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	227f      	movs	r2, #127	; 0x7f
 8005b2c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005b30:	e016      	b.n	8005b60 <UART_Start_Receive_IT+0xa4>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b3a:	d10d      	bne.n	8005b58 <UART_Start_Receive_IT+0x9c>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d104      	bne.n	8005b4e <UART_Start_Receive_IT+0x92>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	227f      	movs	r2, #127	; 0x7f
 8005b48:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005b4c:	e008      	b.n	8005b60 <UART_Start_Receive_IT+0xa4>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	223f      	movs	r2, #63	; 0x3f
 8005b52:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005b56:	e003      	b.n	8005b60 <UART_Start_Receive_IT+0xa4>
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2222      	movs	r2, #34	; 0x22
 8005b6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689a      	ldr	r2, [r3, #8]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f042 0201 	orr.w	r2, r2, #1
 8005b7e:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b88:	d12a      	bne.n	8005be0 <UART_Start_Receive_IT+0x124>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005b90:	88fa      	ldrh	r2, [r7, #6]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d324      	bcc.n	8005be0 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b9e:	d107      	bne.n	8005bb0 <UART_Start_Receive_IT+0xf4>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d103      	bne.n	8005bb0 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	4a1f      	ldr	r2, [pc, #124]	; (8005c28 <UART_Start_Receive_IT+0x16c>)
 8005bac:	671a      	str	r2, [r3, #112]	; 0x70
 8005bae:	e002      	b.n	8005bb6 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	4a1e      	ldr	r2, [pc, #120]	; (8005c2c <UART_Start_Receive_IT+0x170>)
 8005bb4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bcc:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	689a      	ldr	r2, [r3, #8]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005bdc:	609a      	str	r2, [r3, #8]
 8005bde:	e01b      	b.n	8005c18 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005be8:	d107      	bne.n	8005bfa <UART_Start_Receive_IT+0x13e>
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d103      	bne.n	8005bfa <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	4a0e      	ldr	r2, [pc, #56]	; (8005c30 <UART_Start_Receive_IT+0x174>)
 8005bf6:	671a      	str	r2, [r3, #112]	; 0x70
 8005bf8:	e002      	b.n	8005c00 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	4a0d      	ldr	r2, [pc, #52]	; (8005c34 <UART_Start_Receive_IT+0x178>)
 8005bfe:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8005c16:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3714      	adds	r7, #20
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	080060b1 	.word	0x080060b1
 8005c2c:	08005ead 	.word	0x08005ead
 8005c30:	08005dd5 	.word	0x08005dd5
 8005c34:	08005cfd 	.word	0x08005cfd

08005c38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005c4e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	6812      	ldr	r2, [r2, #0]
 8005c5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c5e:	f023 0301 	bic.w	r3, r3, #1
 8005c62:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d107      	bne.n	8005c7c <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0210 	bic.w	r2, r2, #16
 8005c7a:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2220      	movs	r2, #32
 8005c80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	671a      	str	r2, [r3, #112]	; 0x70
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005cba:	68f8      	ldr	r0, [r7, #12]
 8005cbc:	f7ff fadc 	bl	8005278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cc0:	bf00      	nop
 8005cc2:	3710      	adds	r7, #16
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cde:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f7ff fab8 	bl	8005264 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cf4:	bf00      	nop
 8005cf6:	3708      	adds	r7, #8
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005d0a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d12:	2b22      	cmp	r3, #34	; 0x22
 8005d14:	d152      	bne.n	8005dbc <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005d1e:	89bb      	ldrh	r3, [r7, #12]
 8005d20:	b2d9      	uxtb	r1, r3
 8005d22:	89fb      	ldrh	r3, [r7, #14]
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d2a:	400a      	ands	r2, r1
 8005d2c:	b2d2      	uxtb	r2, r2
 8005d2e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d34:	1c5a      	adds	r2, r3, #1
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	3b01      	subs	r3, #1
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d139      	bne.n	8005dcc <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005d66:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689a      	ldr	r2, [r3, #8]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f022 0201 	bic.w	r2, r2, #1
 8005d76:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2220      	movs	r2, #32
 8005d7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d10f      	bne.n	8005dae <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f022 0210 	bic.w	r2, r2, #16
 8005d9c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005da4:	4619      	mov	r1, r3
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f7ff fa70 	bl	800528c <HAL_UARTEx_RxEventCallback>
 8005dac:	e002      	b.n	8005db4 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f7fb fe74 	bl	8001a9c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005dba:	e007      	b.n	8005dcc <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	699a      	ldr	r2, [r3, #24]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f042 0208 	orr.w	r2, r2, #8
 8005dca:	619a      	str	r2, [r3, #24]
}
 8005dcc:	bf00      	nop
 8005dce:	3710      	adds	r7, #16
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005de2:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dea:	2b22      	cmp	r3, #34	; 0x22
 8005dec:	d152      	bne.n	8005e94 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df4:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dfa:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8005dfc:	89ba      	ldrh	r2, [r7, #12]
 8005dfe:	89fb      	ldrh	r3, [r7, #14]
 8005e00:	4013      	ands	r3, r2
 8005e02:	b29a      	uxth	r2, r3
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e0c:	1c9a      	adds	r2, r3, #2
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	b29a      	uxth	r2, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d139      	bne.n	8005ea4 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005e3e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f022 0201 	bic.w	r2, r2, #1
 8005e4e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2220      	movs	r2, #32
 8005e54:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d10f      	bne.n	8005e86 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f022 0210 	bic.w	r2, r2, #16
 8005e74:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f7ff fa04 	bl	800528c <HAL_UARTEx_RxEventCallback>
 8005e84:	e002      	b.n	8005e8c <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f7fb fe08 	bl	8001a9c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e92:	e007      	b.n	8005ea4 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	699a      	ldr	r2, [r3, #24]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f042 0208 	orr.w	r2, r2, #8
 8005ea2:	619a      	str	r2, [r3, #24]
}
 8005ea4:	bf00      	nop
 8005ea6:	3710      	adds	r7, #16
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b088      	sub	sp, #32
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005eba:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eda:	2b22      	cmp	r3, #34	; 0x22
 8005edc:	f040 80da 	bne.w	8006094 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005ee6:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005ee8:	e0aa      	b.n	8006040 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef0:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005ef2:	89bb      	ldrh	r3, [r7, #12]
 8005ef4:	b2d9      	uxtb	r1, r3
 8005ef6:	8b7b      	ldrh	r3, [r7, #26]
 8005ef8:	b2da      	uxtb	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005efe:	400a      	ands	r2, r1
 8005f00:	b2d2      	uxtb	r2, r2
 8005f02:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	3b01      	subs	r3, #1
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	69db      	ldr	r3, [r3, #28]
 8005f26:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	f003 0307 	and.w	r3, r3, #7
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d04d      	beq.n	8005fce <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	f003 0301 	and.w	r3, r3, #1
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d010      	beq.n	8005f5e <UART_RxISR_8BIT_FIFOEN+0xb2>
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00b      	beq.n	8005f5e <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f54:	f043 0201 	orr.w	r2, r3, #1
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	f003 0302 	and.w	r3, r3, #2
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d010      	beq.n	8005f8a <UART_RxISR_8BIT_FIFOEN+0xde>
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00b      	beq.n	8005f8a <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2202      	movs	r2, #2
 8005f78:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f80:	f043 0204 	orr.w	r2, r3, #4
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	f003 0304 	and.w	r3, r3, #4
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d010      	beq.n	8005fb6 <UART_RxISR_8BIT_FIFOEN+0x10a>
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	f003 0301 	and.w	r3, r3, #1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d00b      	beq.n	8005fb6 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2204      	movs	r2, #4
 8005fa4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fac:	f043 0202 	orr.w	r2, r3, #2
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d006      	beq.n	8005fce <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f7ff f959 	bl	8005278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d132      	bne.n	8006040 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005fe8:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	6812      	ldr	r2, [r2, #0]
 8005ff4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ff8:	f023 0301 	bic.w	r3, r3, #1
 8005ffc:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2220      	movs	r2, #32
 8006002:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006010:	2b01      	cmp	r3, #1
 8006012:	d10f      	bne.n	8006034 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f022 0210 	bic.w	r2, r2, #16
 8006022:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800602a:	4619      	mov	r1, r3
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f7ff f92d 	bl	800528c <HAL_UARTEx_RxEventCallback>
 8006032:	e002      	b.n	800603a <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f7fb fd31 	bl	8001a9c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006040:	89fb      	ldrh	r3, [r7, #14]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d005      	beq.n	8006052 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	f003 0320 	and.w	r3, r3, #32
 800604c:	2b00      	cmp	r3, #0
 800604e:	f47f af4c 	bne.w	8005eea <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006058:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800605a:	897b      	ldrh	r3, [r7, #10]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d021      	beq.n	80060a4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006066:	897a      	ldrh	r2, [r7, #10]
 8006068:	429a      	cmp	r2, r3
 800606a:	d21b      	bcs.n	80060a4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	689a      	ldr	r2, [r3, #8]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800607a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a0b      	ldr	r2, [pc, #44]	; (80060ac <UART_RxISR_8BIT_FIFOEN+0x200>)
 8006080:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f042 0220 	orr.w	r2, r2, #32
 8006090:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006092:	e007      	b.n	80060a4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	699a      	ldr	r2, [r3, #24]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f042 0208 	orr.w	r2, r2, #8
 80060a2:	619a      	str	r2, [r3, #24]
}
 80060a4:	bf00      	nop
 80060a6:	3720      	adds	r7, #32
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}
 80060ac:	08005cfd 	.word	0x08005cfd

080060b0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b08a      	sub	sp, #40	; 0x28
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80060be:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	69db      	ldr	r3, [r3, #28]
 80060c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060de:	2b22      	cmp	r3, #34	; 0x22
 80060e0:	f040 80da 	bne.w	8006298 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80060ea:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80060ec:	e0aa      	b.n	8006244 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f4:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060fa:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 80060fc:	8aba      	ldrh	r2, [r7, #20]
 80060fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006100:	4013      	ands	r3, r2
 8006102:	b29a      	uxth	r2, r3
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800610c:	1c9a      	adds	r2, r3, #2
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006118:	b29b      	uxth	r3, r3
 800611a:	3b01      	subs	r3, #1
 800611c:	b29a      	uxth	r2, r3
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	69db      	ldr	r3, [r3, #28]
 800612a:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800612c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612e:	f003 0307 	and.w	r3, r3, #7
 8006132:	2b00      	cmp	r3, #0
 8006134:	d04d      	beq.n	80061d2 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006138:	f003 0301 	and.w	r3, r3, #1
 800613c:	2b00      	cmp	r3, #0
 800613e:	d010      	beq.n	8006162 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00b      	beq.n	8006162 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2201      	movs	r2, #1
 8006150:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006158:	f043 0201 	orr.w	r2, r3, #1
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006164:	f003 0302 	and.w	r3, r3, #2
 8006168:	2b00      	cmp	r3, #0
 800616a:	d010      	beq.n	800618e <UART_RxISR_16BIT_FIFOEN+0xde>
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	f003 0301 	and.w	r3, r3, #1
 8006172:	2b00      	cmp	r3, #0
 8006174:	d00b      	beq.n	800618e <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2202      	movs	r2, #2
 800617c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006184:	f043 0204 	orr.w	r2, r3, #4
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800618e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006190:	f003 0304 	and.w	r3, r3, #4
 8006194:	2b00      	cmp	r3, #0
 8006196:	d010      	beq.n	80061ba <UART_RxISR_16BIT_FIFOEN+0x10a>
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d00b      	beq.n	80061ba <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2204      	movs	r2, #4
 80061a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061b0:	f043 0202 	orr.w	r2, r3, #2
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d006      	beq.n	80061d2 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f7ff f857 	bl	8005278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80061d8:	b29b      	uxth	r3, r3
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d132      	bne.n	8006244 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061ec:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	6812      	ldr	r2, [r2, #0]
 80061f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061fc:	f023 0301 	bic.w	r3, r3, #1
 8006200:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2220      	movs	r2, #32
 8006206:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006214:	2b01      	cmp	r3, #1
 8006216:	d10f      	bne.n	8006238 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 0210 	bic.w	r2, r2, #16
 8006226:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800622e:	4619      	mov	r1, r3
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f7ff f82b 	bl	800528c <HAL_UARTEx_RxEventCallback>
 8006236:	e002      	b.n	800623e <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f7fb fc2f 	bl	8001a9c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006244:	8afb      	ldrh	r3, [r7, #22]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d005      	beq.n	8006256 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800624a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800624c:	f003 0320 	and.w	r3, r3, #32
 8006250:	2b00      	cmp	r3, #0
 8006252:	f47f af4c 	bne.w	80060ee <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800625c:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800625e:	89fb      	ldrh	r3, [r7, #14]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d021      	beq.n	80062a8 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800626a:	89fa      	ldrh	r2, [r7, #14]
 800626c:	429a      	cmp	r2, r3
 800626e:	d21b      	bcs.n	80062a8 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689a      	ldr	r2, [r3, #8]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800627e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	4a0b      	ldr	r2, [pc, #44]	; (80062b0 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8006284:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f042 0220 	orr.w	r2, r2, #32
 8006294:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006296:	e007      	b.n	80062a8 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	699a      	ldr	r2, [r3, #24]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f042 0208 	orr.w	r2, r2, #8
 80062a6:	619a      	str	r2, [r3, #24]
}
 80062a8:	bf00      	nop
 80062aa:	3728      	adds	r7, #40	; 0x28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	08005dd5 	.word	0x08005dd5

080062b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b085      	sub	sp, #20
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d101      	bne.n	8006306 <HAL_UARTEx_DisableFifoMode+0x16>
 8006302:	2302      	movs	r3, #2
 8006304:	e027      	b.n	8006356 <HAL_UARTEx_DisableFifoMode+0x66>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2224      	movs	r2, #36	; 0x24
 8006312:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f022 0201 	bic.w	r2, r2, #1
 800632c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006334:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2220      	movs	r2, #32
 8006348:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	3714      	adds	r7, #20
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr

08006362 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006362:	b580      	push	{r7, lr}
 8006364:	b084      	sub	sp, #16
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
 800636a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006372:	2b01      	cmp	r3, #1
 8006374:	d101      	bne.n	800637a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006376:	2302      	movs	r3, #2
 8006378:	e02d      	b.n	80063d6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2224      	movs	r2, #36	; 0x24
 8006386:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f022 0201 	bic.w	r2, r2, #1
 80063a0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	683a      	ldr	r2, [r7, #0]
 80063b2:	430a      	orrs	r2, r1
 80063b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 f850 	bl	800645c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2220      	movs	r2, #32
 80063c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80063d4:	2300      	movs	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3710      	adds	r7, #16
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b084      	sub	sp, #16
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
 80063e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d101      	bne.n	80063f6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80063f2:	2302      	movs	r3, #2
 80063f4:	e02d      	b.n	8006452 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2224      	movs	r2, #36	; 0x24
 8006402:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0201 	bic.w	r2, r2, #1
 800641c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	430a      	orrs	r2, r1
 8006430:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f000 f812 	bl	800645c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68fa      	ldr	r2, [r7, #12]
 800643e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2220      	movs	r2, #32
 8006444:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
	...

0800645c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006468:	2b00      	cmp	r3, #0
 800646a:	d108      	bne.n	800647e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800647c:	e031      	b.n	80064e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800647e:	2308      	movs	r3, #8
 8006480:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006482:	2308      	movs	r3, #8
 8006484:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	0e5b      	lsrs	r3, r3, #25
 800648e:	b2db      	uxtb	r3, r3
 8006490:	f003 0307 	and.w	r3, r3, #7
 8006494:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	0f5b      	lsrs	r3, r3, #29
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	f003 0307 	and.w	r3, r3, #7
 80064a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80064a6:	7bbb      	ldrb	r3, [r7, #14]
 80064a8:	7b3a      	ldrb	r2, [r7, #12]
 80064aa:	4911      	ldr	r1, [pc, #68]	; (80064f0 <UARTEx_SetNbDataToProcess+0x94>)
 80064ac:	5c8a      	ldrb	r2, [r1, r2]
 80064ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80064b2:	7b3a      	ldrb	r2, [r7, #12]
 80064b4:	490f      	ldr	r1, [pc, #60]	; (80064f4 <UARTEx_SetNbDataToProcess+0x98>)
 80064b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80064b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80064bc:	b29a      	uxth	r2, r3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064c4:	7bfb      	ldrb	r3, [r7, #15]
 80064c6:	7b7a      	ldrb	r2, [r7, #13]
 80064c8:	4909      	ldr	r1, [pc, #36]	; (80064f0 <UARTEx_SetNbDataToProcess+0x94>)
 80064ca:	5c8a      	ldrb	r2, [r1, r2]
 80064cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80064d0:	7b7a      	ldrb	r2, [r7, #13]
 80064d2:	4908      	ldr	r1, [pc, #32]	; (80064f4 <UARTEx_SetNbDataToProcess+0x98>)
 80064d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80064da:	b29a      	uxth	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80064e2:	bf00      	nop
 80064e4:	3714      	adds	r7, #20
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop
 80064f0:	080090b4 	.word	0x080090b4
 80064f4:	080090bc 	.word	0x080090bc

080064f8 <__errno>:
 80064f8:	4b01      	ldr	r3, [pc, #4]	; (8006500 <__errno+0x8>)
 80064fa:	6818      	ldr	r0, [r3, #0]
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	2000002c 	.word	0x2000002c

08006504 <__libc_init_array>:
 8006504:	b570      	push	{r4, r5, r6, lr}
 8006506:	4d0d      	ldr	r5, [pc, #52]	; (800653c <__libc_init_array+0x38>)
 8006508:	4c0d      	ldr	r4, [pc, #52]	; (8006540 <__libc_init_array+0x3c>)
 800650a:	1b64      	subs	r4, r4, r5
 800650c:	10a4      	asrs	r4, r4, #2
 800650e:	2600      	movs	r6, #0
 8006510:	42a6      	cmp	r6, r4
 8006512:	d109      	bne.n	8006528 <__libc_init_array+0x24>
 8006514:	4d0b      	ldr	r5, [pc, #44]	; (8006544 <__libc_init_array+0x40>)
 8006516:	4c0c      	ldr	r4, [pc, #48]	; (8006548 <__libc_init_array+0x44>)
 8006518:	f002 fd7e 	bl	8009018 <_init>
 800651c:	1b64      	subs	r4, r4, r5
 800651e:	10a4      	asrs	r4, r4, #2
 8006520:	2600      	movs	r6, #0
 8006522:	42a6      	cmp	r6, r4
 8006524:	d105      	bne.n	8006532 <__libc_init_array+0x2e>
 8006526:	bd70      	pop	{r4, r5, r6, pc}
 8006528:	f855 3b04 	ldr.w	r3, [r5], #4
 800652c:	4798      	blx	r3
 800652e:	3601      	adds	r6, #1
 8006530:	e7ee      	b.n	8006510 <__libc_init_array+0xc>
 8006532:	f855 3b04 	ldr.w	r3, [r5], #4
 8006536:	4798      	blx	r3
 8006538:	3601      	adds	r6, #1
 800653a:	e7f2      	b.n	8006522 <__libc_init_array+0x1e>
 800653c:	080094ac 	.word	0x080094ac
 8006540:	080094ac 	.word	0x080094ac
 8006544:	080094ac 	.word	0x080094ac
 8006548:	080094b0 	.word	0x080094b0

0800654c <memcpy>:
 800654c:	440a      	add	r2, r1
 800654e:	4291      	cmp	r1, r2
 8006550:	f100 33ff 	add.w	r3, r0, #4294967295
 8006554:	d100      	bne.n	8006558 <memcpy+0xc>
 8006556:	4770      	bx	lr
 8006558:	b510      	push	{r4, lr}
 800655a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800655e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006562:	4291      	cmp	r1, r2
 8006564:	d1f9      	bne.n	800655a <memcpy+0xe>
 8006566:	bd10      	pop	{r4, pc}

08006568 <memset>:
 8006568:	4402      	add	r2, r0
 800656a:	4603      	mov	r3, r0
 800656c:	4293      	cmp	r3, r2
 800656e:	d100      	bne.n	8006572 <memset+0xa>
 8006570:	4770      	bx	lr
 8006572:	f803 1b01 	strb.w	r1, [r3], #1
 8006576:	e7f9      	b.n	800656c <memset+0x4>

08006578 <__cvt>:
 8006578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800657c:	ec55 4b10 	vmov	r4, r5, d0
 8006580:	2d00      	cmp	r5, #0
 8006582:	460e      	mov	r6, r1
 8006584:	4619      	mov	r1, r3
 8006586:	462b      	mov	r3, r5
 8006588:	bfbb      	ittet	lt
 800658a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800658e:	461d      	movlt	r5, r3
 8006590:	2300      	movge	r3, #0
 8006592:	232d      	movlt	r3, #45	; 0x2d
 8006594:	700b      	strb	r3, [r1, #0]
 8006596:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006598:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800659c:	4691      	mov	r9, r2
 800659e:	f023 0820 	bic.w	r8, r3, #32
 80065a2:	bfbc      	itt	lt
 80065a4:	4622      	movlt	r2, r4
 80065a6:	4614      	movlt	r4, r2
 80065a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065ac:	d005      	beq.n	80065ba <__cvt+0x42>
 80065ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80065b2:	d100      	bne.n	80065b6 <__cvt+0x3e>
 80065b4:	3601      	adds	r6, #1
 80065b6:	2102      	movs	r1, #2
 80065b8:	e000      	b.n	80065bc <__cvt+0x44>
 80065ba:	2103      	movs	r1, #3
 80065bc:	ab03      	add	r3, sp, #12
 80065be:	9301      	str	r3, [sp, #4]
 80065c0:	ab02      	add	r3, sp, #8
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	ec45 4b10 	vmov	d0, r4, r5
 80065c8:	4653      	mov	r3, sl
 80065ca:	4632      	mov	r2, r6
 80065cc:	f000 fe18 	bl	8007200 <_dtoa_r>
 80065d0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80065d4:	4607      	mov	r7, r0
 80065d6:	d102      	bne.n	80065de <__cvt+0x66>
 80065d8:	f019 0f01 	tst.w	r9, #1
 80065dc:	d022      	beq.n	8006624 <__cvt+0xac>
 80065de:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065e2:	eb07 0906 	add.w	r9, r7, r6
 80065e6:	d110      	bne.n	800660a <__cvt+0x92>
 80065e8:	783b      	ldrb	r3, [r7, #0]
 80065ea:	2b30      	cmp	r3, #48	; 0x30
 80065ec:	d10a      	bne.n	8006604 <__cvt+0x8c>
 80065ee:	2200      	movs	r2, #0
 80065f0:	2300      	movs	r3, #0
 80065f2:	4620      	mov	r0, r4
 80065f4:	4629      	mov	r1, r5
 80065f6:	f7fa fa8f 	bl	8000b18 <__aeabi_dcmpeq>
 80065fa:	b918      	cbnz	r0, 8006604 <__cvt+0x8c>
 80065fc:	f1c6 0601 	rsb	r6, r6, #1
 8006600:	f8ca 6000 	str.w	r6, [sl]
 8006604:	f8da 3000 	ldr.w	r3, [sl]
 8006608:	4499      	add	r9, r3
 800660a:	2200      	movs	r2, #0
 800660c:	2300      	movs	r3, #0
 800660e:	4620      	mov	r0, r4
 8006610:	4629      	mov	r1, r5
 8006612:	f7fa fa81 	bl	8000b18 <__aeabi_dcmpeq>
 8006616:	b108      	cbz	r0, 800661c <__cvt+0xa4>
 8006618:	f8cd 900c 	str.w	r9, [sp, #12]
 800661c:	2230      	movs	r2, #48	; 0x30
 800661e:	9b03      	ldr	r3, [sp, #12]
 8006620:	454b      	cmp	r3, r9
 8006622:	d307      	bcc.n	8006634 <__cvt+0xbc>
 8006624:	9b03      	ldr	r3, [sp, #12]
 8006626:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006628:	1bdb      	subs	r3, r3, r7
 800662a:	4638      	mov	r0, r7
 800662c:	6013      	str	r3, [r2, #0]
 800662e:	b004      	add	sp, #16
 8006630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006634:	1c59      	adds	r1, r3, #1
 8006636:	9103      	str	r1, [sp, #12]
 8006638:	701a      	strb	r2, [r3, #0]
 800663a:	e7f0      	b.n	800661e <__cvt+0xa6>

0800663c <__exponent>:
 800663c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800663e:	4603      	mov	r3, r0
 8006640:	2900      	cmp	r1, #0
 8006642:	bfb8      	it	lt
 8006644:	4249      	neglt	r1, r1
 8006646:	f803 2b02 	strb.w	r2, [r3], #2
 800664a:	bfb4      	ite	lt
 800664c:	222d      	movlt	r2, #45	; 0x2d
 800664e:	222b      	movge	r2, #43	; 0x2b
 8006650:	2909      	cmp	r1, #9
 8006652:	7042      	strb	r2, [r0, #1]
 8006654:	dd2a      	ble.n	80066ac <__exponent+0x70>
 8006656:	f10d 0407 	add.w	r4, sp, #7
 800665a:	46a4      	mov	ip, r4
 800665c:	270a      	movs	r7, #10
 800665e:	46a6      	mov	lr, r4
 8006660:	460a      	mov	r2, r1
 8006662:	fb91 f6f7 	sdiv	r6, r1, r7
 8006666:	fb07 1516 	mls	r5, r7, r6, r1
 800666a:	3530      	adds	r5, #48	; 0x30
 800666c:	2a63      	cmp	r2, #99	; 0x63
 800666e:	f104 34ff 	add.w	r4, r4, #4294967295
 8006672:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006676:	4631      	mov	r1, r6
 8006678:	dcf1      	bgt.n	800665e <__exponent+0x22>
 800667a:	3130      	adds	r1, #48	; 0x30
 800667c:	f1ae 0502 	sub.w	r5, lr, #2
 8006680:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006684:	1c44      	adds	r4, r0, #1
 8006686:	4629      	mov	r1, r5
 8006688:	4561      	cmp	r1, ip
 800668a:	d30a      	bcc.n	80066a2 <__exponent+0x66>
 800668c:	f10d 0209 	add.w	r2, sp, #9
 8006690:	eba2 020e 	sub.w	r2, r2, lr
 8006694:	4565      	cmp	r5, ip
 8006696:	bf88      	it	hi
 8006698:	2200      	movhi	r2, #0
 800669a:	4413      	add	r3, r2
 800669c:	1a18      	subs	r0, r3, r0
 800669e:	b003      	add	sp, #12
 80066a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066a6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80066aa:	e7ed      	b.n	8006688 <__exponent+0x4c>
 80066ac:	2330      	movs	r3, #48	; 0x30
 80066ae:	3130      	adds	r1, #48	; 0x30
 80066b0:	7083      	strb	r3, [r0, #2]
 80066b2:	70c1      	strb	r1, [r0, #3]
 80066b4:	1d03      	adds	r3, r0, #4
 80066b6:	e7f1      	b.n	800669c <__exponent+0x60>

080066b8 <_printf_float>:
 80066b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066bc:	ed2d 8b02 	vpush	{d8}
 80066c0:	b08d      	sub	sp, #52	; 0x34
 80066c2:	460c      	mov	r4, r1
 80066c4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80066c8:	4616      	mov	r6, r2
 80066ca:	461f      	mov	r7, r3
 80066cc:	4605      	mov	r5, r0
 80066ce:	f001 fd3b 	bl	8008148 <_localeconv_r>
 80066d2:	f8d0 a000 	ldr.w	sl, [r0]
 80066d6:	4650      	mov	r0, sl
 80066d8:	f7f9 fda2 	bl	8000220 <strlen>
 80066dc:	2300      	movs	r3, #0
 80066de:	930a      	str	r3, [sp, #40]	; 0x28
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	9305      	str	r3, [sp, #20]
 80066e4:	f8d8 3000 	ldr.w	r3, [r8]
 80066e8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80066ec:	3307      	adds	r3, #7
 80066ee:	f023 0307 	bic.w	r3, r3, #7
 80066f2:	f103 0208 	add.w	r2, r3, #8
 80066f6:	f8c8 2000 	str.w	r2, [r8]
 80066fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006702:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006706:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800670a:	9307      	str	r3, [sp, #28]
 800670c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006710:	ee08 0a10 	vmov	s16, r0
 8006714:	4b9f      	ldr	r3, [pc, #636]	; (8006994 <_printf_float+0x2dc>)
 8006716:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800671a:	f04f 32ff 	mov.w	r2, #4294967295
 800671e:	f7fa fa2d 	bl	8000b7c <__aeabi_dcmpun>
 8006722:	bb88      	cbnz	r0, 8006788 <_printf_float+0xd0>
 8006724:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006728:	4b9a      	ldr	r3, [pc, #616]	; (8006994 <_printf_float+0x2dc>)
 800672a:	f04f 32ff 	mov.w	r2, #4294967295
 800672e:	f7fa fa07 	bl	8000b40 <__aeabi_dcmple>
 8006732:	bb48      	cbnz	r0, 8006788 <_printf_float+0xd0>
 8006734:	2200      	movs	r2, #0
 8006736:	2300      	movs	r3, #0
 8006738:	4640      	mov	r0, r8
 800673a:	4649      	mov	r1, r9
 800673c:	f7fa f9f6 	bl	8000b2c <__aeabi_dcmplt>
 8006740:	b110      	cbz	r0, 8006748 <_printf_float+0x90>
 8006742:	232d      	movs	r3, #45	; 0x2d
 8006744:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006748:	4b93      	ldr	r3, [pc, #588]	; (8006998 <_printf_float+0x2e0>)
 800674a:	4894      	ldr	r0, [pc, #592]	; (800699c <_printf_float+0x2e4>)
 800674c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006750:	bf94      	ite	ls
 8006752:	4698      	movls	r8, r3
 8006754:	4680      	movhi	r8, r0
 8006756:	2303      	movs	r3, #3
 8006758:	6123      	str	r3, [r4, #16]
 800675a:	9b05      	ldr	r3, [sp, #20]
 800675c:	f023 0204 	bic.w	r2, r3, #4
 8006760:	6022      	str	r2, [r4, #0]
 8006762:	f04f 0900 	mov.w	r9, #0
 8006766:	9700      	str	r7, [sp, #0]
 8006768:	4633      	mov	r3, r6
 800676a:	aa0b      	add	r2, sp, #44	; 0x2c
 800676c:	4621      	mov	r1, r4
 800676e:	4628      	mov	r0, r5
 8006770:	f000 f9d8 	bl	8006b24 <_printf_common>
 8006774:	3001      	adds	r0, #1
 8006776:	f040 8090 	bne.w	800689a <_printf_float+0x1e2>
 800677a:	f04f 30ff 	mov.w	r0, #4294967295
 800677e:	b00d      	add	sp, #52	; 0x34
 8006780:	ecbd 8b02 	vpop	{d8}
 8006784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006788:	4642      	mov	r2, r8
 800678a:	464b      	mov	r3, r9
 800678c:	4640      	mov	r0, r8
 800678e:	4649      	mov	r1, r9
 8006790:	f7fa f9f4 	bl	8000b7c <__aeabi_dcmpun>
 8006794:	b140      	cbz	r0, 80067a8 <_printf_float+0xf0>
 8006796:	464b      	mov	r3, r9
 8006798:	2b00      	cmp	r3, #0
 800679a:	bfbc      	itt	lt
 800679c:	232d      	movlt	r3, #45	; 0x2d
 800679e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80067a2:	487f      	ldr	r0, [pc, #508]	; (80069a0 <_printf_float+0x2e8>)
 80067a4:	4b7f      	ldr	r3, [pc, #508]	; (80069a4 <_printf_float+0x2ec>)
 80067a6:	e7d1      	b.n	800674c <_printf_float+0x94>
 80067a8:	6863      	ldr	r3, [r4, #4]
 80067aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80067ae:	9206      	str	r2, [sp, #24]
 80067b0:	1c5a      	adds	r2, r3, #1
 80067b2:	d13f      	bne.n	8006834 <_printf_float+0x17c>
 80067b4:	2306      	movs	r3, #6
 80067b6:	6063      	str	r3, [r4, #4]
 80067b8:	9b05      	ldr	r3, [sp, #20]
 80067ba:	6861      	ldr	r1, [r4, #4]
 80067bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80067c0:	2300      	movs	r3, #0
 80067c2:	9303      	str	r3, [sp, #12]
 80067c4:	ab0a      	add	r3, sp, #40	; 0x28
 80067c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80067ca:	ab09      	add	r3, sp, #36	; 0x24
 80067cc:	ec49 8b10 	vmov	d0, r8, r9
 80067d0:	9300      	str	r3, [sp, #0]
 80067d2:	6022      	str	r2, [r4, #0]
 80067d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80067d8:	4628      	mov	r0, r5
 80067da:	f7ff fecd 	bl	8006578 <__cvt>
 80067de:	9b06      	ldr	r3, [sp, #24]
 80067e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067e2:	2b47      	cmp	r3, #71	; 0x47
 80067e4:	4680      	mov	r8, r0
 80067e6:	d108      	bne.n	80067fa <_printf_float+0x142>
 80067e8:	1cc8      	adds	r0, r1, #3
 80067ea:	db02      	blt.n	80067f2 <_printf_float+0x13a>
 80067ec:	6863      	ldr	r3, [r4, #4]
 80067ee:	4299      	cmp	r1, r3
 80067f0:	dd41      	ble.n	8006876 <_printf_float+0x1be>
 80067f2:	f1ab 0b02 	sub.w	fp, fp, #2
 80067f6:	fa5f fb8b 	uxtb.w	fp, fp
 80067fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80067fe:	d820      	bhi.n	8006842 <_printf_float+0x18a>
 8006800:	3901      	subs	r1, #1
 8006802:	465a      	mov	r2, fp
 8006804:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006808:	9109      	str	r1, [sp, #36]	; 0x24
 800680a:	f7ff ff17 	bl	800663c <__exponent>
 800680e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006810:	1813      	adds	r3, r2, r0
 8006812:	2a01      	cmp	r2, #1
 8006814:	4681      	mov	r9, r0
 8006816:	6123      	str	r3, [r4, #16]
 8006818:	dc02      	bgt.n	8006820 <_printf_float+0x168>
 800681a:	6822      	ldr	r2, [r4, #0]
 800681c:	07d2      	lsls	r2, r2, #31
 800681e:	d501      	bpl.n	8006824 <_printf_float+0x16c>
 8006820:	3301      	adds	r3, #1
 8006822:	6123      	str	r3, [r4, #16]
 8006824:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006828:	2b00      	cmp	r3, #0
 800682a:	d09c      	beq.n	8006766 <_printf_float+0xae>
 800682c:	232d      	movs	r3, #45	; 0x2d
 800682e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006832:	e798      	b.n	8006766 <_printf_float+0xae>
 8006834:	9a06      	ldr	r2, [sp, #24]
 8006836:	2a47      	cmp	r2, #71	; 0x47
 8006838:	d1be      	bne.n	80067b8 <_printf_float+0x100>
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1bc      	bne.n	80067b8 <_printf_float+0x100>
 800683e:	2301      	movs	r3, #1
 8006840:	e7b9      	b.n	80067b6 <_printf_float+0xfe>
 8006842:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006846:	d118      	bne.n	800687a <_printf_float+0x1c2>
 8006848:	2900      	cmp	r1, #0
 800684a:	6863      	ldr	r3, [r4, #4]
 800684c:	dd0b      	ble.n	8006866 <_printf_float+0x1ae>
 800684e:	6121      	str	r1, [r4, #16]
 8006850:	b913      	cbnz	r3, 8006858 <_printf_float+0x1a0>
 8006852:	6822      	ldr	r2, [r4, #0]
 8006854:	07d0      	lsls	r0, r2, #31
 8006856:	d502      	bpl.n	800685e <_printf_float+0x1a6>
 8006858:	3301      	adds	r3, #1
 800685a:	440b      	add	r3, r1
 800685c:	6123      	str	r3, [r4, #16]
 800685e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006860:	f04f 0900 	mov.w	r9, #0
 8006864:	e7de      	b.n	8006824 <_printf_float+0x16c>
 8006866:	b913      	cbnz	r3, 800686e <_printf_float+0x1b6>
 8006868:	6822      	ldr	r2, [r4, #0]
 800686a:	07d2      	lsls	r2, r2, #31
 800686c:	d501      	bpl.n	8006872 <_printf_float+0x1ba>
 800686e:	3302      	adds	r3, #2
 8006870:	e7f4      	b.n	800685c <_printf_float+0x1a4>
 8006872:	2301      	movs	r3, #1
 8006874:	e7f2      	b.n	800685c <_printf_float+0x1a4>
 8006876:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800687a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800687c:	4299      	cmp	r1, r3
 800687e:	db05      	blt.n	800688c <_printf_float+0x1d4>
 8006880:	6823      	ldr	r3, [r4, #0]
 8006882:	6121      	str	r1, [r4, #16]
 8006884:	07d8      	lsls	r0, r3, #31
 8006886:	d5ea      	bpl.n	800685e <_printf_float+0x1a6>
 8006888:	1c4b      	adds	r3, r1, #1
 800688a:	e7e7      	b.n	800685c <_printf_float+0x1a4>
 800688c:	2900      	cmp	r1, #0
 800688e:	bfd4      	ite	le
 8006890:	f1c1 0202 	rsble	r2, r1, #2
 8006894:	2201      	movgt	r2, #1
 8006896:	4413      	add	r3, r2
 8006898:	e7e0      	b.n	800685c <_printf_float+0x1a4>
 800689a:	6823      	ldr	r3, [r4, #0]
 800689c:	055a      	lsls	r2, r3, #21
 800689e:	d407      	bmi.n	80068b0 <_printf_float+0x1f8>
 80068a0:	6923      	ldr	r3, [r4, #16]
 80068a2:	4642      	mov	r2, r8
 80068a4:	4631      	mov	r1, r6
 80068a6:	4628      	mov	r0, r5
 80068a8:	47b8      	blx	r7
 80068aa:	3001      	adds	r0, #1
 80068ac:	d12c      	bne.n	8006908 <_printf_float+0x250>
 80068ae:	e764      	b.n	800677a <_printf_float+0xc2>
 80068b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80068b4:	f240 80e0 	bls.w	8006a78 <_printf_float+0x3c0>
 80068b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068bc:	2200      	movs	r2, #0
 80068be:	2300      	movs	r3, #0
 80068c0:	f7fa f92a 	bl	8000b18 <__aeabi_dcmpeq>
 80068c4:	2800      	cmp	r0, #0
 80068c6:	d034      	beq.n	8006932 <_printf_float+0x27a>
 80068c8:	4a37      	ldr	r2, [pc, #220]	; (80069a8 <_printf_float+0x2f0>)
 80068ca:	2301      	movs	r3, #1
 80068cc:	4631      	mov	r1, r6
 80068ce:	4628      	mov	r0, r5
 80068d0:	47b8      	blx	r7
 80068d2:	3001      	adds	r0, #1
 80068d4:	f43f af51 	beq.w	800677a <_printf_float+0xc2>
 80068d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068dc:	429a      	cmp	r2, r3
 80068de:	db02      	blt.n	80068e6 <_printf_float+0x22e>
 80068e0:	6823      	ldr	r3, [r4, #0]
 80068e2:	07d8      	lsls	r0, r3, #31
 80068e4:	d510      	bpl.n	8006908 <_printf_float+0x250>
 80068e6:	ee18 3a10 	vmov	r3, s16
 80068ea:	4652      	mov	r2, sl
 80068ec:	4631      	mov	r1, r6
 80068ee:	4628      	mov	r0, r5
 80068f0:	47b8      	blx	r7
 80068f2:	3001      	adds	r0, #1
 80068f4:	f43f af41 	beq.w	800677a <_printf_float+0xc2>
 80068f8:	f04f 0800 	mov.w	r8, #0
 80068fc:	f104 091a 	add.w	r9, r4, #26
 8006900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006902:	3b01      	subs	r3, #1
 8006904:	4543      	cmp	r3, r8
 8006906:	dc09      	bgt.n	800691c <_printf_float+0x264>
 8006908:	6823      	ldr	r3, [r4, #0]
 800690a:	079b      	lsls	r3, r3, #30
 800690c:	f100 8105 	bmi.w	8006b1a <_printf_float+0x462>
 8006910:	68e0      	ldr	r0, [r4, #12]
 8006912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006914:	4298      	cmp	r0, r3
 8006916:	bfb8      	it	lt
 8006918:	4618      	movlt	r0, r3
 800691a:	e730      	b.n	800677e <_printf_float+0xc6>
 800691c:	2301      	movs	r3, #1
 800691e:	464a      	mov	r2, r9
 8006920:	4631      	mov	r1, r6
 8006922:	4628      	mov	r0, r5
 8006924:	47b8      	blx	r7
 8006926:	3001      	adds	r0, #1
 8006928:	f43f af27 	beq.w	800677a <_printf_float+0xc2>
 800692c:	f108 0801 	add.w	r8, r8, #1
 8006930:	e7e6      	b.n	8006900 <_printf_float+0x248>
 8006932:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006934:	2b00      	cmp	r3, #0
 8006936:	dc39      	bgt.n	80069ac <_printf_float+0x2f4>
 8006938:	4a1b      	ldr	r2, [pc, #108]	; (80069a8 <_printf_float+0x2f0>)
 800693a:	2301      	movs	r3, #1
 800693c:	4631      	mov	r1, r6
 800693e:	4628      	mov	r0, r5
 8006940:	47b8      	blx	r7
 8006942:	3001      	adds	r0, #1
 8006944:	f43f af19 	beq.w	800677a <_printf_float+0xc2>
 8006948:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800694c:	4313      	orrs	r3, r2
 800694e:	d102      	bne.n	8006956 <_printf_float+0x29e>
 8006950:	6823      	ldr	r3, [r4, #0]
 8006952:	07d9      	lsls	r1, r3, #31
 8006954:	d5d8      	bpl.n	8006908 <_printf_float+0x250>
 8006956:	ee18 3a10 	vmov	r3, s16
 800695a:	4652      	mov	r2, sl
 800695c:	4631      	mov	r1, r6
 800695e:	4628      	mov	r0, r5
 8006960:	47b8      	blx	r7
 8006962:	3001      	adds	r0, #1
 8006964:	f43f af09 	beq.w	800677a <_printf_float+0xc2>
 8006968:	f04f 0900 	mov.w	r9, #0
 800696c:	f104 0a1a 	add.w	sl, r4, #26
 8006970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006972:	425b      	negs	r3, r3
 8006974:	454b      	cmp	r3, r9
 8006976:	dc01      	bgt.n	800697c <_printf_float+0x2c4>
 8006978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800697a:	e792      	b.n	80068a2 <_printf_float+0x1ea>
 800697c:	2301      	movs	r3, #1
 800697e:	4652      	mov	r2, sl
 8006980:	4631      	mov	r1, r6
 8006982:	4628      	mov	r0, r5
 8006984:	47b8      	blx	r7
 8006986:	3001      	adds	r0, #1
 8006988:	f43f aef7 	beq.w	800677a <_printf_float+0xc2>
 800698c:	f109 0901 	add.w	r9, r9, #1
 8006990:	e7ee      	b.n	8006970 <_printf_float+0x2b8>
 8006992:	bf00      	nop
 8006994:	7fefffff 	.word	0x7fefffff
 8006998:	080090c8 	.word	0x080090c8
 800699c:	080090cc 	.word	0x080090cc
 80069a0:	080090d4 	.word	0x080090d4
 80069a4:	080090d0 	.word	0x080090d0
 80069a8:	080090d8 	.word	0x080090d8
 80069ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069b0:	429a      	cmp	r2, r3
 80069b2:	bfa8      	it	ge
 80069b4:	461a      	movge	r2, r3
 80069b6:	2a00      	cmp	r2, #0
 80069b8:	4691      	mov	r9, r2
 80069ba:	dc37      	bgt.n	8006a2c <_printf_float+0x374>
 80069bc:	f04f 0b00 	mov.w	fp, #0
 80069c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069c4:	f104 021a 	add.w	r2, r4, #26
 80069c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069ca:	9305      	str	r3, [sp, #20]
 80069cc:	eba3 0309 	sub.w	r3, r3, r9
 80069d0:	455b      	cmp	r3, fp
 80069d2:	dc33      	bgt.n	8006a3c <_printf_float+0x384>
 80069d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80069d8:	429a      	cmp	r2, r3
 80069da:	db3b      	blt.n	8006a54 <_printf_float+0x39c>
 80069dc:	6823      	ldr	r3, [r4, #0]
 80069de:	07da      	lsls	r2, r3, #31
 80069e0:	d438      	bmi.n	8006a54 <_printf_float+0x39c>
 80069e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069e4:	9b05      	ldr	r3, [sp, #20]
 80069e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069e8:	1ad3      	subs	r3, r2, r3
 80069ea:	eba2 0901 	sub.w	r9, r2, r1
 80069ee:	4599      	cmp	r9, r3
 80069f0:	bfa8      	it	ge
 80069f2:	4699      	movge	r9, r3
 80069f4:	f1b9 0f00 	cmp.w	r9, #0
 80069f8:	dc35      	bgt.n	8006a66 <_printf_float+0x3ae>
 80069fa:	f04f 0800 	mov.w	r8, #0
 80069fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a02:	f104 0a1a 	add.w	sl, r4, #26
 8006a06:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a0a:	1a9b      	subs	r3, r3, r2
 8006a0c:	eba3 0309 	sub.w	r3, r3, r9
 8006a10:	4543      	cmp	r3, r8
 8006a12:	f77f af79 	ble.w	8006908 <_printf_float+0x250>
 8006a16:	2301      	movs	r3, #1
 8006a18:	4652      	mov	r2, sl
 8006a1a:	4631      	mov	r1, r6
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	47b8      	blx	r7
 8006a20:	3001      	adds	r0, #1
 8006a22:	f43f aeaa 	beq.w	800677a <_printf_float+0xc2>
 8006a26:	f108 0801 	add.w	r8, r8, #1
 8006a2a:	e7ec      	b.n	8006a06 <_printf_float+0x34e>
 8006a2c:	4613      	mov	r3, r2
 8006a2e:	4631      	mov	r1, r6
 8006a30:	4642      	mov	r2, r8
 8006a32:	4628      	mov	r0, r5
 8006a34:	47b8      	blx	r7
 8006a36:	3001      	adds	r0, #1
 8006a38:	d1c0      	bne.n	80069bc <_printf_float+0x304>
 8006a3a:	e69e      	b.n	800677a <_printf_float+0xc2>
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	4631      	mov	r1, r6
 8006a40:	4628      	mov	r0, r5
 8006a42:	9205      	str	r2, [sp, #20]
 8006a44:	47b8      	blx	r7
 8006a46:	3001      	adds	r0, #1
 8006a48:	f43f ae97 	beq.w	800677a <_printf_float+0xc2>
 8006a4c:	9a05      	ldr	r2, [sp, #20]
 8006a4e:	f10b 0b01 	add.w	fp, fp, #1
 8006a52:	e7b9      	b.n	80069c8 <_printf_float+0x310>
 8006a54:	ee18 3a10 	vmov	r3, s16
 8006a58:	4652      	mov	r2, sl
 8006a5a:	4631      	mov	r1, r6
 8006a5c:	4628      	mov	r0, r5
 8006a5e:	47b8      	blx	r7
 8006a60:	3001      	adds	r0, #1
 8006a62:	d1be      	bne.n	80069e2 <_printf_float+0x32a>
 8006a64:	e689      	b.n	800677a <_printf_float+0xc2>
 8006a66:	9a05      	ldr	r2, [sp, #20]
 8006a68:	464b      	mov	r3, r9
 8006a6a:	4442      	add	r2, r8
 8006a6c:	4631      	mov	r1, r6
 8006a6e:	4628      	mov	r0, r5
 8006a70:	47b8      	blx	r7
 8006a72:	3001      	adds	r0, #1
 8006a74:	d1c1      	bne.n	80069fa <_printf_float+0x342>
 8006a76:	e680      	b.n	800677a <_printf_float+0xc2>
 8006a78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a7a:	2a01      	cmp	r2, #1
 8006a7c:	dc01      	bgt.n	8006a82 <_printf_float+0x3ca>
 8006a7e:	07db      	lsls	r3, r3, #31
 8006a80:	d538      	bpl.n	8006af4 <_printf_float+0x43c>
 8006a82:	2301      	movs	r3, #1
 8006a84:	4642      	mov	r2, r8
 8006a86:	4631      	mov	r1, r6
 8006a88:	4628      	mov	r0, r5
 8006a8a:	47b8      	blx	r7
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	f43f ae74 	beq.w	800677a <_printf_float+0xc2>
 8006a92:	ee18 3a10 	vmov	r3, s16
 8006a96:	4652      	mov	r2, sl
 8006a98:	4631      	mov	r1, r6
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	47b8      	blx	r7
 8006a9e:	3001      	adds	r0, #1
 8006aa0:	f43f ae6b 	beq.w	800677a <_printf_float+0xc2>
 8006aa4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2300      	movs	r3, #0
 8006aac:	f7fa f834 	bl	8000b18 <__aeabi_dcmpeq>
 8006ab0:	b9d8      	cbnz	r0, 8006aea <_printf_float+0x432>
 8006ab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ab4:	f108 0201 	add.w	r2, r8, #1
 8006ab8:	3b01      	subs	r3, #1
 8006aba:	4631      	mov	r1, r6
 8006abc:	4628      	mov	r0, r5
 8006abe:	47b8      	blx	r7
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	d10e      	bne.n	8006ae2 <_printf_float+0x42a>
 8006ac4:	e659      	b.n	800677a <_printf_float+0xc2>
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	4652      	mov	r2, sl
 8006aca:	4631      	mov	r1, r6
 8006acc:	4628      	mov	r0, r5
 8006ace:	47b8      	blx	r7
 8006ad0:	3001      	adds	r0, #1
 8006ad2:	f43f ae52 	beq.w	800677a <_printf_float+0xc2>
 8006ad6:	f108 0801 	add.w	r8, r8, #1
 8006ada:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006adc:	3b01      	subs	r3, #1
 8006ade:	4543      	cmp	r3, r8
 8006ae0:	dcf1      	bgt.n	8006ac6 <_printf_float+0x40e>
 8006ae2:	464b      	mov	r3, r9
 8006ae4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ae8:	e6dc      	b.n	80068a4 <_printf_float+0x1ec>
 8006aea:	f04f 0800 	mov.w	r8, #0
 8006aee:	f104 0a1a 	add.w	sl, r4, #26
 8006af2:	e7f2      	b.n	8006ada <_printf_float+0x422>
 8006af4:	2301      	movs	r3, #1
 8006af6:	4642      	mov	r2, r8
 8006af8:	e7df      	b.n	8006aba <_printf_float+0x402>
 8006afa:	2301      	movs	r3, #1
 8006afc:	464a      	mov	r2, r9
 8006afe:	4631      	mov	r1, r6
 8006b00:	4628      	mov	r0, r5
 8006b02:	47b8      	blx	r7
 8006b04:	3001      	adds	r0, #1
 8006b06:	f43f ae38 	beq.w	800677a <_printf_float+0xc2>
 8006b0a:	f108 0801 	add.w	r8, r8, #1
 8006b0e:	68e3      	ldr	r3, [r4, #12]
 8006b10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b12:	1a5b      	subs	r3, r3, r1
 8006b14:	4543      	cmp	r3, r8
 8006b16:	dcf0      	bgt.n	8006afa <_printf_float+0x442>
 8006b18:	e6fa      	b.n	8006910 <_printf_float+0x258>
 8006b1a:	f04f 0800 	mov.w	r8, #0
 8006b1e:	f104 0919 	add.w	r9, r4, #25
 8006b22:	e7f4      	b.n	8006b0e <_printf_float+0x456>

08006b24 <_printf_common>:
 8006b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b28:	4616      	mov	r6, r2
 8006b2a:	4699      	mov	r9, r3
 8006b2c:	688a      	ldr	r2, [r1, #8]
 8006b2e:	690b      	ldr	r3, [r1, #16]
 8006b30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b34:	4293      	cmp	r3, r2
 8006b36:	bfb8      	it	lt
 8006b38:	4613      	movlt	r3, r2
 8006b3a:	6033      	str	r3, [r6, #0]
 8006b3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b40:	4607      	mov	r7, r0
 8006b42:	460c      	mov	r4, r1
 8006b44:	b10a      	cbz	r2, 8006b4a <_printf_common+0x26>
 8006b46:	3301      	adds	r3, #1
 8006b48:	6033      	str	r3, [r6, #0]
 8006b4a:	6823      	ldr	r3, [r4, #0]
 8006b4c:	0699      	lsls	r1, r3, #26
 8006b4e:	bf42      	ittt	mi
 8006b50:	6833      	ldrmi	r3, [r6, #0]
 8006b52:	3302      	addmi	r3, #2
 8006b54:	6033      	strmi	r3, [r6, #0]
 8006b56:	6825      	ldr	r5, [r4, #0]
 8006b58:	f015 0506 	ands.w	r5, r5, #6
 8006b5c:	d106      	bne.n	8006b6c <_printf_common+0x48>
 8006b5e:	f104 0a19 	add.w	sl, r4, #25
 8006b62:	68e3      	ldr	r3, [r4, #12]
 8006b64:	6832      	ldr	r2, [r6, #0]
 8006b66:	1a9b      	subs	r3, r3, r2
 8006b68:	42ab      	cmp	r3, r5
 8006b6a:	dc26      	bgt.n	8006bba <_printf_common+0x96>
 8006b6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b70:	1e13      	subs	r3, r2, #0
 8006b72:	6822      	ldr	r2, [r4, #0]
 8006b74:	bf18      	it	ne
 8006b76:	2301      	movne	r3, #1
 8006b78:	0692      	lsls	r2, r2, #26
 8006b7a:	d42b      	bmi.n	8006bd4 <_printf_common+0xb0>
 8006b7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b80:	4649      	mov	r1, r9
 8006b82:	4638      	mov	r0, r7
 8006b84:	47c0      	blx	r8
 8006b86:	3001      	adds	r0, #1
 8006b88:	d01e      	beq.n	8006bc8 <_printf_common+0xa4>
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	68e5      	ldr	r5, [r4, #12]
 8006b8e:	6832      	ldr	r2, [r6, #0]
 8006b90:	f003 0306 	and.w	r3, r3, #6
 8006b94:	2b04      	cmp	r3, #4
 8006b96:	bf08      	it	eq
 8006b98:	1aad      	subeq	r5, r5, r2
 8006b9a:	68a3      	ldr	r3, [r4, #8]
 8006b9c:	6922      	ldr	r2, [r4, #16]
 8006b9e:	bf0c      	ite	eq
 8006ba0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ba4:	2500      	movne	r5, #0
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	bfc4      	itt	gt
 8006baa:	1a9b      	subgt	r3, r3, r2
 8006bac:	18ed      	addgt	r5, r5, r3
 8006bae:	2600      	movs	r6, #0
 8006bb0:	341a      	adds	r4, #26
 8006bb2:	42b5      	cmp	r5, r6
 8006bb4:	d11a      	bne.n	8006bec <_printf_common+0xc8>
 8006bb6:	2000      	movs	r0, #0
 8006bb8:	e008      	b.n	8006bcc <_printf_common+0xa8>
 8006bba:	2301      	movs	r3, #1
 8006bbc:	4652      	mov	r2, sl
 8006bbe:	4649      	mov	r1, r9
 8006bc0:	4638      	mov	r0, r7
 8006bc2:	47c0      	blx	r8
 8006bc4:	3001      	adds	r0, #1
 8006bc6:	d103      	bne.n	8006bd0 <_printf_common+0xac>
 8006bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bd0:	3501      	adds	r5, #1
 8006bd2:	e7c6      	b.n	8006b62 <_printf_common+0x3e>
 8006bd4:	18e1      	adds	r1, r4, r3
 8006bd6:	1c5a      	adds	r2, r3, #1
 8006bd8:	2030      	movs	r0, #48	; 0x30
 8006bda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006bde:	4422      	add	r2, r4
 8006be0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006be4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006be8:	3302      	adds	r3, #2
 8006bea:	e7c7      	b.n	8006b7c <_printf_common+0x58>
 8006bec:	2301      	movs	r3, #1
 8006bee:	4622      	mov	r2, r4
 8006bf0:	4649      	mov	r1, r9
 8006bf2:	4638      	mov	r0, r7
 8006bf4:	47c0      	blx	r8
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	d0e6      	beq.n	8006bc8 <_printf_common+0xa4>
 8006bfa:	3601      	adds	r6, #1
 8006bfc:	e7d9      	b.n	8006bb2 <_printf_common+0x8e>
	...

08006c00 <_printf_i>:
 8006c00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c04:	460c      	mov	r4, r1
 8006c06:	4691      	mov	r9, r2
 8006c08:	7e27      	ldrb	r7, [r4, #24]
 8006c0a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006c0c:	2f78      	cmp	r7, #120	; 0x78
 8006c0e:	4680      	mov	r8, r0
 8006c10:	469a      	mov	sl, r3
 8006c12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c16:	d807      	bhi.n	8006c28 <_printf_i+0x28>
 8006c18:	2f62      	cmp	r7, #98	; 0x62
 8006c1a:	d80a      	bhi.n	8006c32 <_printf_i+0x32>
 8006c1c:	2f00      	cmp	r7, #0
 8006c1e:	f000 80d8 	beq.w	8006dd2 <_printf_i+0x1d2>
 8006c22:	2f58      	cmp	r7, #88	; 0x58
 8006c24:	f000 80a3 	beq.w	8006d6e <_printf_i+0x16e>
 8006c28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c30:	e03a      	b.n	8006ca8 <_printf_i+0xa8>
 8006c32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c36:	2b15      	cmp	r3, #21
 8006c38:	d8f6      	bhi.n	8006c28 <_printf_i+0x28>
 8006c3a:	a001      	add	r0, pc, #4	; (adr r0, 8006c40 <_printf_i+0x40>)
 8006c3c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006c40:	08006c99 	.word	0x08006c99
 8006c44:	08006cad 	.word	0x08006cad
 8006c48:	08006c29 	.word	0x08006c29
 8006c4c:	08006c29 	.word	0x08006c29
 8006c50:	08006c29 	.word	0x08006c29
 8006c54:	08006c29 	.word	0x08006c29
 8006c58:	08006cad 	.word	0x08006cad
 8006c5c:	08006c29 	.word	0x08006c29
 8006c60:	08006c29 	.word	0x08006c29
 8006c64:	08006c29 	.word	0x08006c29
 8006c68:	08006c29 	.word	0x08006c29
 8006c6c:	08006db9 	.word	0x08006db9
 8006c70:	08006cdd 	.word	0x08006cdd
 8006c74:	08006d9b 	.word	0x08006d9b
 8006c78:	08006c29 	.word	0x08006c29
 8006c7c:	08006c29 	.word	0x08006c29
 8006c80:	08006ddb 	.word	0x08006ddb
 8006c84:	08006c29 	.word	0x08006c29
 8006c88:	08006cdd 	.word	0x08006cdd
 8006c8c:	08006c29 	.word	0x08006c29
 8006c90:	08006c29 	.word	0x08006c29
 8006c94:	08006da3 	.word	0x08006da3
 8006c98:	680b      	ldr	r3, [r1, #0]
 8006c9a:	1d1a      	adds	r2, r3, #4
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	600a      	str	r2, [r1, #0]
 8006ca0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006ca4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e0a3      	b.n	8006df4 <_printf_i+0x1f4>
 8006cac:	6825      	ldr	r5, [r4, #0]
 8006cae:	6808      	ldr	r0, [r1, #0]
 8006cb0:	062e      	lsls	r6, r5, #24
 8006cb2:	f100 0304 	add.w	r3, r0, #4
 8006cb6:	d50a      	bpl.n	8006cce <_printf_i+0xce>
 8006cb8:	6805      	ldr	r5, [r0, #0]
 8006cba:	600b      	str	r3, [r1, #0]
 8006cbc:	2d00      	cmp	r5, #0
 8006cbe:	da03      	bge.n	8006cc8 <_printf_i+0xc8>
 8006cc0:	232d      	movs	r3, #45	; 0x2d
 8006cc2:	426d      	negs	r5, r5
 8006cc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cc8:	485e      	ldr	r0, [pc, #376]	; (8006e44 <_printf_i+0x244>)
 8006cca:	230a      	movs	r3, #10
 8006ccc:	e019      	b.n	8006d02 <_printf_i+0x102>
 8006cce:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006cd2:	6805      	ldr	r5, [r0, #0]
 8006cd4:	600b      	str	r3, [r1, #0]
 8006cd6:	bf18      	it	ne
 8006cd8:	b22d      	sxthne	r5, r5
 8006cda:	e7ef      	b.n	8006cbc <_printf_i+0xbc>
 8006cdc:	680b      	ldr	r3, [r1, #0]
 8006cde:	6825      	ldr	r5, [r4, #0]
 8006ce0:	1d18      	adds	r0, r3, #4
 8006ce2:	6008      	str	r0, [r1, #0]
 8006ce4:	0628      	lsls	r0, r5, #24
 8006ce6:	d501      	bpl.n	8006cec <_printf_i+0xec>
 8006ce8:	681d      	ldr	r5, [r3, #0]
 8006cea:	e002      	b.n	8006cf2 <_printf_i+0xf2>
 8006cec:	0669      	lsls	r1, r5, #25
 8006cee:	d5fb      	bpl.n	8006ce8 <_printf_i+0xe8>
 8006cf0:	881d      	ldrh	r5, [r3, #0]
 8006cf2:	4854      	ldr	r0, [pc, #336]	; (8006e44 <_printf_i+0x244>)
 8006cf4:	2f6f      	cmp	r7, #111	; 0x6f
 8006cf6:	bf0c      	ite	eq
 8006cf8:	2308      	moveq	r3, #8
 8006cfa:	230a      	movne	r3, #10
 8006cfc:	2100      	movs	r1, #0
 8006cfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d02:	6866      	ldr	r6, [r4, #4]
 8006d04:	60a6      	str	r6, [r4, #8]
 8006d06:	2e00      	cmp	r6, #0
 8006d08:	bfa2      	ittt	ge
 8006d0a:	6821      	ldrge	r1, [r4, #0]
 8006d0c:	f021 0104 	bicge.w	r1, r1, #4
 8006d10:	6021      	strge	r1, [r4, #0]
 8006d12:	b90d      	cbnz	r5, 8006d18 <_printf_i+0x118>
 8006d14:	2e00      	cmp	r6, #0
 8006d16:	d04d      	beq.n	8006db4 <_printf_i+0x1b4>
 8006d18:	4616      	mov	r6, r2
 8006d1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d1e:	fb03 5711 	mls	r7, r3, r1, r5
 8006d22:	5dc7      	ldrb	r7, [r0, r7]
 8006d24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d28:	462f      	mov	r7, r5
 8006d2a:	42bb      	cmp	r3, r7
 8006d2c:	460d      	mov	r5, r1
 8006d2e:	d9f4      	bls.n	8006d1a <_printf_i+0x11a>
 8006d30:	2b08      	cmp	r3, #8
 8006d32:	d10b      	bne.n	8006d4c <_printf_i+0x14c>
 8006d34:	6823      	ldr	r3, [r4, #0]
 8006d36:	07df      	lsls	r7, r3, #31
 8006d38:	d508      	bpl.n	8006d4c <_printf_i+0x14c>
 8006d3a:	6923      	ldr	r3, [r4, #16]
 8006d3c:	6861      	ldr	r1, [r4, #4]
 8006d3e:	4299      	cmp	r1, r3
 8006d40:	bfde      	ittt	le
 8006d42:	2330      	movle	r3, #48	; 0x30
 8006d44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d48:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d4c:	1b92      	subs	r2, r2, r6
 8006d4e:	6122      	str	r2, [r4, #16]
 8006d50:	f8cd a000 	str.w	sl, [sp]
 8006d54:	464b      	mov	r3, r9
 8006d56:	aa03      	add	r2, sp, #12
 8006d58:	4621      	mov	r1, r4
 8006d5a:	4640      	mov	r0, r8
 8006d5c:	f7ff fee2 	bl	8006b24 <_printf_common>
 8006d60:	3001      	adds	r0, #1
 8006d62:	d14c      	bne.n	8006dfe <_printf_i+0x1fe>
 8006d64:	f04f 30ff 	mov.w	r0, #4294967295
 8006d68:	b004      	add	sp, #16
 8006d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d6e:	4835      	ldr	r0, [pc, #212]	; (8006e44 <_printf_i+0x244>)
 8006d70:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	680e      	ldr	r6, [r1, #0]
 8006d78:	061f      	lsls	r7, r3, #24
 8006d7a:	f856 5b04 	ldr.w	r5, [r6], #4
 8006d7e:	600e      	str	r6, [r1, #0]
 8006d80:	d514      	bpl.n	8006dac <_printf_i+0x1ac>
 8006d82:	07d9      	lsls	r1, r3, #31
 8006d84:	bf44      	itt	mi
 8006d86:	f043 0320 	orrmi.w	r3, r3, #32
 8006d8a:	6023      	strmi	r3, [r4, #0]
 8006d8c:	b91d      	cbnz	r5, 8006d96 <_printf_i+0x196>
 8006d8e:	6823      	ldr	r3, [r4, #0]
 8006d90:	f023 0320 	bic.w	r3, r3, #32
 8006d94:	6023      	str	r3, [r4, #0]
 8006d96:	2310      	movs	r3, #16
 8006d98:	e7b0      	b.n	8006cfc <_printf_i+0xfc>
 8006d9a:	6823      	ldr	r3, [r4, #0]
 8006d9c:	f043 0320 	orr.w	r3, r3, #32
 8006da0:	6023      	str	r3, [r4, #0]
 8006da2:	2378      	movs	r3, #120	; 0x78
 8006da4:	4828      	ldr	r0, [pc, #160]	; (8006e48 <_printf_i+0x248>)
 8006da6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006daa:	e7e3      	b.n	8006d74 <_printf_i+0x174>
 8006dac:	065e      	lsls	r6, r3, #25
 8006dae:	bf48      	it	mi
 8006db0:	b2ad      	uxthmi	r5, r5
 8006db2:	e7e6      	b.n	8006d82 <_printf_i+0x182>
 8006db4:	4616      	mov	r6, r2
 8006db6:	e7bb      	b.n	8006d30 <_printf_i+0x130>
 8006db8:	680b      	ldr	r3, [r1, #0]
 8006dba:	6826      	ldr	r6, [r4, #0]
 8006dbc:	6960      	ldr	r0, [r4, #20]
 8006dbe:	1d1d      	adds	r5, r3, #4
 8006dc0:	600d      	str	r5, [r1, #0]
 8006dc2:	0635      	lsls	r5, r6, #24
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	d501      	bpl.n	8006dcc <_printf_i+0x1cc>
 8006dc8:	6018      	str	r0, [r3, #0]
 8006dca:	e002      	b.n	8006dd2 <_printf_i+0x1d2>
 8006dcc:	0671      	lsls	r1, r6, #25
 8006dce:	d5fb      	bpl.n	8006dc8 <_printf_i+0x1c8>
 8006dd0:	8018      	strh	r0, [r3, #0]
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	6123      	str	r3, [r4, #16]
 8006dd6:	4616      	mov	r6, r2
 8006dd8:	e7ba      	b.n	8006d50 <_printf_i+0x150>
 8006dda:	680b      	ldr	r3, [r1, #0]
 8006ddc:	1d1a      	adds	r2, r3, #4
 8006dde:	600a      	str	r2, [r1, #0]
 8006de0:	681e      	ldr	r6, [r3, #0]
 8006de2:	6862      	ldr	r2, [r4, #4]
 8006de4:	2100      	movs	r1, #0
 8006de6:	4630      	mov	r0, r6
 8006de8:	f7f9 fa22 	bl	8000230 <memchr>
 8006dec:	b108      	cbz	r0, 8006df2 <_printf_i+0x1f2>
 8006dee:	1b80      	subs	r0, r0, r6
 8006df0:	6060      	str	r0, [r4, #4]
 8006df2:	6863      	ldr	r3, [r4, #4]
 8006df4:	6123      	str	r3, [r4, #16]
 8006df6:	2300      	movs	r3, #0
 8006df8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dfc:	e7a8      	b.n	8006d50 <_printf_i+0x150>
 8006dfe:	6923      	ldr	r3, [r4, #16]
 8006e00:	4632      	mov	r2, r6
 8006e02:	4649      	mov	r1, r9
 8006e04:	4640      	mov	r0, r8
 8006e06:	47d0      	blx	sl
 8006e08:	3001      	adds	r0, #1
 8006e0a:	d0ab      	beq.n	8006d64 <_printf_i+0x164>
 8006e0c:	6823      	ldr	r3, [r4, #0]
 8006e0e:	079b      	lsls	r3, r3, #30
 8006e10:	d413      	bmi.n	8006e3a <_printf_i+0x23a>
 8006e12:	68e0      	ldr	r0, [r4, #12]
 8006e14:	9b03      	ldr	r3, [sp, #12]
 8006e16:	4298      	cmp	r0, r3
 8006e18:	bfb8      	it	lt
 8006e1a:	4618      	movlt	r0, r3
 8006e1c:	e7a4      	b.n	8006d68 <_printf_i+0x168>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	4632      	mov	r2, r6
 8006e22:	4649      	mov	r1, r9
 8006e24:	4640      	mov	r0, r8
 8006e26:	47d0      	blx	sl
 8006e28:	3001      	adds	r0, #1
 8006e2a:	d09b      	beq.n	8006d64 <_printf_i+0x164>
 8006e2c:	3501      	adds	r5, #1
 8006e2e:	68e3      	ldr	r3, [r4, #12]
 8006e30:	9903      	ldr	r1, [sp, #12]
 8006e32:	1a5b      	subs	r3, r3, r1
 8006e34:	42ab      	cmp	r3, r5
 8006e36:	dcf2      	bgt.n	8006e1e <_printf_i+0x21e>
 8006e38:	e7eb      	b.n	8006e12 <_printf_i+0x212>
 8006e3a:	2500      	movs	r5, #0
 8006e3c:	f104 0619 	add.w	r6, r4, #25
 8006e40:	e7f5      	b.n	8006e2e <_printf_i+0x22e>
 8006e42:	bf00      	nop
 8006e44:	080090da 	.word	0x080090da
 8006e48:	080090eb 	.word	0x080090eb

08006e4c <iprintf>:
 8006e4c:	b40f      	push	{r0, r1, r2, r3}
 8006e4e:	4b0a      	ldr	r3, [pc, #40]	; (8006e78 <iprintf+0x2c>)
 8006e50:	b513      	push	{r0, r1, r4, lr}
 8006e52:	681c      	ldr	r4, [r3, #0]
 8006e54:	b124      	cbz	r4, 8006e60 <iprintf+0x14>
 8006e56:	69a3      	ldr	r3, [r4, #24]
 8006e58:	b913      	cbnz	r3, 8006e60 <iprintf+0x14>
 8006e5a:	4620      	mov	r0, r4
 8006e5c:	f001 f8d6 	bl	800800c <__sinit>
 8006e60:	ab05      	add	r3, sp, #20
 8006e62:	9a04      	ldr	r2, [sp, #16]
 8006e64:	68a1      	ldr	r1, [r4, #8]
 8006e66:	9301      	str	r3, [sp, #4]
 8006e68:	4620      	mov	r0, r4
 8006e6a:	f001 fe43 	bl	8008af4 <_vfiprintf_r>
 8006e6e:	b002      	add	sp, #8
 8006e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e74:	b004      	add	sp, #16
 8006e76:	4770      	bx	lr
 8006e78:	2000002c 	.word	0x2000002c

08006e7c <_puts_r>:
 8006e7c:	b570      	push	{r4, r5, r6, lr}
 8006e7e:	460e      	mov	r6, r1
 8006e80:	4605      	mov	r5, r0
 8006e82:	b118      	cbz	r0, 8006e8c <_puts_r+0x10>
 8006e84:	6983      	ldr	r3, [r0, #24]
 8006e86:	b90b      	cbnz	r3, 8006e8c <_puts_r+0x10>
 8006e88:	f001 f8c0 	bl	800800c <__sinit>
 8006e8c:	69ab      	ldr	r3, [r5, #24]
 8006e8e:	68ac      	ldr	r4, [r5, #8]
 8006e90:	b913      	cbnz	r3, 8006e98 <_puts_r+0x1c>
 8006e92:	4628      	mov	r0, r5
 8006e94:	f001 f8ba 	bl	800800c <__sinit>
 8006e98:	4b2c      	ldr	r3, [pc, #176]	; (8006f4c <_puts_r+0xd0>)
 8006e9a:	429c      	cmp	r4, r3
 8006e9c:	d120      	bne.n	8006ee0 <_puts_r+0x64>
 8006e9e:	686c      	ldr	r4, [r5, #4]
 8006ea0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ea2:	07db      	lsls	r3, r3, #31
 8006ea4:	d405      	bmi.n	8006eb2 <_puts_r+0x36>
 8006ea6:	89a3      	ldrh	r3, [r4, #12]
 8006ea8:	0598      	lsls	r0, r3, #22
 8006eaa:	d402      	bmi.n	8006eb2 <_puts_r+0x36>
 8006eac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006eae:	f001 f950 	bl	8008152 <__retarget_lock_acquire_recursive>
 8006eb2:	89a3      	ldrh	r3, [r4, #12]
 8006eb4:	0719      	lsls	r1, r3, #28
 8006eb6:	d51d      	bpl.n	8006ef4 <_puts_r+0x78>
 8006eb8:	6923      	ldr	r3, [r4, #16]
 8006eba:	b1db      	cbz	r3, 8006ef4 <_puts_r+0x78>
 8006ebc:	3e01      	subs	r6, #1
 8006ebe:	68a3      	ldr	r3, [r4, #8]
 8006ec0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ec4:	3b01      	subs	r3, #1
 8006ec6:	60a3      	str	r3, [r4, #8]
 8006ec8:	bb39      	cbnz	r1, 8006f1a <_puts_r+0x9e>
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	da38      	bge.n	8006f40 <_puts_r+0xc4>
 8006ece:	4622      	mov	r2, r4
 8006ed0:	210a      	movs	r1, #10
 8006ed2:	4628      	mov	r0, r5
 8006ed4:	f000 f848 	bl	8006f68 <__swbuf_r>
 8006ed8:	3001      	adds	r0, #1
 8006eda:	d011      	beq.n	8006f00 <_puts_r+0x84>
 8006edc:	250a      	movs	r5, #10
 8006ede:	e011      	b.n	8006f04 <_puts_r+0x88>
 8006ee0:	4b1b      	ldr	r3, [pc, #108]	; (8006f50 <_puts_r+0xd4>)
 8006ee2:	429c      	cmp	r4, r3
 8006ee4:	d101      	bne.n	8006eea <_puts_r+0x6e>
 8006ee6:	68ac      	ldr	r4, [r5, #8]
 8006ee8:	e7da      	b.n	8006ea0 <_puts_r+0x24>
 8006eea:	4b1a      	ldr	r3, [pc, #104]	; (8006f54 <_puts_r+0xd8>)
 8006eec:	429c      	cmp	r4, r3
 8006eee:	bf08      	it	eq
 8006ef0:	68ec      	ldreq	r4, [r5, #12]
 8006ef2:	e7d5      	b.n	8006ea0 <_puts_r+0x24>
 8006ef4:	4621      	mov	r1, r4
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	f000 f888 	bl	800700c <__swsetup_r>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	d0dd      	beq.n	8006ebc <_puts_r+0x40>
 8006f00:	f04f 35ff 	mov.w	r5, #4294967295
 8006f04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f06:	07da      	lsls	r2, r3, #31
 8006f08:	d405      	bmi.n	8006f16 <_puts_r+0x9a>
 8006f0a:	89a3      	ldrh	r3, [r4, #12]
 8006f0c:	059b      	lsls	r3, r3, #22
 8006f0e:	d402      	bmi.n	8006f16 <_puts_r+0x9a>
 8006f10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f12:	f001 f91f 	bl	8008154 <__retarget_lock_release_recursive>
 8006f16:	4628      	mov	r0, r5
 8006f18:	bd70      	pop	{r4, r5, r6, pc}
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	da04      	bge.n	8006f28 <_puts_r+0xac>
 8006f1e:	69a2      	ldr	r2, [r4, #24]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	dc06      	bgt.n	8006f32 <_puts_r+0xb6>
 8006f24:	290a      	cmp	r1, #10
 8006f26:	d004      	beq.n	8006f32 <_puts_r+0xb6>
 8006f28:	6823      	ldr	r3, [r4, #0]
 8006f2a:	1c5a      	adds	r2, r3, #1
 8006f2c:	6022      	str	r2, [r4, #0]
 8006f2e:	7019      	strb	r1, [r3, #0]
 8006f30:	e7c5      	b.n	8006ebe <_puts_r+0x42>
 8006f32:	4622      	mov	r2, r4
 8006f34:	4628      	mov	r0, r5
 8006f36:	f000 f817 	bl	8006f68 <__swbuf_r>
 8006f3a:	3001      	adds	r0, #1
 8006f3c:	d1bf      	bne.n	8006ebe <_puts_r+0x42>
 8006f3e:	e7df      	b.n	8006f00 <_puts_r+0x84>
 8006f40:	6823      	ldr	r3, [r4, #0]
 8006f42:	250a      	movs	r5, #10
 8006f44:	1c5a      	adds	r2, r3, #1
 8006f46:	6022      	str	r2, [r4, #0]
 8006f48:	701d      	strb	r5, [r3, #0]
 8006f4a:	e7db      	b.n	8006f04 <_puts_r+0x88>
 8006f4c:	080091b0 	.word	0x080091b0
 8006f50:	080091d0 	.word	0x080091d0
 8006f54:	08009190 	.word	0x08009190

08006f58 <puts>:
 8006f58:	4b02      	ldr	r3, [pc, #8]	; (8006f64 <puts+0xc>)
 8006f5a:	4601      	mov	r1, r0
 8006f5c:	6818      	ldr	r0, [r3, #0]
 8006f5e:	f7ff bf8d 	b.w	8006e7c <_puts_r>
 8006f62:	bf00      	nop
 8006f64:	2000002c 	.word	0x2000002c

08006f68 <__swbuf_r>:
 8006f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f6a:	460e      	mov	r6, r1
 8006f6c:	4614      	mov	r4, r2
 8006f6e:	4605      	mov	r5, r0
 8006f70:	b118      	cbz	r0, 8006f7a <__swbuf_r+0x12>
 8006f72:	6983      	ldr	r3, [r0, #24]
 8006f74:	b90b      	cbnz	r3, 8006f7a <__swbuf_r+0x12>
 8006f76:	f001 f849 	bl	800800c <__sinit>
 8006f7a:	4b21      	ldr	r3, [pc, #132]	; (8007000 <__swbuf_r+0x98>)
 8006f7c:	429c      	cmp	r4, r3
 8006f7e:	d12b      	bne.n	8006fd8 <__swbuf_r+0x70>
 8006f80:	686c      	ldr	r4, [r5, #4]
 8006f82:	69a3      	ldr	r3, [r4, #24]
 8006f84:	60a3      	str	r3, [r4, #8]
 8006f86:	89a3      	ldrh	r3, [r4, #12]
 8006f88:	071a      	lsls	r2, r3, #28
 8006f8a:	d52f      	bpl.n	8006fec <__swbuf_r+0x84>
 8006f8c:	6923      	ldr	r3, [r4, #16]
 8006f8e:	b36b      	cbz	r3, 8006fec <__swbuf_r+0x84>
 8006f90:	6923      	ldr	r3, [r4, #16]
 8006f92:	6820      	ldr	r0, [r4, #0]
 8006f94:	1ac0      	subs	r0, r0, r3
 8006f96:	6963      	ldr	r3, [r4, #20]
 8006f98:	b2f6      	uxtb	r6, r6
 8006f9a:	4283      	cmp	r3, r0
 8006f9c:	4637      	mov	r7, r6
 8006f9e:	dc04      	bgt.n	8006faa <__swbuf_r+0x42>
 8006fa0:	4621      	mov	r1, r4
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	f000 ff9e 	bl	8007ee4 <_fflush_r>
 8006fa8:	bb30      	cbnz	r0, 8006ff8 <__swbuf_r+0x90>
 8006faa:	68a3      	ldr	r3, [r4, #8]
 8006fac:	3b01      	subs	r3, #1
 8006fae:	60a3      	str	r3, [r4, #8]
 8006fb0:	6823      	ldr	r3, [r4, #0]
 8006fb2:	1c5a      	adds	r2, r3, #1
 8006fb4:	6022      	str	r2, [r4, #0]
 8006fb6:	701e      	strb	r6, [r3, #0]
 8006fb8:	6963      	ldr	r3, [r4, #20]
 8006fba:	3001      	adds	r0, #1
 8006fbc:	4283      	cmp	r3, r0
 8006fbe:	d004      	beq.n	8006fca <__swbuf_r+0x62>
 8006fc0:	89a3      	ldrh	r3, [r4, #12]
 8006fc2:	07db      	lsls	r3, r3, #31
 8006fc4:	d506      	bpl.n	8006fd4 <__swbuf_r+0x6c>
 8006fc6:	2e0a      	cmp	r6, #10
 8006fc8:	d104      	bne.n	8006fd4 <__swbuf_r+0x6c>
 8006fca:	4621      	mov	r1, r4
 8006fcc:	4628      	mov	r0, r5
 8006fce:	f000 ff89 	bl	8007ee4 <_fflush_r>
 8006fd2:	b988      	cbnz	r0, 8006ff8 <__swbuf_r+0x90>
 8006fd4:	4638      	mov	r0, r7
 8006fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fd8:	4b0a      	ldr	r3, [pc, #40]	; (8007004 <__swbuf_r+0x9c>)
 8006fda:	429c      	cmp	r4, r3
 8006fdc:	d101      	bne.n	8006fe2 <__swbuf_r+0x7a>
 8006fde:	68ac      	ldr	r4, [r5, #8]
 8006fe0:	e7cf      	b.n	8006f82 <__swbuf_r+0x1a>
 8006fe2:	4b09      	ldr	r3, [pc, #36]	; (8007008 <__swbuf_r+0xa0>)
 8006fe4:	429c      	cmp	r4, r3
 8006fe6:	bf08      	it	eq
 8006fe8:	68ec      	ldreq	r4, [r5, #12]
 8006fea:	e7ca      	b.n	8006f82 <__swbuf_r+0x1a>
 8006fec:	4621      	mov	r1, r4
 8006fee:	4628      	mov	r0, r5
 8006ff0:	f000 f80c 	bl	800700c <__swsetup_r>
 8006ff4:	2800      	cmp	r0, #0
 8006ff6:	d0cb      	beq.n	8006f90 <__swbuf_r+0x28>
 8006ff8:	f04f 37ff 	mov.w	r7, #4294967295
 8006ffc:	e7ea      	b.n	8006fd4 <__swbuf_r+0x6c>
 8006ffe:	bf00      	nop
 8007000:	080091b0 	.word	0x080091b0
 8007004:	080091d0 	.word	0x080091d0
 8007008:	08009190 	.word	0x08009190

0800700c <__swsetup_r>:
 800700c:	4b32      	ldr	r3, [pc, #200]	; (80070d8 <__swsetup_r+0xcc>)
 800700e:	b570      	push	{r4, r5, r6, lr}
 8007010:	681d      	ldr	r5, [r3, #0]
 8007012:	4606      	mov	r6, r0
 8007014:	460c      	mov	r4, r1
 8007016:	b125      	cbz	r5, 8007022 <__swsetup_r+0x16>
 8007018:	69ab      	ldr	r3, [r5, #24]
 800701a:	b913      	cbnz	r3, 8007022 <__swsetup_r+0x16>
 800701c:	4628      	mov	r0, r5
 800701e:	f000 fff5 	bl	800800c <__sinit>
 8007022:	4b2e      	ldr	r3, [pc, #184]	; (80070dc <__swsetup_r+0xd0>)
 8007024:	429c      	cmp	r4, r3
 8007026:	d10f      	bne.n	8007048 <__swsetup_r+0x3c>
 8007028:	686c      	ldr	r4, [r5, #4]
 800702a:	89a3      	ldrh	r3, [r4, #12]
 800702c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007030:	0719      	lsls	r1, r3, #28
 8007032:	d42c      	bmi.n	800708e <__swsetup_r+0x82>
 8007034:	06dd      	lsls	r5, r3, #27
 8007036:	d411      	bmi.n	800705c <__swsetup_r+0x50>
 8007038:	2309      	movs	r3, #9
 800703a:	6033      	str	r3, [r6, #0]
 800703c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007040:	81a3      	strh	r3, [r4, #12]
 8007042:	f04f 30ff 	mov.w	r0, #4294967295
 8007046:	e03e      	b.n	80070c6 <__swsetup_r+0xba>
 8007048:	4b25      	ldr	r3, [pc, #148]	; (80070e0 <__swsetup_r+0xd4>)
 800704a:	429c      	cmp	r4, r3
 800704c:	d101      	bne.n	8007052 <__swsetup_r+0x46>
 800704e:	68ac      	ldr	r4, [r5, #8]
 8007050:	e7eb      	b.n	800702a <__swsetup_r+0x1e>
 8007052:	4b24      	ldr	r3, [pc, #144]	; (80070e4 <__swsetup_r+0xd8>)
 8007054:	429c      	cmp	r4, r3
 8007056:	bf08      	it	eq
 8007058:	68ec      	ldreq	r4, [r5, #12]
 800705a:	e7e6      	b.n	800702a <__swsetup_r+0x1e>
 800705c:	0758      	lsls	r0, r3, #29
 800705e:	d512      	bpl.n	8007086 <__swsetup_r+0x7a>
 8007060:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007062:	b141      	cbz	r1, 8007076 <__swsetup_r+0x6a>
 8007064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007068:	4299      	cmp	r1, r3
 800706a:	d002      	beq.n	8007072 <__swsetup_r+0x66>
 800706c:	4630      	mov	r0, r6
 800706e:	f001 fc6d 	bl	800894c <_free_r>
 8007072:	2300      	movs	r3, #0
 8007074:	6363      	str	r3, [r4, #52]	; 0x34
 8007076:	89a3      	ldrh	r3, [r4, #12]
 8007078:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800707c:	81a3      	strh	r3, [r4, #12]
 800707e:	2300      	movs	r3, #0
 8007080:	6063      	str	r3, [r4, #4]
 8007082:	6923      	ldr	r3, [r4, #16]
 8007084:	6023      	str	r3, [r4, #0]
 8007086:	89a3      	ldrh	r3, [r4, #12]
 8007088:	f043 0308 	orr.w	r3, r3, #8
 800708c:	81a3      	strh	r3, [r4, #12]
 800708e:	6923      	ldr	r3, [r4, #16]
 8007090:	b94b      	cbnz	r3, 80070a6 <__swsetup_r+0x9a>
 8007092:	89a3      	ldrh	r3, [r4, #12]
 8007094:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800709c:	d003      	beq.n	80070a6 <__swsetup_r+0x9a>
 800709e:	4621      	mov	r1, r4
 80070a0:	4630      	mov	r0, r6
 80070a2:	f001 f87d 	bl	80081a0 <__smakebuf_r>
 80070a6:	89a0      	ldrh	r0, [r4, #12]
 80070a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80070ac:	f010 0301 	ands.w	r3, r0, #1
 80070b0:	d00a      	beq.n	80070c8 <__swsetup_r+0xbc>
 80070b2:	2300      	movs	r3, #0
 80070b4:	60a3      	str	r3, [r4, #8]
 80070b6:	6963      	ldr	r3, [r4, #20]
 80070b8:	425b      	negs	r3, r3
 80070ba:	61a3      	str	r3, [r4, #24]
 80070bc:	6923      	ldr	r3, [r4, #16]
 80070be:	b943      	cbnz	r3, 80070d2 <__swsetup_r+0xc6>
 80070c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80070c4:	d1ba      	bne.n	800703c <__swsetup_r+0x30>
 80070c6:	bd70      	pop	{r4, r5, r6, pc}
 80070c8:	0781      	lsls	r1, r0, #30
 80070ca:	bf58      	it	pl
 80070cc:	6963      	ldrpl	r3, [r4, #20]
 80070ce:	60a3      	str	r3, [r4, #8]
 80070d0:	e7f4      	b.n	80070bc <__swsetup_r+0xb0>
 80070d2:	2000      	movs	r0, #0
 80070d4:	e7f7      	b.n	80070c6 <__swsetup_r+0xba>
 80070d6:	bf00      	nop
 80070d8:	2000002c 	.word	0x2000002c
 80070dc:	080091b0 	.word	0x080091b0
 80070e0:	080091d0 	.word	0x080091d0
 80070e4:	08009190 	.word	0x08009190

080070e8 <quorem>:
 80070e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ec:	6903      	ldr	r3, [r0, #16]
 80070ee:	690c      	ldr	r4, [r1, #16]
 80070f0:	42a3      	cmp	r3, r4
 80070f2:	4607      	mov	r7, r0
 80070f4:	f2c0 8081 	blt.w	80071fa <quorem+0x112>
 80070f8:	3c01      	subs	r4, #1
 80070fa:	f101 0814 	add.w	r8, r1, #20
 80070fe:	f100 0514 	add.w	r5, r0, #20
 8007102:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007106:	9301      	str	r3, [sp, #4]
 8007108:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800710c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007110:	3301      	adds	r3, #1
 8007112:	429a      	cmp	r2, r3
 8007114:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007118:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800711c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007120:	d331      	bcc.n	8007186 <quorem+0x9e>
 8007122:	f04f 0e00 	mov.w	lr, #0
 8007126:	4640      	mov	r0, r8
 8007128:	46ac      	mov	ip, r5
 800712a:	46f2      	mov	sl, lr
 800712c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007130:	b293      	uxth	r3, r2
 8007132:	fb06 e303 	mla	r3, r6, r3, lr
 8007136:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800713a:	b29b      	uxth	r3, r3
 800713c:	ebaa 0303 	sub.w	r3, sl, r3
 8007140:	0c12      	lsrs	r2, r2, #16
 8007142:	f8dc a000 	ldr.w	sl, [ip]
 8007146:	fb06 e202 	mla	r2, r6, r2, lr
 800714a:	fa13 f38a 	uxtah	r3, r3, sl
 800714e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007152:	fa1f fa82 	uxth.w	sl, r2
 8007156:	f8dc 2000 	ldr.w	r2, [ip]
 800715a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800715e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007162:	b29b      	uxth	r3, r3
 8007164:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007168:	4581      	cmp	r9, r0
 800716a:	f84c 3b04 	str.w	r3, [ip], #4
 800716e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007172:	d2db      	bcs.n	800712c <quorem+0x44>
 8007174:	f855 300b 	ldr.w	r3, [r5, fp]
 8007178:	b92b      	cbnz	r3, 8007186 <quorem+0x9e>
 800717a:	9b01      	ldr	r3, [sp, #4]
 800717c:	3b04      	subs	r3, #4
 800717e:	429d      	cmp	r5, r3
 8007180:	461a      	mov	r2, r3
 8007182:	d32e      	bcc.n	80071e2 <quorem+0xfa>
 8007184:	613c      	str	r4, [r7, #16]
 8007186:	4638      	mov	r0, r7
 8007188:	f001 fad0 	bl	800872c <__mcmp>
 800718c:	2800      	cmp	r0, #0
 800718e:	db24      	blt.n	80071da <quorem+0xf2>
 8007190:	3601      	adds	r6, #1
 8007192:	4628      	mov	r0, r5
 8007194:	f04f 0c00 	mov.w	ip, #0
 8007198:	f858 2b04 	ldr.w	r2, [r8], #4
 800719c:	f8d0 e000 	ldr.w	lr, [r0]
 80071a0:	b293      	uxth	r3, r2
 80071a2:	ebac 0303 	sub.w	r3, ip, r3
 80071a6:	0c12      	lsrs	r2, r2, #16
 80071a8:	fa13 f38e 	uxtah	r3, r3, lr
 80071ac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80071b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071b4:	b29b      	uxth	r3, r3
 80071b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071ba:	45c1      	cmp	r9, r8
 80071bc:	f840 3b04 	str.w	r3, [r0], #4
 80071c0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80071c4:	d2e8      	bcs.n	8007198 <quorem+0xb0>
 80071c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071ce:	b922      	cbnz	r2, 80071da <quorem+0xf2>
 80071d0:	3b04      	subs	r3, #4
 80071d2:	429d      	cmp	r5, r3
 80071d4:	461a      	mov	r2, r3
 80071d6:	d30a      	bcc.n	80071ee <quorem+0x106>
 80071d8:	613c      	str	r4, [r7, #16]
 80071da:	4630      	mov	r0, r6
 80071dc:	b003      	add	sp, #12
 80071de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e2:	6812      	ldr	r2, [r2, #0]
 80071e4:	3b04      	subs	r3, #4
 80071e6:	2a00      	cmp	r2, #0
 80071e8:	d1cc      	bne.n	8007184 <quorem+0x9c>
 80071ea:	3c01      	subs	r4, #1
 80071ec:	e7c7      	b.n	800717e <quorem+0x96>
 80071ee:	6812      	ldr	r2, [r2, #0]
 80071f0:	3b04      	subs	r3, #4
 80071f2:	2a00      	cmp	r2, #0
 80071f4:	d1f0      	bne.n	80071d8 <quorem+0xf0>
 80071f6:	3c01      	subs	r4, #1
 80071f8:	e7eb      	b.n	80071d2 <quorem+0xea>
 80071fa:	2000      	movs	r0, #0
 80071fc:	e7ee      	b.n	80071dc <quorem+0xf4>
	...

08007200 <_dtoa_r>:
 8007200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007204:	ed2d 8b02 	vpush	{d8}
 8007208:	ec57 6b10 	vmov	r6, r7, d0
 800720c:	b095      	sub	sp, #84	; 0x54
 800720e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007210:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007214:	9105      	str	r1, [sp, #20]
 8007216:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800721a:	4604      	mov	r4, r0
 800721c:	9209      	str	r2, [sp, #36]	; 0x24
 800721e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007220:	b975      	cbnz	r5, 8007240 <_dtoa_r+0x40>
 8007222:	2010      	movs	r0, #16
 8007224:	f000 fffc 	bl	8008220 <malloc>
 8007228:	4602      	mov	r2, r0
 800722a:	6260      	str	r0, [r4, #36]	; 0x24
 800722c:	b920      	cbnz	r0, 8007238 <_dtoa_r+0x38>
 800722e:	4bb2      	ldr	r3, [pc, #712]	; (80074f8 <_dtoa_r+0x2f8>)
 8007230:	21ea      	movs	r1, #234	; 0xea
 8007232:	48b2      	ldr	r0, [pc, #712]	; (80074fc <_dtoa_r+0x2fc>)
 8007234:	f001 fdf4 	bl	8008e20 <__assert_func>
 8007238:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800723c:	6005      	str	r5, [r0, #0]
 800723e:	60c5      	str	r5, [r0, #12]
 8007240:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007242:	6819      	ldr	r1, [r3, #0]
 8007244:	b151      	cbz	r1, 800725c <_dtoa_r+0x5c>
 8007246:	685a      	ldr	r2, [r3, #4]
 8007248:	604a      	str	r2, [r1, #4]
 800724a:	2301      	movs	r3, #1
 800724c:	4093      	lsls	r3, r2
 800724e:	608b      	str	r3, [r1, #8]
 8007250:	4620      	mov	r0, r4
 8007252:	f001 f82d 	bl	80082b0 <_Bfree>
 8007256:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007258:	2200      	movs	r2, #0
 800725a:	601a      	str	r2, [r3, #0]
 800725c:	1e3b      	subs	r3, r7, #0
 800725e:	bfb9      	ittee	lt
 8007260:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007264:	9303      	strlt	r3, [sp, #12]
 8007266:	2300      	movge	r3, #0
 8007268:	f8c8 3000 	strge.w	r3, [r8]
 800726c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007270:	4ba3      	ldr	r3, [pc, #652]	; (8007500 <_dtoa_r+0x300>)
 8007272:	bfbc      	itt	lt
 8007274:	2201      	movlt	r2, #1
 8007276:	f8c8 2000 	strlt.w	r2, [r8]
 800727a:	ea33 0309 	bics.w	r3, r3, r9
 800727e:	d11b      	bne.n	80072b8 <_dtoa_r+0xb8>
 8007280:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007282:	f242 730f 	movw	r3, #9999	; 0x270f
 8007286:	6013      	str	r3, [r2, #0]
 8007288:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800728c:	4333      	orrs	r3, r6
 800728e:	f000 857a 	beq.w	8007d86 <_dtoa_r+0xb86>
 8007292:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007294:	b963      	cbnz	r3, 80072b0 <_dtoa_r+0xb0>
 8007296:	4b9b      	ldr	r3, [pc, #620]	; (8007504 <_dtoa_r+0x304>)
 8007298:	e024      	b.n	80072e4 <_dtoa_r+0xe4>
 800729a:	4b9b      	ldr	r3, [pc, #620]	; (8007508 <_dtoa_r+0x308>)
 800729c:	9300      	str	r3, [sp, #0]
 800729e:	3308      	adds	r3, #8
 80072a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80072a2:	6013      	str	r3, [r2, #0]
 80072a4:	9800      	ldr	r0, [sp, #0]
 80072a6:	b015      	add	sp, #84	; 0x54
 80072a8:	ecbd 8b02 	vpop	{d8}
 80072ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072b0:	4b94      	ldr	r3, [pc, #592]	; (8007504 <_dtoa_r+0x304>)
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	3303      	adds	r3, #3
 80072b6:	e7f3      	b.n	80072a0 <_dtoa_r+0xa0>
 80072b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80072bc:	2200      	movs	r2, #0
 80072be:	ec51 0b17 	vmov	r0, r1, d7
 80072c2:	2300      	movs	r3, #0
 80072c4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80072c8:	f7f9 fc26 	bl	8000b18 <__aeabi_dcmpeq>
 80072cc:	4680      	mov	r8, r0
 80072ce:	b158      	cbz	r0, 80072e8 <_dtoa_r+0xe8>
 80072d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072d2:	2301      	movs	r3, #1
 80072d4:	6013      	str	r3, [r2, #0]
 80072d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f000 8551 	beq.w	8007d80 <_dtoa_r+0xb80>
 80072de:	488b      	ldr	r0, [pc, #556]	; (800750c <_dtoa_r+0x30c>)
 80072e0:	6018      	str	r0, [r3, #0]
 80072e2:	1e43      	subs	r3, r0, #1
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	e7dd      	b.n	80072a4 <_dtoa_r+0xa4>
 80072e8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80072ec:	aa12      	add	r2, sp, #72	; 0x48
 80072ee:	a913      	add	r1, sp, #76	; 0x4c
 80072f0:	4620      	mov	r0, r4
 80072f2:	f001 fabf 	bl	8008874 <__d2b>
 80072f6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80072fa:	4683      	mov	fp, r0
 80072fc:	2d00      	cmp	r5, #0
 80072fe:	d07c      	beq.n	80073fa <_dtoa_r+0x1fa>
 8007300:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007302:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007306:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800730a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800730e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007312:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007316:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800731a:	4b7d      	ldr	r3, [pc, #500]	; (8007510 <_dtoa_r+0x310>)
 800731c:	2200      	movs	r2, #0
 800731e:	4630      	mov	r0, r6
 8007320:	4639      	mov	r1, r7
 8007322:	f7f8 ffd9 	bl	80002d8 <__aeabi_dsub>
 8007326:	a36e      	add	r3, pc, #440	; (adr r3, 80074e0 <_dtoa_r+0x2e0>)
 8007328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732c:	f7f9 f98c 	bl	8000648 <__aeabi_dmul>
 8007330:	a36d      	add	r3, pc, #436	; (adr r3, 80074e8 <_dtoa_r+0x2e8>)
 8007332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007336:	f7f8 ffd1 	bl	80002dc <__adddf3>
 800733a:	4606      	mov	r6, r0
 800733c:	4628      	mov	r0, r5
 800733e:	460f      	mov	r7, r1
 8007340:	f7f9 f918 	bl	8000574 <__aeabi_i2d>
 8007344:	a36a      	add	r3, pc, #424	; (adr r3, 80074f0 <_dtoa_r+0x2f0>)
 8007346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734a:	f7f9 f97d 	bl	8000648 <__aeabi_dmul>
 800734e:	4602      	mov	r2, r0
 8007350:	460b      	mov	r3, r1
 8007352:	4630      	mov	r0, r6
 8007354:	4639      	mov	r1, r7
 8007356:	f7f8 ffc1 	bl	80002dc <__adddf3>
 800735a:	4606      	mov	r6, r0
 800735c:	460f      	mov	r7, r1
 800735e:	f7f9 fc23 	bl	8000ba8 <__aeabi_d2iz>
 8007362:	2200      	movs	r2, #0
 8007364:	4682      	mov	sl, r0
 8007366:	2300      	movs	r3, #0
 8007368:	4630      	mov	r0, r6
 800736a:	4639      	mov	r1, r7
 800736c:	f7f9 fbde 	bl	8000b2c <__aeabi_dcmplt>
 8007370:	b148      	cbz	r0, 8007386 <_dtoa_r+0x186>
 8007372:	4650      	mov	r0, sl
 8007374:	f7f9 f8fe 	bl	8000574 <__aeabi_i2d>
 8007378:	4632      	mov	r2, r6
 800737a:	463b      	mov	r3, r7
 800737c:	f7f9 fbcc 	bl	8000b18 <__aeabi_dcmpeq>
 8007380:	b908      	cbnz	r0, 8007386 <_dtoa_r+0x186>
 8007382:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007386:	f1ba 0f16 	cmp.w	sl, #22
 800738a:	d854      	bhi.n	8007436 <_dtoa_r+0x236>
 800738c:	4b61      	ldr	r3, [pc, #388]	; (8007514 <_dtoa_r+0x314>)
 800738e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007396:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800739a:	f7f9 fbc7 	bl	8000b2c <__aeabi_dcmplt>
 800739e:	2800      	cmp	r0, #0
 80073a0:	d04b      	beq.n	800743a <_dtoa_r+0x23a>
 80073a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80073a6:	2300      	movs	r3, #0
 80073a8:	930e      	str	r3, [sp, #56]	; 0x38
 80073aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073ac:	1b5d      	subs	r5, r3, r5
 80073ae:	1e6b      	subs	r3, r5, #1
 80073b0:	9304      	str	r3, [sp, #16]
 80073b2:	bf43      	ittte	mi
 80073b4:	2300      	movmi	r3, #0
 80073b6:	f1c5 0801 	rsbmi	r8, r5, #1
 80073ba:	9304      	strmi	r3, [sp, #16]
 80073bc:	f04f 0800 	movpl.w	r8, #0
 80073c0:	f1ba 0f00 	cmp.w	sl, #0
 80073c4:	db3b      	blt.n	800743e <_dtoa_r+0x23e>
 80073c6:	9b04      	ldr	r3, [sp, #16]
 80073c8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80073cc:	4453      	add	r3, sl
 80073ce:	9304      	str	r3, [sp, #16]
 80073d0:	2300      	movs	r3, #0
 80073d2:	9306      	str	r3, [sp, #24]
 80073d4:	9b05      	ldr	r3, [sp, #20]
 80073d6:	2b09      	cmp	r3, #9
 80073d8:	d869      	bhi.n	80074ae <_dtoa_r+0x2ae>
 80073da:	2b05      	cmp	r3, #5
 80073dc:	bfc4      	itt	gt
 80073de:	3b04      	subgt	r3, #4
 80073e0:	9305      	strgt	r3, [sp, #20]
 80073e2:	9b05      	ldr	r3, [sp, #20]
 80073e4:	f1a3 0302 	sub.w	r3, r3, #2
 80073e8:	bfcc      	ite	gt
 80073ea:	2500      	movgt	r5, #0
 80073ec:	2501      	movle	r5, #1
 80073ee:	2b03      	cmp	r3, #3
 80073f0:	d869      	bhi.n	80074c6 <_dtoa_r+0x2c6>
 80073f2:	e8df f003 	tbb	[pc, r3]
 80073f6:	4e2c      	.short	0x4e2c
 80073f8:	5a4c      	.short	0x5a4c
 80073fa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80073fe:	441d      	add	r5, r3
 8007400:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007404:	2b20      	cmp	r3, #32
 8007406:	bfc1      	itttt	gt
 8007408:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800740c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007410:	fa09 f303 	lslgt.w	r3, r9, r3
 8007414:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007418:	bfda      	itte	le
 800741a:	f1c3 0320 	rsble	r3, r3, #32
 800741e:	fa06 f003 	lslle.w	r0, r6, r3
 8007422:	4318      	orrgt	r0, r3
 8007424:	f7f9 f896 	bl	8000554 <__aeabi_ui2d>
 8007428:	2301      	movs	r3, #1
 800742a:	4606      	mov	r6, r0
 800742c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007430:	3d01      	subs	r5, #1
 8007432:	9310      	str	r3, [sp, #64]	; 0x40
 8007434:	e771      	b.n	800731a <_dtoa_r+0x11a>
 8007436:	2301      	movs	r3, #1
 8007438:	e7b6      	b.n	80073a8 <_dtoa_r+0x1a8>
 800743a:	900e      	str	r0, [sp, #56]	; 0x38
 800743c:	e7b5      	b.n	80073aa <_dtoa_r+0x1aa>
 800743e:	f1ca 0300 	rsb	r3, sl, #0
 8007442:	9306      	str	r3, [sp, #24]
 8007444:	2300      	movs	r3, #0
 8007446:	eba8 080a 	sub.w	r8, r8, sl
 800744a:	930d      	str	r3, [sp, #52]	; 0x34
 800744c:	e7c2      	b.n	80073d4 <_dtoa_r+0x1d4>
 800744e:	2300      	movs	r3, #0
 8007450:	9308      	str	r3, [sp, #32]
 8007452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007454:	2b00      	cmp	r3, #0
 8007456:	dc39      	bgt.n	80074cc <_dtoa_r+0x2cc>
 8007458:	f04f 0901 	mov.w	r9, #1
 800745c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007460:	464b      	mov	r3, r9
 8007462:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007466:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007468:	2200      	movs	r2, #0
 800746a:	6042      	str	r2, [r0, #4]
 800746c:	2204      	movs	r2, #4
 800746e:	f102 0614 	add.w	r6, r2, #20
 8007472:	429e      	cmp	r6, r3
 8007474:	6841      	ldr	r1, [r0, #4]
 8007476:	d92f      	bls.n	80074d8 <_dtoa_r+0x2d8>
 8007478:	4620      	mov	r0, r4
 800747a:	f000 fed9 	bl	8008230 <_Balloc>
 800747e:	9000      	str	r0, [sp, #0]
 8007480:	2800      	cmp	r0, #0
 8007482:	d14b      	bne.n	800751c <_dtoa_r+0x31c>
 8007484:	4b24      	ldr	r3, [pc, #144]	; (8007518 <_dtoa_r+0x318>)
 8007486:	4602      	mov	r2, r0
 8007488:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800748c:	e6d1      	b.n	8007232 <_dtoa_r+0x32>
 800748e:	2301      	movs	r3, #1
 8007490:	e7de      	b.n	8007450 <_dtoa_r+0x250>
 8007492:	2300      	movs	r3, #0
 8007494:	9308      	str	r3, [sp, #32]
 8007496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007498:	eb0a 0903 	add.w	r9, sl, r3
 800749c:	f109 0301 	add.w	r3, r9, #1
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	9301      	str	r3, [sp, #4]
 80074a4:	bfb8      	it	lt
 80074a6:	2301      	movlt	r3, #1
 80074a8:	e7dd      	b.n	8007466 <_dtoa_r+0x266>
 80074aa:	2301      	movs	r3, #1
 80074ac:	e7f2      	b.n	8007494 <_dtoa_r+0x294>
 80074ae:	2501      	movs	r5, #1
 80074b0:	2300      	movs	r3, #0
 80074b2:	9305      	str	r3, [sp, #20]
 80074b4:	9508      	str	r5, [sp, #32]
 80074b6:	f04f 39ff 	mov.w	r9, #4294967295
 80074ba:	2200      	movs	r2, #0
 80074bc:	f8cd 9004 	str.w	r9, [sp, #4]
 80074c0:	2312      	movs	r3, #18
 80074c2:	9209      	str	r2, [sp, #36]	; 0x24
 80074c4:	e7cf      	b.n	8007466 <_dtoa_r+0x266>
 80074c6:	2301      	movs	r3, #1
 80074c8:	9308      	str	r3, [sp, #32]
 80074ca:	e7f4      	b.n	80074b6 <_dtoa_r+0x2b6>
 80074cc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80074d0:	f8cd 9004 	str.w	r9, [sp, #4]
 80074d4:	464b      	mov	r3, r9
 80074d6:	e7c6      	b.n	8007466 <_dtoa_r+0x266>
 80074d8:	3101      	adds	r1, #1
 80074da:	6041      	str	r1, [r0, #4]
 80074dc:	0052      	lsls	r2, r2, #1
 80074de:	e7c6      	b.n	800746e <_dtoa_r+0x26e>
 80074e0:	636f4361 	.word	0x636f4361
 80074e4:	3fd287a7 	.word	0x3fd287a7
 80074e8:	8b60c8b3 	.word	0x8b60c8b3
 80074ec:	3fc68a28 	.word	0x3fc68a28
 80074f0:	509f79fb 	.word	0x509f79fb
 80074f4:	3fd34413 	.word	0x3fd34413
 80074f8:	08009109 	.word	0x08009109
 80074fc:	08009120 	.word	0x08009120
 8007500:	7ff00000 	.word	0x7ff00000
 8007504:	08009105 	.word	0x08009105
 8007508:	080090fc 	.word	0x080090fc
 800750c:	080090d9 	.word	0x080090d9
 8007510:	3ff80000 	.word	0x3ff80000
 8007514:	08009278 	.word	0x08009278
 8007518:	0800917f 	.word	0x0800917f
 800751c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800751e:	9a00      	ldr	r2, [sp, #0]
 8007520:	601a      	str	r2, [r3, #0]
 8007522:	9b01      	ldr	r3, [sp, #4]
 8007524:	2b0e      	cmp	r3, #14
 8007526:	f200 80ad 	bhi.w	8007684 <_dtoa_r+0x484>
 800752a:	2d00      	cmp	r5, #0
 800752c:	f000 80aa 	beq.w	8007684 <_dtoa_r+0x484>
 8007530:	f1ba 0f00 	cmp.w	sl, #0
 8007534:	dd36      	ble.n	80075a4 <_dtoa_r+0x3a4>
 8007536:	4ac3      	ldr	r2, [pc, #780]	; (8007844 <_dtoa_r+0x644>)
 8007538:	f00a 030f 	and.w	r3, sl, #15
 800753c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007540:	ed93 7b00 	vldr	d7, [r3]
 8007544:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007548:	ea4f 172a 	mov.w	r7, sl, asr #4
 800754c:	eeb0 8a47 	vmov.f32	s16, s14
 8007550:	eef0 8a67 	vmov.f32	s17, s15
 8007554:	d016      	beq.n	8007584 <_dtoa_r+0x384>
 8007556:	4bbc      	ldr	r3, [pc, #752]	; (8007848 <_dtoa_r+0x648>)
 8007558:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800755c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007560:	f7f9 f99c 	bl	800089c <__aeabi_ddiv>
 8007564:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007568:	f007 070f 	and.w	r7, r7, #15
 800756c:	2503      	movs	r5, #3
 800756e:	4eb6      	ldr	r6, [pc, #728]	; (8007848 <_dtoa_r+0x648>)
 8007570:	b957      	cbnz	r7, 8007588 <_dtoa_r+0x388>
 8007572:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007576:	ec53 2b18 	vmov	r2, r3, d8
 800757a:	f7f9 f98f 	bl	800089c <__aeabi_ddiv>
 800757e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007582:	e029      	b.n	80075d8 <_dtoa_r+0x3d8>
 8007584:	2502      	movs	r5, #2
 8007586:	e7f2      	b.n	800756e <_dtoa_r+0x36e>
 8007588:	07f9      	lsls	r1, r7, #31
 800758a:	d508      	bpl.n	800759e <_dtoa_r+0x39e>
 800758c:	ec51 0b18 	vmov	r0, r1, d8
 8007590:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007594:	f7f9 f858 	bl	8000648 <__aeabi_dmul>
 8007598:	ec41 0b18 	vmov	d8, r0, r1
 800759c:	3501      	adds	r5, #1
 800759e:	107f      	asrs	r7, r7, #1
 80075a0:	3608      	adds	r6, #8
 80075a2:	e7e5      	b.n	8007570 <_dtoa_r+0x370>
 80075a4:	f000 80a6 	beq.w	80076f4 <_dtoa_r+0x4f4>
 80075a8:	f1ca 0600 	rsb	r6, sl, #0
 80075ac:	4ba5      	ldr	r3, [pc, #660]	; (8007844 <_dtoa_r+0x644>)
 80075ae:	4fa6      	ldr	r7, [pc, #664]	; (8007848 <_dtoa_r+0x648>)
 80075b0:	f006 020f 	and.w	r2, r6, #15
 80075b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80075c0:	f7f9 f842 	bl	8000648 <__aeabi_dmul>
 80075c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075c8:	1136      	asrs	r6, r6, #4
 80075ca:	2300      	movs	r3, #0
 80075cc:	2502      	movs	r5, #2
 80075ce:	2e00      	cmp	r6, #0
 80075d0:	f040 8085 	bne.w	80076de <_dtoa_r+0x4de>
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d1d2      	bne.n	800757e <_dtoa_r+0x37e>
 80075d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075da:	2b00      	cmp	r3, #0
 80075dc:	f000 808c 	beq.w	80076f8 <_dtoa_r+0x4f8>
 80075e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80075e4:	4b99      	ldr	r3, [pc, #612]	; (800784c <_dtoa_r+0x64c>)
 80075e6:	2200      	movs	r2, #0
 80075e8:	4630      	mov	r0, r6
 80075ea:	4639      	mov	r1, r7
 80075ec:	f7f9 fa9e 	bl	8000b2c <__aeabi_dcmplt>
 80075f0:	2800      	cmp	r0, #0
 80075f2:	f000 8081 	beq.w	80076f8 <_dtoa_r+0x4f8>
 80075f6:	9b01      	ldr	r3, [sp, #4]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d07d      	beq.n	80076f8 <_dtoa_r+0x4f8>
 80075fc:	f1b9 0f00 	cmp.w	r9, #0
 8007600:	dd3c      	ble.n	800767c <_dtoa_r+0x47c>
 8007602:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007606:	9307      	str	r3, [sp, #28]
 8007608:	2200      	movs	r2, #0
 800760a:	4b91      	ldr	r3, [pc, #580]	; (8007850 <_dtoa_r+0x650>)
 800760c:	4630      	mov	r0, r6
 800760e:	4639      	mov	r1, r7
 8007610:	f7f9 f81a 	bl	8000648 <__aeabi_dmul>
 8007614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007618:	3501      	adds	r5, #1
 800761a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800761e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007622:	4628      	mov	r0, r5
 8007624:	f7f8 ffa6 	bl	8000574 <__aeabi_i2d>
 8007628:	4632      	mov	r2, r6
 800762a:	463b      	mov	r3, r7
 800762c:	f7f9 f80c 	bl	8000648 <__aeabi_dmul>
 8007630:	4b88      	ldr	r3, [pc, #544]	; (8007854 <_dtoa_r+0x654>)
 8007632:	2200      	movs	r2, #0
 8007634:	f7f8 fe52 	bl	80002dc <__adddf3>
 8007638:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800763c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007640:	9303      	str	r3, [sp, #12]
 8007642:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007644:	2b00      	cmp	r3, #0
 8007646:	d15c      	bne.n	8007702 <_dtoa_r+0x502>
 8007648:	4b83      	ldr	r3, [pc, #524]	; (8007858 <_dtoa_r+0x658>)
 800764a:	2200      	movs	r2, #0
 800764c:	4630      	mov	r0, r6
 800764e:	4639      	mov	r1, r7
 8007650:	f7f8 fe42 	bl	80002d8 <__aeabi_dsub>
 8007654:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007658:	4606      	mov	r6, r0
 800765a:	460f      	mov	r7, r1
 800765c:	f7f9 fa84 	bl	8000b68 <__aeabi_dcmpgt>
 8007660:	2800      	cmp	r0, #0
 8007662:	f040 8296 	bne.w	8007b92 <_dtoa_r+0x992>
 8007666:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800766a:	4630      	mov	r0, r6
 800766c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007670:	4639      	mov	r1, r7
 8007672:	f7f9 fa5b 	bl	8000b2c <__aeabi_dcmplt>
 8007676:	2800      	cmp	r0, #0
 8007678:	f040 8288 	bne.w	8007b8c <_dtoa_r+0x98c>
 800767c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007680:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007684:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007686:	2b00      	cmp	r3, #0
 8007688:	f2c0 8158 	blt.w	800793c <_dtoa_r+0x73c>
 800768c:	f1ba 0f0e 	cmp.w	sl, #14
 8007690:	f300 8154 	bgt.w	800793c <_dtoa_r+0x73c>
 8007694:	4b6b      	ldr	r3, [pc, #428]	; (8007844 <_dtoa_r+0x644>)
 8007696:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800769a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800769e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f280 80e3 	bge.w	800786c <_dtoa_r+0x66c>
 80076a6:	9b01      	ldr	r3, [sp, #4]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	f300 80df 	bgt.w	800786c <_dtoa_r+0x66c>
 80076ae:	f040 826d 	bne.w	8007b8c <_dtoa_r+0x98c>
 80076b2:	4b69      	ldr	r3, [pc, #420]	; (8007858 <_dtoa_r+0x658>)
 80076b4:	2200      	movs	r2, #0
 80076b6:	4640      	mov	r0, r8
 80076b8:	4649      	mov	r1, r9
 80076ba:	f7f8 ffc5 	bl	8000648 <__aeabi_dmul>
 80076be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076c2:	f7f9 fa47 	bl	8000b54 <__aeabi_dcmpge>
 80076c6:	9e01      	ldr	r6, [sp, #4]
 80076c8:	4637      	mov	r7, r6
 80076ca:	2800      	cmp	r0, #0
 80076cc:	f040 8243 	bne.w	8007b56 <_dtoa_r+0x956>
 80076d0:	9d00      	ldr	r5, [sp, #0]
 80076d2:	2331      	movs	r3, #49	; 0x31
 80076d4:	f805 3b01 	strb.w	r3, [r5], #1
 80076d8:	f10a 0a01 	add.w	sl, sl, #1
 80076dc:	e23f      	b.n	8007b5e <_dtoa_r+0x95e>
 80076de:	07f2      	lsls	r2, r6, #31
 80076e0:	d505      	bpl.n	80076ee <_dtoa_r+0x4ee>
 80076e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076e6:	f7f8 ffaf 	bl	8000648 <__aeabi_dmul>
 80076ea:	3501      	adds	r5, #1
 80076ec:	2301      	movs	r3, #1
 80076ee:	1076      	asrs	r6, r6, #1
 80076f0:	3708      	adds	r7, #8
 80076f2:	e76c      	b.n	80075ce <_dtoa_r+0x3ce>
 80076f4:	2502      	movs	r5, #2
 80076f6:	e76f      	b.n	80075d8 <_dtoa_r+0x3d8>
 80076f8:	9b01      	ldr	r3, [sp, #4]
 80076fa:	f8cd a01c 	str.w	sl, [sp, #28]
 80076fe:	930c      	str	r3, [sp, #48]	; 0x30
 8007700:	e78d      	b.n	800761e <_dtoa_r+0x41e>
 8007702:	9900      	ldr	r1, [sp, #0]
 8007704:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007706:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007708:	4b4e      	ldr	r3, [pc, #312]	; (8007844 <_dtoa_r+0x644>)
 800770a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800770e:	4401      	add	r1, r0
 8007710:	9102      	str	r1, [sp, #8]
 8007712:	9908      	ldr	r1, [sp, #32]
 8007714:	eeb0 8a47 	vmov.f32	s16, s14
 8007718:	eef0 8a67 	vmov.f32	s17, s15
 800771c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007720:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007724:	2900      	cmp	r1, #0
 8007726:	d045      	beq.n	80077b4 <_dtoa_r+0x5b4>
 8007728:	494c      	ldr	r1, [pc, #304]	; (800785c <_dtoa_r+0x65c>)
 800772a:	2000      	movs	r0, #0
 800772c:	f7f9 f8b6 	bl	800089c <__aeabi_ddiv>
 8007730:	ec53 2b18 	vmov	r2, r3, d8
 8007734:	f7f8 fdd0 	bl	80002d8 <__aeabi_dsub>
 8007738:	9d00      	ldr	r5, [sp, #0]
 800773a:	ec41 0b18 	vmov	d8, r0, r1
 800773e:	4639      	mov	r1, r7
 8007740:	4630      	mov	r0, r6
 8007742:	f7f9 fa31 	bl	8000ba8 <__aeabi_d2iz>
 8007746:	900c      	str	r0, [sp, #48]	; 0x30
 8007748:	f7f8 ff14 	bl	8000574 <__aeabi_i2d>
 800774c:	4602      	mov	r2, r0
 800774e:	460b      	mov	r3, r1
 8007750:	4630      	mov	r0, r6
 8007752:	4639      	mov	r1, r7
 8007754:	f7f8 fdc0 	bl	80002d8 <__aeabi_dsub>
 8007758:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800775a:	3330      	adds	r3, #48	; 0x30
 800775c:	f805 3b01 	strb.w	r3, [r5], #1
 8007760:	ec53 2b18 	vmov	r2, r3, d8
 8007764:	4606      	mov	r6, r0
 8007766:	460f      	mov	r7, r1
 8007768:	f7f9 f9e0 	bl	8000b2c <__aeabi_dcmplt>
 800776c:	2800      	cmp	r0, #0
 800776e:	d165      	bne.n	800783c <_dtoa_r+0x63c>
 8007770:	4632      	mov	r2, r6
 8007772:	463b      	mov	r3, r7
 8007774:	4935      	ldr	r1, [pc, #212]	; (800784c <_dtoa_r+0x64c>)
 8007776:	2000      	movs	r0, #0
 8007778:	f7f8 fdae 	bl	80002d8 <__aeabi_dsub>
 800777c:	ec53 2b18 	vmov	r2, r3, d8
 8007780:	f7f9 f9d4 	bl	8000b2c <__aeabi_dcmplt>
 8007784:	2800      	cmp	r0, #0
 8007786:	f040 80b9 	bne.w	80078fc <_dtoa_r+0x6fc>
 800778a:	9b02      	ldr	r3, [sp, #8]
 800778c:	429d      	cmp	r5, r3
 800778e:	f43f af75 	beq.w	800767c <_dtoa_r+0x47c>
 8007792:	4b2f      	ldr	r3, [pc, #188]	; (8007850 <_dtoa_r+0x650>)
 8007794:	ec51 0b18 	vmov	r0, r1, d8
 8007798:	2200      	movs	r2, #0
 800779a:	f7f8 ff55 	bl	8000648 <__aeabi_dmul>
 800779e:	4b2c      	ldr	r3, [pc, #176]	; (8007850 <_dtoa_r+0x650>)
 80077a0:	ec41 0b18 	vmov	d8, r0, r1
 80077a4:	2200      	movs	r2, #0
 80077a6:	4630      	mov	r0, r6
 80077a8:	4639      	mov	r1, r7
 80077aa:	f7f8 ff4d 	bl	8000648 <__aeabi_dmul>
 80077ae:	4606      	mov	r6, r0
 80077b0:	460f      	mov	r7, r1
 80077b2:	e7c4      	b.n	800773e <_dtoa_r+0x53e>
 80077b4:	ec51 0b17 	vmov	r0, r1, d7
 80077b8:	f7f8 ff46 	bl	8000648 <__aeabi_dmul>
 80077bc:	9b02      	ldr	r3, [sp, #8]
 80077be:	9d00      	ldr	r5, [sp, #0]
 80077c0:	930c      	str	r3, [sp, #48]	; 0x30
 80077c2:	ec41 0b18 	vmov	d8, r0, r1
 80077c6:	4639      	mov	r1, r7
 80077c8:	4630      	mov	r0, r6
 80077ca:	f7f9 f9ed 	bl	8000ba8 <__aeabi_d2iz>
 80077ce:	9011      	str	r0, [sp, #68]	; 0x44
 80077d0:	f7f8 fed0 	bl	8000574 <__aeabi_i2d>
 80077d4:	4602      	mov	r2, r0
 80077d6:	460b      	mov	r3, r1
 80077d8:	4630      	mov	r0, r6
 80077da:	4639      	mov	r1, r7
 80077dc:	f7f8 fd7c 	bl	80002d8 <__aeabi_dsub>
 80077e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077e2:	3330      	adds	r3, #48	; 0x30
 80077e4:	f805 3b01 	strb.w	r3, [r5], #1
 80077e8:	9b02      	ldr	r3, [sp, #8]
 80077ea:	429d      	cmp	r5, r3
 80077ec:	4606      	mov	r6, r0
 80077ee:	460f      	mov	r7, r1
 80077f0:	f04f 0200 	mov.w	r2, #0
 80077f4:	d134      	bne.n	8007860 <_dtoa_r+0x660>
 80077f6:	4b19      	ldr	r3, [pc, #100]	; (800785c <_dtoa_r+0x65c>)
 80077f8:	ec51 0b18 	vmov	r0, r1, d8
 80077fc:	f7f8 fd6e 	bl	80002dc <__adddf3>
 8007800:	4602      	mov	r2, r0
 8007802:	460b      	mov	r3, r1
 8007804:	4630      	mov	r0, r6
 8007806:	4639      	mov	r1, r7
 8007808:	f7f9 f9ae 	bl	8000b68 <__aeabi_dcmpgt>
 800780c:	2800      	cmp	r0, #0
 800780e:	d175      	bne.n	80078fc <_dtoa_r+0x6fc>
 8007810:	ec53 2b18 	vmov	r2, r3, d8
 8007814:	4911      	ldr	r1, [pc, #68]	; (800785c <_dtoa_r+0x65c>)
 8007816:	2000      	movs	r0, #0
 8007818:	f7f8 fd5e 	bl	80002d8 <__aeabi_dsub>
 800781c:	4602      	mov	r2, r0
 800781e:	460b      	mov	r3, r1
 8007820:	4630      	mov	r0, r6
 8007822:	4639      	mov	r1, r7
 8007824:	f7f9 f982 	bl	8000b2c <__aeabi_dcmplt>
 8007828:	2800      	cmp	r0, #0
 800782a:	f43f af27 	beq.w	800767c <_dtoa_r+0x47c>
 800782e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007830:	1e6b      	subs	r3, r5, #1
 8007832:	930c      	str	r3, [sp, #48]	; 0x30
 8007834:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007838:	2b30      	cmp	r3, #48	; 0x30
 800783a:	d0f8      	beq.n	800782e <_dtoa_r+0x62e>
 800783c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007840:	e04a      	b.n	80078d8 <_dtoa_r+0x6d8>
 8007842:	bf00      	nop
 8007844:	08009278 	.word	0x08009278
 8007848:	08009250 	.word	0x08009250
 800784c:	3ff00000 	.word	0x3ff00000
 8007850:	40240000 	.word	0x40240000
 8007854:	401c0000 	.word	0x401c0000
 8007858:	40140000 	.word	0x40140000
 800785c:	3fe00000 	.word	0x3fe00000
 8007860:	4baf      	ldr	r3, [pc, #700]	; (8007b20 <_dtoa_r+0x920>)
 8007862:	f7f8 fef1 	bl	8000648 <__aeabi_dmul>
 8007866:	4606      	mov	r6, r0
 8007868:	460f      	mov	r7, r1
 800786a:	e7ac      	b.n	80077c6 <_dtoa_r+0x5c6>
 800786c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007870:	9d00      	ldr	r5, [sp, #0]
 8007872:	4642      	mov	r2, r8
 8007874:	464b      	mov	r3, r9
 8007876:	4630      	mov	r0, r6
 8007878:	4639      	mov	r1, r7
 800787a:	f7f9 f80f 	bl	800089c <__aeabi_ddiv>
 800787e:	f7f9 f993 	bl	8000ba8 <__aeabi_d2iz>
 8007882:	9002      	str	r0, [sp, #8]
 8007884:	f7f8 fe76 	bl	8000574 <__aeabi_i2d>
 8007888:	4642      	mov	r2, r8
 800788a:	464b      	mov	r3, r9
 800788c:	f7f8 fedc 	bl	8000648 <__aeabi_dmul>
 8007890:	4602      	mov	r2, r0
 8007892:	460b      	mov	r3, r1
 8007894:	4630      	mov	r0, r6
 8007896:	4639      	mov	r1, r7
 8007898:	f7f8 fd1e 	bl	80002d8 <__aeabi_dsub>
 800789c:	9e02      	ldr	r6, [sp, #8]
 800789e:	9f01      	ldr	r7, [sp, #4]
 80078a0:	3630      	adds	r6, #48	; 0x30
 80078a2:	f805 6b01 	strb.w	r6, [r5], #1
 80078a6:	9e00      	ldr	r6, [sp, #0]
 80078a8:	1bae      	subs	r6, r5, r6
 80078aa:	42b7      	cmp	r7, r6
 80078ac:	4602      	mov	r2, r0
 80078ae:	460b      	mov	r3, r1
 80078b0:	d137      	bne.n	8007922 <_dtoa_r+0x722>
 80078b2:	f7f8 fd13 	bl	80002dc <__adddf3>
 80078b6:	4642      	mov	r2, r8
 80078b8:	464b      	mov	r3, r9
 80078ba:	4606      	mov	r6, r0
 80078bc:	460f      	mov	r7, r1
 80078be:	f7f9 f953 	bl	8000b68 <__aeabi_dcmpgt>
 80078c2:	b9c8      	cbnz	r0, 80078f8 <_dtoa_r+0x6f8>
 80078c4:	4642      	mov	r2, r8
 80078c6:	464b      	mov	r3, r9
 80078c8:	4630      	mov	r0, r6
 80078ca:	4639      	mov	r1, r7
 80078cc:	f7f9 f924 	bl	8000b18 <__aeabi_dcmpeq>
 80078d0:	b110      	cbz	r0, 80078d8 <_dtoa_r+0x6d8>
 80078d2:	9b02      	ldr	r3, [sp, #8]
 80078d4:	07d9      	lsls	r1, r3, #31
 80078d6:	d40f      	bmi.n	80078f8 <_dtoa_r+0x6f8>
 80078d8:	4620      	mov	r0, r4
 80078da:	4659      	mov	r1, fp
 80078dc:	f000 fce8 	bl	80082b0 <_Bfree>
 80078e0:	2300      	movs	r3, #0
 80078e2:	702b      	strb	r3, [r5, #0]
 80078e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078e6:	f10a 0001 	add.w	r0, sl, #1
 80078ea:	6018      	str	r0, [r3, #0]
 80078ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f43f acd8 	beq.w	80072a4 <_dtoa_r+0xa4>
 80078f4:	601d      	str	r5, [r3, #0]
 80078f6:	e4d5      	b.n	80072a4 <_dtoa_r+0xa4>
 80078f8:	f8cd a01c 	str.w	sl, [sp, #28]
 80078fc:	462b      	mov	r3, r5
 80078fe:	461d      	mov	r5, r3
 8007900:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007904:	2a39      	cmp	r2, #57	; 0x39
 8007906:	d108      	bne.n	800791a <_dtoa_r+0x71a>
 8007908:	9a00      	ldr	r2, [sp, #0]
 800790a:	429a      	cmp	r2, r3
 800790c:	d1f7      	bne.n	80078fe <_dtoa_r+0x6fe>
 800790e:	9a07      	ldr	r2, [sp, #28]
 8007910:	9900      	ldr	r1, [sp, #0]
 8007912:	3201      	adds	r2, #1
 8007914:	9207      	str	r2, [sp, #28]
 8007916:	2230      	movs	r2, #48	; 0x30
 8007918:	700a      	strb	r2, [r1, #0]
 800791a:	781a      	ldrb	r2, [r3, #0]
 800791c:	3201      	adds	r2, #1
 800791e:	701a      	strb	r2, [r3, #0]
 8007920:	e78c      	b.n	800783c <_dtoa_r+0x63c>
 8007922:	4b7f      	ldr	r3, [pc, #508]	; (8007b20 <_dtoa_r+0x920>)
 8007924:	2200      	movs	r2, #0
 8007926:	f7f8 fe8f 	bl	8000648 <__aeabi_dmul>
 800792a:	2200      	movs	r2, #0
 800792c:	2300      	movs	r3, #0
 800792e:	4606      	mov	r6, r0
 8007930:	460f      	mov	r7, r1
 8007932:	f7f9 f8f1 	bl	8000b18 <__aeabi_dcmpeq>
 8007936:	2800      	cmp	r0, #0
 8007938:	d09b      	beq.n	8007872 <_dtoa_r+0x672>
 800793a:	e7cd      	b.n	80078d8 <_dtoa_r+0x6d8>
 800793c:	9a08      	ldr	r2, [sp, #32]
 800793e:	2a00      	cmp	r2, #0
 8007940:	f000 80c4 	beq.w	8007acc <_dtoa_r+0x8cc>
 8007944:	9a05      	ldr	r2, [sp, #20]
 8007946:	2a01      	cmp	r2, #1
 8007948:	f300 80a8 	bgt.w	8007a9c <_dtoa_r+0x89c>
 800794c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800794e:	2a00      	cmp	r2, #0
 8007950:	f000 80a0 	beq.w	8007a94 <_dtoa_r+0x894>
 8007954:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007958:	9e06      	ldr	r6, [sp, #24]
 800795a:	4645      	mov	r5, r8
 800795c:	9a04      	ldr	r2, [sp, #16]
 800795e:	2101      	movs	r1, #1
 8007960:	441a      	add	r2, r3
 8007962:	4620      	mov	r0, r4
 8007964:	4498      	add	r8, r3
 8007966:	9204      	str	r2, [sp, #16]
 8007968:	f000 fd5e 	bl	8008428 <__i2b>
 800796c:	4607      	mov	r7, r0
 800796e:	2d00      	cmp	r5, #0
 8007970:	dd0b      	ble.n	800798a <_dtoa_r+0x78a>
 8007972:	9b04      	ldr	r3, [sp, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	dd08      	ble.n	800798a <_dtoa_r+0x78a>
 8007978:	42ab      	cmp	r3, r5
 800797a:	9a04      	ldr	r2, [sp, #16]
 800797c:	bfa8      	it	ge
 800797e:	462b      	movge	r3, r5
 8007980:	eba8 0803 	sub.w	r8, r8, r3
 8007984:	1aed      	subs	r5, r5, r3
 8007986:	1ad3      	subs	r3, r2, r3
 8007988:	9304      	str	r3, [sp, #16]
 800798a:	9b06      	ldr	r3, [sp, #24]
 800798c:	b1fb      	cbz	r3, 80079ce <_dtoa_r+0x7ce>
 800798e:	9b08      	ldr	r3, [sp, #32]
 8007990:	2b00      	cmp	r3, #0
 8007992:	f000 809f 	beq.w	8007ad4 <_dtoa_r+0x8d4>
 8007996:	2e00      	cmp	r6, #0
 8007998:	dd11      	ble.n	80079be <_dtoa_r+0x7be>
 800799a:	4639      	mov	r1, r7
 800799c:	4632      	mov	r2, r6
 800799e:	4620      	mov	r0, r4
 80079a0:	f000 fdfe 	bl	80085a0 <__pow5mult>
 80079a4:	465a      	mov	r2, fp
 80079a6:	4601      	mov	r1, r0
 80079a8:	4607      	mov	r7, r0
 80079aa:	4620      	mov	r0, r4
 80079ac:	f000 fd52 	bl	8008454 <__multiply>
 80079b0:	4659      	mov	r1, fp
 80079b2:	9007      	str	r0, [sp, #28]
 80079b4:	4620      	mov	r0, r4
 80079b6:	f000 fc7b 	bl	80082b0 <_Bfree>
 80079ba:	9b07      	ldr	r3, [sp, #28]
 80079bc:	469b      	mov	fp, r3
 80079be:	9b06      	ldr	r3, [sp, #24]
 80079c0:	1b9a      	subs	r2, r3, r6
 80079c2:	d004      	beq.n	80079ce <_dtoa_r+0x7ce>
 80079c4:	4659      	mov	r1, fp
 80079c6:	4620      	mov	r0, r4
 80079c8:	f000 fdea 	bl	80085a0 <__pow5mult>
 80079cc:	4683      	mov	fp, r0
 80079ce:	2101      	movs	r1, #1
 80079d0:	4620      	mov	r0, r4
 80079d2:	f000 fd29 	bl	8008428 <__i2b>
 80079d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079d8:	2b00      	cmp	r3, #0
 80079da:	4606      	mov	r6, r0
 80079dc:	dd7c      	ble.n	8007ad8 <_dtoa_r+0x8d8>
 80079de:	461a      	mov	r2, r3
 80079e0:	4601      	mov	r1, r0
 80079e2:	4620      	mov	r0, r4
 80079e4:	f000 fddc 	bl	80085a0 <__pow5mult>
 80079e8:	9b05      	ldr	r3, [sp, #20]
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	4606      	mov	r6, r0
 80079ee:	dd76      	ble.n	8007ade <_dtoa_r+0x8de>
 80079f0:	2300      	movs	r3, #0
 80079f2:	9306      	str	r3, [sp, #24]
 80079f4:	6933      	ldr	r3, [r6, #16]
 80079f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80079fa:	6918      	ldr	r0, [r3, #16]
 80079fc:	f000 fcc4 	bl	8008388 <__hi0bits>
 8007a00:	f1c0 0020 	rsb	r0, r0, #32
 8007a04:	9b04      	ldr	r3, [sp, #16]
 8007a06:	4418      	add	r0, r3
 8007a08:	f010 001f 	ands.w	r0, r0, #31
 8007a0c:	f000 8086 	beq.w	8007b1c <_dtoa_r+0x91c>
 8007a10:	f1c0 0320 	rsb	r3, r0, #32
 8007a14:	2b04      	cmp	r3, #4
 8007a16:	dd7f      	ble.n	8007b18 <_dtoa_r+0x918>
 8007a18:	f1c0 001c 	rsb	r0, r0, #28
 8007a1c:	9b04      	ldr	r3, [sp, #16]
 8007a1e:	4403      	add	r3, r0
 8007a20:	4480      	add	r8, r0
 8007a22:	4405      	add	r5, r0
 8007a24:	9304      	str	r3, [sp, #16]
 8007a26:	f1b8 0f00 	cmp.w	r8, #0
 8007a2a:	dd05      	ble.n	8007a38 <_dtoa_r+0x838>
 8007a2c:	4659      	mov	r1, fp
 8007a2e:	4642      	mov	r2, r8
 8007a30:	4620      	mov	r0, r4
 8007a32:	f000 fe0f 	bl	8008654 <__lshift>
 8007a36:	4683      	mov	fp, r0
 8007a38:	9b04      	ldr	r3, [sp, #16]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	dd05      	ble.n	8007a4a <_dtoa_r+0x84a>
 8007a3e:	4631      	mov	r1, r6
 8007a40:	461a      	mov	r2, r3
 8007a42:	4620      	mov	r0, r4
 8007a44:	f000 fe06 	bl	8008654 <__lshift>
 8007a48:	4606      	mov	r6, r0
 8007a4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d069      	beq.n	8007b24 <_dtoa_r+0x924>
 8007a50:	4631      	mov	r1, r6
 8007a52:	4658      	mov	r0, fp
 8007a54:	f000 fe6a 	bl	800872c <__mcmp>
 8007a58:	2800      	cmp	r0, #0
 8007a5a:	da63      	bge.n	8007b24 <_dtoa_r+0x924>
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	4659      	mov	r1, fp
 8007a60:	220a      	movs	r2, #10
 8007a62:	4620      	mov	r0, r4
 8007a64:	f000 fc46 	bl	80082f4 <__multadd>
 8007a68:	9b08      	ldr	r3, [sp, #32]
 8007a6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a6e:	4683      	mov	fp, r0
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f000 818f 	beq.w	8007d94 <_dtoa_r+0xb94>
 8007a76:	4639      	mov	r1, r7
 8007a78:	2300      	movs	r3, #0
 8007a7a:	220a      	movs	r2, #10
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	f000 fc39 	bl	80082f4 <__multadd>
 8007a82:	f1b9 0f00 	cmp.w	r9, #0
 8007a86:	4607      	mov	r7, r0
 8007a88:	f300 808e 	bgt.w	8007ba8 <_dtoa_r+0x9a8>
 8007a8c:	9b05      	ldr	r3, [sp, #20]
 8007a8e:	2b02      	cmp	r3, #2
 8007a90:	dc50      	bgt.n	8007b34 <_dtoa_r+0x934>
 8007a92:	e089      	b.n	8007ba8 <_dtoa_r+0x9a8>
 8007a94:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a9a:	e75d      	b.n	8007958 <_dtoa_r+0x758>
 8007a9c:	9b01      	ldr	r3, [sp, #4]
 8007a9e:	1e5e      	subs	r6, r3, #1
 8007aa0:	9b06      	ldr	r3, [sp, #24]
 8007aa2:	42b3      	cmp	r3, r6
 8007aa4:	bfbf      	itttt	lt
 8007aa6:	9b06      	ldrlt	r3, [sp, #24]
 8007aa8:	9606      	strlt	r6, [sp, #24]
 8007aaa:	1af2      	sublt	r2, r6, r3
 8007aac:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007aae:	bfb6      	itet	lt
 8007ab0:	189b      	addlt	r3, r3, r2
 8007ab2:	1b9e      	subge	r6, r3, r6
 8007ab4:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007ab6:	9b01      	ldr	r3, [sp, #4]
 8007ab8:	bfb8      	it	lt
 8007aba:	2600      	movlt	r6, #0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	bfb5      	itete	lt
 8007ac0:	eba8 0503 	sublt.w	r5, r8, r3
 8007ac4:	9b01      	ldrge	r3, [sp, #4]
 8007ac6:	2300      	movlt	r3, #0
 8007ac8:	4645      	movge	r5, r8
 8007aca:	e747      	b.n	800795c <_dtoa_r+0x75c>
 8007acc:	9e06      	ldr	r6, [sp, #24]
 8007ace:	9f08      	ldr	r7, [sp, #32]
 8007ad0:	4645      	mov	r5, r8
 8007ad2:	e74c      	b.n	800796e <_dtoa_r+0x76e>
 8007ad4:	9a06      	ldr	r2, [sp, #24]
 8007ad6:	e775      	b.n	80079c4 <_dtoa_r+0x7c4>
 8007ad8:	9b05      	ldr	r3, [sp, #20]
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	dc18      	bgt.n	8007b10 <_dtoa_r+0x910>
 8007ade:	9b02      	ldr	r3, [sp, #8]
 8007ae0:	b9b3      	cbnz	r3, 8007b10 <_dtoa_r+0x910>
 8007ae2:	9b03      	ldr	r3, [sp, #12]
 8007ae4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ae8:	b9a3      	cbnz	r3, 8007b14 <_dtoa_r+0x914>
 8007aea:	9b03      	ldr	r3, [sp, #12]
 8007aec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007af0:	0d1b      	lsrs	r3, r3, #20
 8007af2:	051b      	lsls	r3, r3, #20
 8007af4:	b12b      	cbz	r3, 8007b02 <_dtoa_r+0x902>
 8007af6:	9b04      	ldr	r3, [sp, #16]
 8007af8:	3301      	adds	r3, #1
 8007afa:	9304      	str	r3, [sp, #16]
 8007afc:	f108 0801 	add.w	r8, r8, #1
 8007b00:	2301      	movs	r3, #1
 8007b02:	9306      	str	r3, [sp, #24]
 8007b04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	f47f af74 	bne.w	80079f4 <_dtoa_r+0x7f4>
 8007b0c:	2001      	movs	r0, #1
 8007b0e:	e779      	b.n	8007a04 <_dtoa_r+0x804>
 8007b10:	2300      	movs	r3, #0
 8007b12:	e7f6      	b.n	8007b02 <_dtoa_r+0x902>
 8007b14:	9b02      	ldr	r3, [sp, #8]
 8007b16:	e7f4      	b.n	8007b02 <_dtoa_r+0x902>
 8007b18:	d085      	beq.n	8007a26 <_dtoa_r+0x826>
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	301c      	adds	r0, #28
 8007b1e:	e77d      	b.n	8007a1c <_dtoa_r+0x81c>
 8007b20:	40240000 	.word	0x40240000
 8007b24:	9b01      	ldr	r3, [sp, #4]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	dc38      	bgt.n	8007b9c <_dtoa_r+0x99c>
 8007b2a:	9b05      	ldr	r3, [sp, #20]
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	dd35      	ble.n	8007b9c <_dtoa_r+0x99c>
 8007b30:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007b34:	f1b9 0f00 	cmp.w	r9, #0
 8007b38:	d10d      	bne.n	8007b56 <_dtoa_r+0x956>
 8007b3a:	4631      	mov	r1, r6
 8007b3c:	464b      	mov	r3, r9
 8007b3e:	2205      	movs	r2, #5
 8007b40:	4620      	mov	r0, r4
 8007b42:	f000 fbd7 	bl	80082f4 <__multadd>
 8007b46:	4601      	mov	r1, r0
 8007b48:	4606      	mov	r6, r0
 8007b4a:	4658      	mov	r0, fp
 8007b4c:	f000 fdee 	bl	800872c <__mcmp>
 8007b50:	2800      	cmp	r0, #0
 8007b52:	f73f adbd 	bgt.w	80076d0 <_dtoa_r+0x4d0>
 8007b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b58:	9d00      	ldr	r5, [sp, #0]
 8007b5a:	ea6f 0a03 	mvn.w	sl, r3
 8007b5e:	f04f 0800 	mov.w	r8, #0
 8007b62:	4631      	mov	r1, r6
 8007b64:	4620      	mov	r0, r4
 8007b66:	f000 fba3 	bl	80082b0 <_Bfree>
 8007b6a:	2f00      	cmp	r7, #0
 8007b6c:	f43f aeb4 	beq.w	80078d8 <_dtoa_r+0x6d8>
 8007b70:	f1b8 0f00 	cmp.w	r8, #0
 8007b74:	d005      	beq.n	8007b82 <_dtoa_r+0x982>
 8007b76:	45b8      	cmp	r8, r7
 8007b78:	d003      	beq.n	8007b82 <_dtoa_r+0x982>
 8007b7a:	4641      	mov	r1, r8
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	f000 fb97 	bl	80082b0 <_Bfree>
 8007b82:	4639      	mov	r1, r7
 8007b84:	4620      	mov	r0, r4
 8007b86:	f000 fb93 	bl	80082b0 <_Bfree>
 8007b8a:	e6a5      	b.n	80078d8 <_dtoa_r+0x6d8>
 8007b8c:	2600      	movs	r6, #0
 8007b8e:	4637      	mov	r7, r6
 8007b90:	e7e1      	b.n	8007b56 <_dtoa_r+0x956>
 8007b92:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007b94:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007b98:	4637      	mov	r7, r6
 8007b9a:	e599      	b.n	80076d0 <_dtoa_r+0x4d0>
 8007b9c:	9b08      	ldr	r3, [sp, #32]
 8007b9e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f000 80fd 	beq.w	8007da2 <_dtoa_r+0xba2>
 8007ba8:	2d00      	cmp	r5, #0
 8007baa:	dd05      	ble.n	8007bb8 <_dtoa_r+0x9b8>
 8007bac:	4639      	mov	r1, r7
 8007bae:	462a      	mov	r2, r5
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f000 fd4f 	bl	8008654 <__lshift>
 8007bb6:	4607      	mov	r7, r0
 8007bb8:	9b06      	ldr	r3, [sp, #24]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d05c      	beq.n	8007c78 <_dtoa_r+0xa78>
 8007bbe:	6879      	ldr	r1, [r7, #4]
 8007bc0:	4620      	mov	r0, r4
 8007bc2:	f000 fb35 	bl	8008230 <_Balloc>
 8007bc6:	4605      	mov	r5, r0
 8007bc8:	b928      	cbnz	r0, 8007bd6 <_dtoa_r+0x9d6>
 8007bca:	4b80      	ldr	r3, [pc, #512]	; (8007dcc <_dtoa_r+0xbcc>)
 8007bcc:	4602      	mov	r2, r0
 8007bce:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007bd2:	f7ff bb2e 	b.w	8007232 <_dtoa_r+0x32>
 8007bd6:	693a      	ldr	r2, [r7, #16]
 8007bd8:	3202      	adds	r2, #2
 8007bda:	0092      	lsls	r2, r2, #2
 8007bdc:	f107 010c 	add.w	r1, r7, #12
 8007be0:	300c      	adds	r0, #12
 8007be2:	f7fe fcb3 	bl	800654c <memcpy>
 8007be6:	2201      	movs	r2, #1
 8007be8:	4629      	mov	r1, r5
 8007bea:	4620      	mov	r0, r4
 8007bec:	f000 fd32 	bl	8008654 <__lshift>
 8007bf0:	9b00      	ldr	r3, [sp, #0]
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	9301      	str	r3, [sp, #4]
 8007bf6:	9b00      	ldr	r3, [sp, #0]
 8007bf8:	444b      	add	r3, r9
 8007bfa:	9307      	str	r3, [sp, #28]
 8007bfc:	9b02      	ldr	r3, [sp, #8]
 8007bfe:	f003 0301 	and.w	r3, r3, #1
 8007c02:	46b8      	mov	r8, r7
 8007c04:	9306      	str	r3, [sp, #24]
 8007c06:	4607      	mov	r7, r0
 8007c08:	9b01      	ldr	r3, [sp, #4]
 8007c0a:	4631      	mov	r1, r6
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	4658      	mov	r0, fp
 8007c10:	9302      	str	r3, [sp, #8]
 8007c12:	f7ff fa69 	bl	80070e8 <quorem>
 8007c16:	4603      	mov	r3, r0
 8007c18:	3330      	adds	r3, #48	; 0x30
 8007c1a:	9004      	str	r0, [sp, #16]
 8007c1c:	4641      	mov	r1, r8
 8007c1e:	4658      	mov	r0, fp
 8007c20:	9308      	str	r3, [sp, #32]
 8007c22:	f000 fd83 	bl	800872c <__mcmp>
 8007c26:	463a      	mov	r2, r7
 8007c28:	4681      	mov	r9, r0
 8007c2a:	4631      	mov	r1, r6
 8007c2c:	4620      	mov	r0, r4
 8007c2e:	f000 fd99 	bl	8008764 <__mdiff>
 8007c32:	68c2      	ldr	r2, [r0, #12]
 8007c34:	9b08      	ldr	r3, [sp, #32]
 8007c36:	4605      	mov	r5, r0
 8007c38:	bb02      	cbnz	r2, 8007c7c <_dtoa_r+0xa7c>
 8007c3a:	4601      	mov	r1, r0
 8007c3c:	4658      	mov	r0, fp
 8007c3e:	f000 fd75 	bl	800872c <__mcmp>
 8007c42:	9b08      	ldr	r3, [sp, #32]
 8007c44:	4602      	mov	r2, r0
 8007c46:	4629      	mov	r1, r5
 8007c48:	4620      	mov	r0, r4
 8007c4a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007c4e:	f000 fb2f 	bl	80082b0 <_Bfree>
 8007c52:	9b05      	ldr	r3, [sp, #20]
 8007c54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c56:	9d01      	ldr	r5, [sp, #4]
 8007c58:	ea43 0102 	orr.w	r1, r3, r2
 8007c5c:	9b06      	ldr	r3, [sp, #24]
 8007c5e:	430b      	orrs	r3, r1
 8007c60:	9b08      	ldr	r3, [sp, #32]
 8007c62:	d10d      	bne.n	8007c80 <_dtoa_r+0xa80>
 8007c64:	2b39      	cmp	r3, #57	; 0x39
 8007c66:	d029      	beq.n	8007cbc <_dtoa_r+0xabc>
 8007c68:	f1b9 0f00 	cmp.w	r9, #0
 8007c6c:	dd01      	ble.n	8007c72 <_dtoa_r+0xa72>
 8007c6e:	9b04      	ldr	r3, [sp, #16]
 8007c70:	3331      	adds	r3, #49	; 0x31
 8007c72:	9a02      	ldr	r2, [sp, #8]
 8007c74:	7013      	strb	r3, [r2, #0]
 8007c76:	e774      	b.n	8007b62 <_dtoa_r+0x962>
 8007c78:	4638      	mov	r0, r7
 8007c7a:	e7b9      	b.n	8007bf0 <_dtoa_r+0x9f0>
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	e7e2      	b.n	8007c46 <_dtoa_r+0xa46>
 8007c80:	f1b9 0f00 	cmp.w	r9, #0
 8007c84:	db06      	blt.n	8007c94 <_dtoa_r+0xa94>
 8007c86:	9905      	ldr	r1, [sp, #20]
 8007c88:	ea41 0909 	orr.w	r9, r1, r9
 8007c8c:	9906      	ldr	r1, [sp, #24]
 8007c8e:	ea59 0101 	orrs.w	r1, r9, r1
 8007c92:	d120      	bne.n	8007cd6 <_dtoa_r+0xad6>
 8007c94:	2a00      	cmp	r2, #0
 8007c96:	ddec      	ble.n	8007c72 <_dtoa_r+0xa72>
 8007c98:	4659      	mov	r1, fp
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	4620      	mov	r0, r4
 8007c9e:	9301      	str	r3, [sp, #4]
 8007ca0:	f000 fcd8 	bl	8008654 <__lshift>
 8007ca4:	4631      	mov	r1, r6
 8007ca6:	4683      	mov	fp, r0
 8007ca8:	f000 fd40 	bl	800872c <__mcmp>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	9b01      	ldr	r3, [sp, #4]
 8007cb0:	dc02      	bgt.n	8007cb8 <_dtoa_r+0xab8>
 8007cb2:	d1de      	bne.n	8007c72 <_dtoa_r+0xa72>
 8007cb4:	07da      	lsls	r2, r3, #31
 8007cb6:	d5dc      	bpl.n	8007c72 <_dtoa_r+0xa72>
 8007cb8:	2b39      	cmp	r3, #57	; 0x39
 8007cba:	d1d8      	bne.n	8007c6e <_dtoa_r+0xa6e>
 8007cbc:	9a02      	ldr	r2, [sp, #8]
 8007cbe:	2339      	movs	r3, #57	; 0x39
 8007cc0:	7013      	strb	r3, [r2, #0]
 8007cc2:	462b      	mov	r3, r5
 8007cc4:	461d      	mov	r5, r3
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007ccc:	2a39      	cmp	r2, #57	; 0x39
 8007cce:	d050      	beq.n	8007d72 <_dtoa_r+0xb72>
 8007cd0:	3201      	adds	r2, #1
 8007cd2:	701a      	strb	r2, [r3, #0]
 8007cd4:	e745      	b.n	8007b62 <_dtoa_r+0x962>
 8007cd6:	2a00      	cmp	r2, #0
 8007cd8:	dd03      	ble.n	8007ce2 <_dtoa_r+0xae2>
 8007cda:	2b39      	cmp	r3, #57	; 0x39
 8007cdc:	d0ee      	beq.n	8007cbc <_dtoa_r+0xabc>
 8007cde:	3301      	adds	r3, #1
 8007ce0:	e7c7      	b.n	8007c72 <_dtoa_r+0xa72>
 8007ce2:	9a01      	ldr	r2, [sp, #4]
 8007ce4:	9907      	ldr	r1, [sp, #28]
 8007ce6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007cea:	428a      	cmp	r2, r1
 8007cec:	d02a      	beq.n	8007d44 <_dtoa_r+0xb44>
 8007cee:	4659      	mov	r1, fp
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	220a      	movs	r2, #10
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	f000 fafd 	bl	80082f4 <__multadd>
 8007cfa:	45b8      	cmp	r8, r7
 8007cfc:	4683      	mov	fp, r0
 8007cfe:	f04f 0300 	mov.w	r3, #0
 8007d02:	f04f 020a 	mov.w	r2, #10
 8007d06:	4641      	mov	r1, r8
 8007d08:	4620      	mov	r0, r4
 8007d0a:	d107      	bne.n	8007d1c <_dtoa_r+0xb1c>
 8007d0c:	f000 faf2 	bl	80082f4 <__multadd>
 8007d10:	4680      	mov	r8, r0
 8007d12:	4607      	mov	r7, r0
 8007d14:	9b01      	ldr	r3, [sp, #4]
 8007d16:	3301      	adds	r3, #1
 8007d18:	9301      	str	r3, [sp, #4]
 8007d1a:	e775      	b.n	8007c08 <_dtoa_r+0xa08>
 8007d1c:	f000 faea 	bl	80082f4 <__multadd>
 8007d20:	4639      	mov	r1, r7
 8007d22:	4680      	mov	r8, r0
 8007d24:	2300      	movs	r3, #0
 8007d26:	220a      	movs	r2, #10
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f000 fae3 	bl	80082f4 <__multadd>
 8007d2e:	4607      	mov	r7, r0
 8007d30:	e7f0      	b.n	8007d14 <_dtoa_r+0xb14>
 8007d32:	f1b9 0f00 	cmp.w	r9, #0
 8007d36:	9a00      	ldr	r2, [sp, #0]
 8007d38:	bfcc      	ite	gt
 8007d3a:	464d      	movgt	r5, r9
 8007d3c:	2501      	movle	r5, #1
 8007d3e:	4415      	add	r5, r2
 8007d40:	f04f 0800 	mov.w	r8, #0
 8007d44:	4659      	mov	r1, fp
 8007d46:	2201      	movs	r2, #1
 8007d48:	4620      	mov	r0, r4
 8007d4a:	9301      	str	r3, [sp, #4]
 8007d4c:	f000 fc82 	bl	8008654 <__lshift>
 8007d50:	4631      	mov	r1, r6
 8007d52:	4683      	mov	fp, r0
 8007d54:	f000 fcea 	bl	800872c <__mcmp>
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	dcb2      	bgt.n	8007cc2 <_dtoa_r+0xac2>
 8007d5c:	d102      	bne.n	8007d64 <_dtoa_r+0xb64>
 8007d5e:	9b01      	ldr	r3, [sp, #4]
 8007d60:	07db      	lsls	r3, r3, #31
 8007d62:	d4ae      	bmi.n	8007cc2 <_dtoa_r+0xac2>
 8007d64:	462b      	mov	r3, r5
 8007d66:	461d      	mov	r5, r3
 8007d68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d6c:	2a30      	cmp	r2, #48	; 0x30
 8007d6e:	d0fa      	beq.n	8007d66 <_dtoa_r+0xb66>
 8007d70:	e6f7      	b.n	8007b62 <_dtoa_r+0x962>
 8007d72:	9a00      	ldr	r2, [sp, #0]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d1a5      	bne.n	8007cc4 <_dtoa_r+0xac4>
 8007d78:	f10a 0a01 	add.w	sl, sl, #1
 8007d7c:	2331      	movs	r3, #49	; 0x31
 8007d7e:	e779      	b.n	8007c74 <_dtoa_r+0xa74>
 8007d80:	4b13      	ldr	r3, [pc, #76]	; (8007dd0 <_dtoa_r+0xbd0>)
 8007d82:	f7ff baaf 	b.w	80072e4 <_dtoa_r+0xe4>
 8007d86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	f47f aa86 	bne.w	800729a <_dtoa_r+0x9a>
 8007d8e:	4b11      	ldr	r3, [pc, #68]	; (8007dd4 <_dtoa_r+0xbd4>)
 8007d90:	f7ff baa8 	b.w	80072e4 <_dtoa_r+0xe4>
 8007d94:	f1b9 0f00 	cmp.w	r9, #0
 8007d98:	dc03      	bgt.n	8007da2 <_dtoa_r+0xba2>
 8007d9a:	9b05      	ldr	r3, [sp, #20]
 8007d9c:	2b02      	cmp	r3, #2
 8007d9e:	f73f aec9 	bgt.w	8007b34 <_dtoa_r+0x934>
 8007da2:	9d00      	ldr	r5, [sp, #0]
 8007da4:	4631      	mov	r1, r6
 8007da6:	4658      	mov	r0, fp
 8007da8:	f7ff f99e 	bl	80070e8 <quorem>
 8007dac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007db0:	f805 3b01 	strb.w	r3, [r5], #1
 8007db4:	9a00      	ldr	r2, [sp, #0]
 8007db6:	1aaa      	subs	r2, r5, r2
 8007db8:	4591      	cmp	r9, r2
 8007dba:	ddba      	ble.n	8007d32 <_dtoa_r+0xb32>
 8007dbc:	4659      	mov	r1, fp
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	220a      	movs	r2, #10
 8007dc2:	4620      	mov	r0, r4
 8007dc4:	f000 fa96 	bl	80082f4 <__multadd>
 8007dc8:	4683      	mov	fp, r0
 8007dca:	e7eb      	b.n	8007da4 <_dtoa_r+0xba4>
 8007dcc:	0800917f 	.word	0x0800917f
 8007dd0:	080090d8 	.word	0x080090d8
 8007dd4:	080090fc 	.word	0x080090fc

08007dd8 <__sflush_r>:
 8007dd8:	898a      	ldrh	r2, [r1, #12]
 8007dda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dde:	4605      	mov	r5, r0
 8007de0:	0710      	lsls	r0, r2, #28
 8007de2:	460c      	mov	r4, r1
 8007de4:	d458      	bmi.n	8007e98 <__sflush_r+0xc0>
 8007de6:	684b      	ldr	r3, [r1, #4]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	dc05      	bgt.n	8007df8 <__sflush_r+0x20>
 8007dec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	dc02      	bgt.n	8007df8 <__sflush_r+0x20>
 8007df2:	2000      	movs	r0, #0
 8007df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007df8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dfa:	2e00      	cmp	r6, #0
 8007dfc:	d0f9      	beq.n	8007df2 <__sflush_r+0x1a>
 8007dfe:	2300      	movs	r3, #0
 8007e00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e04:	682f      	ldr	r7, [r5, #0]
 8007e06:	602b      	str	r3, [r5, #0]
 8007e08:	d032      	beq.n	8007e70 <__sflush_r+0x98>
 8007e0a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e0c:	89a3      	ldrh	r3, [r4, #12]
 8007e0e:	075a      	lsls	r2, r3, #29
 8007e10:	d505      	bpl.n	8007e1e <__sflush_r+0x46>
 8007e12:	6863      	ldr	r3, [r4, #4]
 8007e14:	1ac0      	subs	r0, r0, r3
 8007e16:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e18:	b10b      	cbz	r3, 8007e1e <__sflush_r+0x46>
 8007e1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e1c:	1ac0      	subs	r0, r0, r3
 8007e1e:	2300      	movs	r3, #0
 8007e20:	4602      	mov	r2, r0
 8007e22:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e24:	6a21      	ldr	r1, [r4, #32]
 8007e26:	4628      	mov	r0, r5
 8007e28:	47b0      	blx	r6
 8007e2a:	1c43      	adds	r3, r0, #1
 8007e2c:	89a3      	ldrh	r3, [r4, #12]
 8007e2e:	d106      	bne.n	8007e3e <__sflush_r+0x66>
 8007e30:	6829      	ldr	r1, [r5, #0]
 8007e32:	291d      	cmp	r1, #29
 8007e34:	d82c      	bhi.n	8007e90 <__sflush_r+0xb8>
 8007e36:	4a2a      	ldr	r2, [pc, #168]	; (8007ee0 <__sflush_r+0x108>)
 8007e38:	40ca      	lsrs	r2, r1
 8007e3a:	07d6      	lsls	r6, r2, #31
 8007e3c:	d528      	bpl.n	8007e90 <__sflush_r+0xb8>
 8007e3e:	2200      	movs	r2, #0
 8007e40:	6062      	str	r2, [r4, #4]
 8007e42:	04d9      	lsls	r1, r3, #19
 8007e44:	6922      	ldr	r2, [r4, #16]
 8007e46:	6022      	str	r2, [r4, #0]
 8007e48:	d504      	bpl.n	8007e54 <__sflush_r+0x7c>
 8007e4a:	1c42      	adds	r2, r0, #1
 8007e4c:	d101      	bne.n	8007e52 <__sflush_r+0x7a>
 8007e4e:	682b      	ldr	r3, [r5, #0]
 8007e50:	b903      	cbnz	r3, 8007e54 <__sflush_r+0x7c>
 8007e52:	6560      	str	r0, [r4, #84]	; 0x54
 8007e54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e56:	602f      	str	r7, [r5, #0]
 8007e58:	2900      	cmp	r1, #0
 8007e5a:	d0ca      	beq.n	8007df2 <__sflush_r+0x1a>
 8007e5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e60:	4299      	cmp	r1, r3
 8007e62:	d002      	beq.n	8007e6a <__sflush_r+0x92>
 8007e64:	4628      	mov	r0, r5
 8007e66:	f000 fd71 	bl	800894c <_free_r>
 8007e6a:	2000      	movs	r0, #0
 8007e6c:	6360      	str	r0, [r4, #52]	; 0x34
 8007e6e:	e7c1      	b.n	8007df4 <__sflush_r+0x1c>
 8007e70:	6a21      	ldr	r1, [r4, #32]
 8007e72:	2301      	movs	r3, #1
 8007e74:	4628      	mov	r0, r5
 8007e76:	47b0      	blx	r6
 8007e78:	1c41      	adds	r1, r0, #1
 8007e7a:	d1c7      	bne.n	8007e0c <__sflush_r+0x34>
 8007e7c:	682b      	ldr	r3, [r5, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d0c4      	beq.n	8007e0c <__sflush_r+0x34>
 8007e82:	2b1d      	cmp	r3, #29
 8007e84:	d001      	beq.n	8007e8a <__sflush_r+0xb2>
 8007e86:	2b16      	cmp	r3, #22
 8007e88:	d101      	bne.n	8007e8e <__sflush_r+0xb6>
 8007e8a:	602f      	str	r7, [r5, #0]
 8007e8c:	e7b1      	b.n	8007df2 <__sflush_r+0x1a>
 8007e8e:	89a3      	ldrh	r3, [r4, #12]
 8007e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e94:	81a3      	strh	r3, [r4, #12]
 8007e96:	e7ad      	b.n	8007df4 <__sflush_r+0x1c>
 8007e98:	690f      	ldr	r7, [r1, #16]
 8007e9a:	2f00      	cmp	r7, #0
 8007e9c:	d0a9      	beq.n	8007df2 <__sflush_r+0x1a>
 8007e9e:	0793      	lsls	r3, r2, #30
 8007ea0:	680e      	ldr	r6, [r1, #0]
 8007ea2:	bf08      	it	eq
 8007ea4:	694b      	ldreq	r3, [r1, #20]
 8007ea6:	600f      	str	r7, [r1, #0]
 8007ea8:	bf18      	it	ne
 8007eaa:	2300      	movne	r3, #0
 8007eac:	eba6 0807 	sub.w	r8, r6, r7
 8007eb0:	608b      	str	r3, [r1, #8]
 8007eb2:	f1b8 0f00 	cmp.w	r8, #0
 8007eb6:	dd9c      	ble.n	8007df2 <__sflush_r+0x1a>
 8007eb8:	6a21      	ldr	r1, [r4, #32]
 8007eba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007ebc:	4643      	mov	r3, r8
 8007ebe:	463a      	mov	r2, r7
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	47b0      	blx	r6
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	dc06      	bgt.n	8007ed6 <__sflush_r+0xfe>
 8007ec8:	89a3      	ldrh	r3, [r4, #12]
 8007eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ece:	81a3      	strh	r3, [r4, #12]
 8007ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ed4:	e78e      	b.n	8007df4 <__sflush_r+0x1c>
 8007ed6:	4407      	add	r7, r0
 8007ed8:	eba8 0800 	sub.w	r8, r8, r0
 8007edc:	e7e9      	b.n	8007eb2 <__sflush_r+0xda>
 8007ede:	bf00      	nop
 8007ee0:	20400001 	.word	0x20400001

08007ee4 <_fflush_r>:
 8007ee4:	b538      	push	{r3, r4, r5, lr}
 8007ee6:	690b      	ldr	r3, [r1, #16]
 8007ee8:	4605      	mov	r5, r0
 8007eea:	460c      	mov	r4, r1
 8007eec:	b913      	cbnz	r3, 8007ef4 <_fflush_r+0x10>
 8007eee:	2500      	movs	r5, #0
 8007ef0:	4628      	mov	r0, r5
 8007ef2:	bd38      	pop	{r3, r4, r5, pc}
 8007ef4:	b118      	cbz	r0, 8007efe <_fflush_r+0x1a>
 8007ef6:	6983      	ldr	r3, [r0, #24]
 8007ef8:	b90b      	cbnz	r3, 8007efe <_fflush_r+0x1a>
 8007efa:	f000 f887 	bl	800800c <__sinit>
 8007efe:	4b14      	ldr	r3, [pc, #80]	; (8007f50 <_fflush_r+0x6c>)
 8007f00:	429c      	cmp	r4, r3
 8007f02:	d11b      	bne.n	8007f3c <_fflush_r+0x58>
 8007f04:	686c      	ldr	r4, [r5, #4]
 8007f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d0ef      	beq.n	8007eee <_fflush_r+0xa>
 8007f0e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f10:	07d0      	lsls	r0, r2, #31
 8007f12:	d404      	bmi.n	8007f1e <_fflush_r+0x3a>
 8007f14:	0599      	lsls	r1, r3, #22
 8007f16:	d402      	bmi.n	8007f1e <_fflush_r+0x3a>
 8007f18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f1a:	f000 f91a 	bl	8008152 <__retarget_lock_acquire_recursive>
 8007f1e:	4628      	mov	r0, r5
 8007f20:	4621      	mov	r1, r4
 8007f22:	f7ff ff59 	bl	8007dd8 <__sflush_r>
 8007f26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f28:	07da      	lsls	r2, r3, #31
 8007f2a:	4605      	mov	r5, r0
 8007f2c:	d4e0      	bmi.n	8007ef0 <_fflush_r+0xc>
 8007f2e:	89a3      	ldrh	r3, [r4, #12]
 8007f30:	059b      	lsls	r3, r3, #22
 8007f32:	d4dd      	bmi.n	8007ef0 <_fflush_r+0xc>
 8007f34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f36:	f000 f90d 	bl	8008154 <__retarget_lock_release_recursive>
 8007f3a:	e7d9      	b.n	8007ef0 <_fflush_r+0xc>
 8007f3c:	4b05      	ldr	r3, [pc, #20]	; (8007f54 <_fflush_r+0x70>)
 8007f3e:	429c      	cmp	r4, r3
 8007f40:	d101      	bne.n	8007f46 <_fflush_r+0x62>
 8007f42:	68ac      	ldr	r4, [r5, #8]
 8007f44:	e7df      	b.n	8007f06 <_fflush_r+0x22>
 8007f46:	4b04      	ldr	r3, [pc, #16]	; (8007f58 <_fflush_r+0x74>)
 8007f48:	429c      	cmp	r4, r3
 8007f4a:	bf08      	it	eq
 8007f4c:	68ec      	ldreq	r4, [r5, #12]
 8007f4e:	e7da      	b.n	8007f06 <_fflush_r+0x22>
 8007f50:	080091b0 	.word	0x080091b0
 8007f54:	080091d0 	.word	0x080091d0
 8007f58:	08009190 	.word	0x08009190

08007f5c <std>:
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	b510      	push	{r4, lr}
 8007f60:	4604      	mov	r4, r0
 8007f62:	e9c0 3300 	strd	r3, r3, [r0]
 8007f66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f6a:	6083      	str	r3, [r0, #8]
 8007f6c:	8181      	strh	r1, [r0, #12]
 8007f6e:	6643      	str	r3, [r0, #100]	; 0x64
 8007f70:	81c2      	strh	r2, [r0, #14]
 8007f72:	6183      	str	r3, [r0, #24]
 8007f74:	4619      	mov	r1, r3
 8007f76:	2208      	movs	r2, #8
 8007f78:	305c      	adds	r0, #92	; 0x5c
 8007f7a:	f7fe faf5 	bl	8006568 <memset>
 8007f7e:	4b05      	ldr	r3, [pc, #20]	; (8007f94 <std+0x38>)
 8007f80:	6263      	str	r3, [r4, #36]	; 0x24
 8007f82:	4b05      	ldr	r3, [pc, #20]	; (8007f98 <std+0x3c>)
 8007f84:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f86:	4b05      	ldr	r3, [pc, #20]	; (8007f9c <std+0x40>)
 8007f88:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f8a:	4b05      	ldr	r3, [pc, #20]	; (8007fa0 <std+0x44>)
 8007f8c:	6224      	str	r4, [r4, #32]
 8007f8e:	6323      	str	r3, [r4, #48]	; 0x30
 8007f90:	bd10      	pop	{r4, pc}
 8007f92:	bf00      	nop
 8007f94:	08008d75 	.word	0x08008d75
 8007f98:	08008d97 	.word	0x08008d97
 8007f9c:	08008dcf 	.word	0x08008dcf
 8007fa0:	08008df3 	.word	0x08008df3

08007fa4 <_cleanup_r>:
 8007fa4:	4901      	ldr	r1, [pc, #4]	; (8007fac <_cleanup_r+0x8>)
 8007fa6:	f000 b8af 	b.w	8008108 <_fwalk_reent>
 8007faa:	bf00      	nop
 8007fac:	08007ee5 	.word	0x08007ee5

08007fb0 <__sfmoreglue>:
 8007fb0:	b570      	push	{r4, r5, r6, lr}
 8007fb2:	1e4a      	subs	r2, r1, #1
 8007fb4:	2568      	movs	r5, #104	; 0x68
 8007fb6:	4355      	muls	r5, r2
 8007fb8:	460e      	mov	r6, r1
 8007fba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007fbe:	f000 fd15 	bl	80089ec <_malloc_r>
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	b140      	cbz	r0, 8007fd8 <__sfmoreglue+0x28>
 8007fc6:	2100      	movs	r1, #0
 8007fc8:	e9c0 1600 	strd	r1, r6, [r0]
 8007fcc:	300c      	adds	r0, #12
 8007fce:	60a0      	str	r0, [r4, #8]
 8007fd0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007fd4:	f7fe fac8 	bl	8006568 <memset>
 8007fd8:	4620      	mov	r0, r4
 8007fda:	bd70      	pop	{r4, r5, r6, pc}

08007fdc <__sfp_lock_acquire>:
 8007fdc:	4801      	ldr	r0, [pc, #4]	; (8007fe4 <__sfp_lock_acquire+0x8>)
 8007fde:	f000 b8b8 	b.w	8008152 <__retarget_lock_acquire_recursive>
 8007fe2:	bf00      	nop
 8007fe4:	2000085c 	.word	0x2000085c

08007fe8 <__sfp_lock_release>:
 8007fe8:	4801      	ldr	r0, [pc, #4]	; (8007ff0 <__sfp_lock_release+0x8>)
 8007fea:	f000 b8b3 	b.w	8008154 <__retarget_lock_release_recursive>
 8007fee:	bf00      	nop
 8007ff0:	2000085c 	.word	0x2000085c

08007ff4 <__sinit_lock_acquire>:
 8007ff4:	4801      	ldr	r0, [pc, #4]	; (8007ffc <__sinit_lock_acquire+0x8>)
 8007ff6:	f000 b8ac 	b.w	8008152 <__retarget_lock_acquire_recursive>
 8007ffa:	bf00      	nop
 8007ffc:	20000857 	.word	0x20000857

08008000 <__sinit_lock_release>:
 8008000:	4801      	ldr	r0, [pc, #4]	; (8008008 <__sinit_lock_release+0x8>)
 8008002:	f000 b8a7 	b.w	8008154 <__retarget_lock_release_recursive>
 8008006:	bf00      	nop
 8008008:	20000857 	.word	0x20000857

0800800c <__sinit>:
 800800c:	b510      	push	{r4, lr}
 800800e:	4604      	mov	r4, r0
 8008010:	f7ff fff0 	bl	8007ff4 <__sinit_lock_acquire>
 8008014:	69a3      	ldr	r3, [r4, #24]
 8008016:	b11b      	cbz	r3, 8008020 <__sinit+0x14>
 8008018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800801c:	f7ff bff0 	b.w	8008000 <__sinit_lock_release>
 8008020:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008024:	6523      	str	r3, [r4, #80]	; 0x50
 8008026:	4b13      	ldr	r3, [pc, #76]	; (8008074 <__sinit+0x68>)
 8008028:	4a13      	ldr	r2, [pc, #76]	; (8008078 <__sinit+0x6c>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	62a2      	str	r2, [r4, #40]	; 0x28
 800802e:	42a3      	cmp	r3, r4
 8008030:	bf04      	itt	eq
 8008032:	2301      	moveq	r3, #1
 8008034:	61a3      	streq	r3, [r4, #24]
 8008036:	4620      	mov	r0, r4
 8008038:	f000 f820 	bl	800807c <__sfp>
 800803c:	6060      	str	r0, [r4, #4]
 800803e:	4620      	mov	r0, r4
 8008040:	f000 f81c 	bl	800807c <__sfp>
 8008044:	60a0      	str	r0, [r4, #8]
 8008046:	4620      	mov	r0, r4
 8008048:	f000 f818 	bl	800807c <__sfp>
 800804c:	2200      	movs	r2, #0
 800804e:	60e0      	str	r0, [r4, #12]
 8008050:	2104      	movs	r1, #4
 8008052:	6860      	ldr	r0, [r4, #4]
 8008054:	f7ff ff82 	bl	8007f5c <std>
 8008058:	68a0      	ldr	r0, [r4, #8]
 800805a:	2201      	movs	r2, #1
 800805c:	2109      	movs	r1, #9
 800805e:	f7ff ff7d 	bl	8007f5c <std>
 8008062:	68e0      	ldr	r0, [r4, #12]
 8008064:	2202      	movs	r2, #2
 8008066:	2112      	movs	r1, #18
 8008068:	f7ff ff78 	bl	8007f5c <std>
 800806c:	2301      	movs	r3, #1
 800806e:	61a3      	str	r3, [r4, #24]
 8008070:	e7d2      	b.n	8008018 <__sinit+0xc>
 8008072:	bf00      	nop
 8008074:	080090c4 	.word	0x080090c4
 8008078:	08007fa5 	.word	0x08007fa5

0800807c <__sfp>:
 800807c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800807e:	4607      	mov	r7, r0
 8008080:	f7ff ffac 	bl	8007fdc <__sfp_lock_acquire>
 8008084:	4b1e      	ldr	r3, [pc, #120]	; (8008100 <__sfp+0x84>)
 8008086:	681e      	ldr	r6, [r3, #0]
 8008088:	69b3      	ldr	r3, [r6, #24]
 800808a:	b913      	cbnz	r3, 8008092 <__sfp+0x16>
 800808c:	4630      	mov	r0, r6
 800808e:	f7ff ffbd 	bl	800800c <__sinit>
 8008092:	3648      	adds	r6, #72	; 0x48
 8008094:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008098:	3b01      	subs	r3, #1
 800809a:	d503      	bpl.n	80080a4 <__sfp+0x28>
 800809c:	6833      	ldr	r3, [r6, #0]
 800809e:	b30b      	cbz	r3, 80080e4 <__sfp+0x68>
 80080a0:	6836      	ldr	r6, [r6, #0]
 80080a2:	e7f7      	b.n	8008094 <__sfp+0x18>
 80080a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80080a8:	b9d5      	cbnz	r5, 80080e0 <__sfp+0x64>
 80080aa:	4b16      	ldr	r3, [pc, #88]	; (8008104 <__sfp+0x88>)
 80080ac:	60e3      	str	r3, [r4, #12]
 80080ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80080b2:	6665      	str	r5, [r4, #100]	; 0x64
 80080b4:	f000 f84c 	bl	8008150 <__retarget_lock_init_recursive>
 80080b8:	f7ff ff96 	bl	8007fe8 <__sfp_lock_release>
 80080bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80080c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80080c4:	6025      	str	r5, [r4, #0]
 80080c6:	61a5      	str	r5, [r4, #24]
 80080c8:	2208      	movs	r2, #8
 80080ca:	4629      	mov	r1, r5
 80080cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80080d0:	f7fe fa4a 	bl	8006568 <memset>
 80080d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80080d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80080dc:	4620      	mov	r0, r4
 80080de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080e0:	3468      	adds	r4, #104	; 0x68
 80080e2:	e7d9      	b.n	8008098 <__sfp+0x1c>
 80080e4:	2104      	movs	r1, #4
 80080e6:	4638      	mov	r0, r7
 80080e8:	f7ff ff62 	bl	8007fb0 <__sfmoreglue>
 80080ec:	4604      	mov	r4, r0
 80080ee:	6030      	str	r0, [r6, #0]
 80080f0:	2800      	cmp	r0, #0
 80080f2:	d1d5      	bne.n	80080a0 <__sfp+0x24>
 80080f4:	f7ff ff78 	bl	8007fe8 <__sfp_lock_release>
 80080f8:	230c      	movs	r3, #12
 80080fa:	603b      	str	r3, [r7, #0]
 80080fc:	e7ee      	b.n	80080dc <__sfp+0x60>
 80080fe:	bf00      	nop
 8008100:	080090c4 	.word	0x080090c4
 8008104:	ffff0001 	.word	0xffff0001

08008108 <_fwalk_reent>:
 8008108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800810c:	4606      	mov	r6, r0
 800810e:	4688      	mov	r8, r1
 8008110:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008114:	2700      	movs	r7, #0
 8008116:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800811a:	f1b9 0901 	subs.w	r9, r9, #1
 800811e:	d505      	bpl.n	800812c <_fwalk_reent+0x24>
 8008120:	6824      	ldr	r4, [r4, #0]
 8008122:	2c00      	cmp	r4, #0
 8008124:	d1f7      	bne.n	8008116 <_fwalk_reent+0xe>
 8008126:	4638      	mov	r0, r7
 8008128:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800812c:	89ab      	ldrh	r3, [r5, #12]
 800812e:	2b01      	cmp	r3, #1
 8008130:	d907      	bls.n	8008142 <_fwalk_reent+0x3a>
 8008132:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008136:	3301      	adds	r3, #1
 8008138:	d003      	beq.n	8008142 <_fwalk_reent+0x3a>
 800813a:	4629      	mov	r1, r5
 800813c:	4630      	mov	r0, r6
 800813e:	47c0      	blx	r8
 8008140:	4307      	orrs	r7, r0
 8008142:	3568      	adds	r5, #104	; 0x68
 8008144:	e7e9      	b.n	800811a <_fwalk_reent+0x12>
	...

08008148 <_localeconv_r>:
 8008148:	4800      	ldr	r0, [pc, #0]	; (800814c <_localeconv_r+0x4>)
 800814a:	4770      	bx	lr
 800814c:	20000180 	.word	0x20000180

08008150 <__retarget_lock_init_recursive>:
 8008150:	4770      	bx	lr

08008152 <__retarget_lock_acquire_recursive>:
 8008152:	4770      	bx	lr

08008154 <__retarget_lock_release_recursive>:
 8008154:	4770      	bx	lr

08008156 <__swhatbuf_r>:
 8008156:	b570      	push	{r4, r5, r6, lr}
 8008158:	460e      	mov	r6, r1
 800815a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800815e:	2900      	cmp	r1, #0
 8008160:	b096      	sub	sp, #88	; 0x58
 8008162:	4614      	mov	r4, r2
 8008164:	461d      	mov	r5, r3
 8008166:	da07      	bge.n	8008178 <__swhatbuf_r+0x22>
 8008168:	2300      	movs	r3, #0
 800816a:	602b      	str	r3, [r5, #0]
 800816c:	89b3      	ldrh	r3, [r6, #12]
 800816e:	061a      	lsls	r2, r3, #24
 8008170:	d410      	bmi.n	8008194 <__swhatbuf_r+0x3e>
 8008172:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008176:	e00e      	b.n	8008196 <__swhatbuf_r+0x40>
 8008178:	466a      	mov	r2, sp
 800817a:	f000 fe91 	bl	8008ea0 <_fstat_r>
 800817e:	2800      	cmp	r0, #0
 8008180:	dbf2      	blt.n	8008168 <__swhatbuf_r+0x12>
 8008182:	9a01      	ldr	r2, [sp, #4]
 8008184:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008188:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800818c:	425a      	negs	r2, r3
 800818e:	415a      	adcs	r2, r3
 8008190:	602a      	str	r2, [r5, #0]
 8008192:	e7ee      	b.n	8008172 <__swhatbuf_r+0x1c>
 8008194:	2340      	movs	r3, #64	; 0x40
 8008196:	2000      	movs	r0, #0
 8008198:	6023      	str	r3, [r4, #0]
 800819a:	b016      	add	sp, #88	; 0x58
 800819c:	bd70      	pop	{r4, r5, r6, pc}
	...

080081a0 <__smakebuf_r>:
 80081a0:	898b      	ldrh	r3, [r1, #12]
 80081a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081a4:	079d      	lsls	r5, r3, #30
 80081a6:	4606      	mov	r6, r0
 80081a8:	460c      	mov	r4, r1
 80081aa:	d507      	bpl.n	80081bc <__smakebuf_r+0x1c>
 80081ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80081b0:	6023      	str	r3, [r4, #0]
 80081b2:	6123      	str	r3, [r4, #16]
 80081b4:	2301      	movs	r3, #1
 80081b6:	6163      	str	r3, [r4, #20]
 80081b8:	b002      	add	sp, #8
 80081ba:	bd70      	pop	{r4, r5, r6, pc}
 80081bc:	ab01      	add	r3, sp, #4
 80081be:	466a      	mov	r2, sp
 80081c0:	f7ff ffc9 	bl	8008156 <__swhatbuf_r>
 80081c4:	9900      	ldr	r1, [sp, #0]
 80081c6:	4605      	mov	r5, r0
 80081c8:	4630      	mov	r0, r6
 80081ca:	f000 fc0f 	bl	80089ec <_malloc_r>
 80081ce:	b948      	cbnz	r0, 80081e4 <__smakebuf_r+0x44>
 80081d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081d4:	059a      	lsls	r2, r3, #22
 80081d6:	d4ef      	bmi.n	80081b8 <__smakebuf_r+0x18>
 80081d8:	f023 0303 	bic.w	r3, r3, #3
 80081dc:	f043 0302 	orr.w	r3, r3, #2
 80081e0:	81a3      	strh	r3, [r4, #12]
 80081e2:	e7e3      	b.n	80081ac <__smakebuf_r+0xc>
 80081e4:	4b0d      	ldr	r3, [pc, #52]	; (800821c <__smakebuf_r+0x7c>)
 80081e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80081e8:	89a3      	ldrh	r3, [r4, #12]
 80081ea:	6020      	str	r0, [r4, #0]
 80081ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081f0:	81a3      	strh	r3, [r4, #12]
 80081f2:	9b00      	ldr	r3, [sp, #0]
 80081f4:	6163      	str	r3, [r4, #20]
 80081f6:	9b01      	ldr	r3, [sp, #4]
 80081f8:	6120      	str	r0, [r4, #16]
 80081fa:	b15b      	cbz	r3, 8008214 <__smakebuf_r+0x74>
 80081fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008200:	4630      	mov	r0, r6
 8008202:	f000 fe5f 	bl	8008ec4 <_isatty_r>
 8008206:	b128      	cbz	r0, 8008214 <__smakebuf_r+0x74>
 8008208:	89a3      	ldrh	r3, [r4, #12]
 800820a:	f023 0303 	bic.w	r3, r3, #3
 800820e:	f043 0301 	orr.w	r3, r3, #1
 8008212:	81a3      	strh	r3, [r4, #12]
 8008214:	89a0      	ldrh	r0, [r4, #12]
 8008216:	4305      	orrs	r5, r0
 8008218:	81a5      	strh	r5, [r4, #12]
 800821a:	e7cd      	b.n	80081b8 <__smakebuf_r+0x18>
 800821c:	08007fa5 	.word	0x08007fa5

08008220 <malloc>:
 8008220:	4b02      	ldr	r3, [pc, #8]	; (800822c <malloc+0xc>)
 8008222:	4601      	mov	r1, r0
 8008224:	6818      	ldr	r0, [r3, #0]
 8008226:	f000 bbe1 	b.w	80089ec <_malloc_r>
 800822a:	bf00      	nop
 800822c:	2000002c 	.word	0x2000002c

08008230 <_Balloc>:
 8008230:	b570      	push	{r4, r5, r6, lr}
 8008232:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008234:	4604      	mov	r4, r0
 8008236:	460d      	mov	r5, r1
 8008238:	b976      	cbnz	r6, 8008258 <_Balloc+0x28>
 800823a:	2010      	movs	r0, #16
 800823c:	f7ff fff0 	bl	8008220 <malloc>
 8008240:	4602      	mov	r2, r0
 8008242:	6260      	str	r0, [r4, #36]	; 0x24
 8008244:	b920      	cbnz	r0, 8008250 <_Balloc+0x20>
 8008246:	4b18      	ldr	r3, [pc, #96]	; (80082a8 <_Balloc+0x78>)
 8008248:	4818      	ldr	r0, [pc, #96]	; (80082ac <_Balloc+0x7c>)
 800824a:	2166      	movs	r1, #102	; 0x66
 800824c:	f000 fde8 	bl	8008e20 <__assert_func>
 8008250:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008254:	6006      	str	r6, [r0, #0]
 8008256:	60c6      	str	r6, [r0, #12]
 8008258:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800825a:	68f3      	ldr	r3, [r6, #12]
 800825c:	b183      	cbz	r3, 8008280 <_Balloc+0x50>
 800825e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008260:	68db      	ldr	r3, [r3, #12]
 8008262:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008266:	b9b8      	cbnz	r0, 8008298 <_Balloc+0x68>
 8008268:	2101      	movs	r1, #1
 800826a:	fa01 f605 	lsl.w	r6, r1, r5
 800826e:	1d72      	adds	r2, r6, #5
 8008270:	0092      	lsls	r2, r2, #2
 8008272:	4620      	mov	r0, r4
 8008274:	f000 fb5a 	bl	800892c <_calloc_r>
 8008278:	b160      	cbz	r0, 8008294 <_Balloc+0x64>
 800827a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800827e:	e00e      	b.n	800829e <_Balloc+0x6e>
 8008280:	2221      	movs	r2, #33	; 0x21
 8008282:	2104      	movs	r1, #4
 8008284:	4620      	mov	r0, r4
 8008286:	f000 fb51 	bl	800892c <_calloc_r>
 800828a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800828c:	60f0      	str	r0, [r6, #12]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d1e4      	bne.n	800825e <_Balloc+0x2e>
 8008294:	2000      	movs	r0, #0
 8008296:	bd70      	pop	{r4, r5, r6, pc}
 8008298:	6802      	ldr	r2, [r0, #0]
 800829a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800829e:	2300      	movs	r3, #0
 80082a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082a4:	e7f7      	b.n	8008296 <_Balloc+0x66>
 80082a6:	bf00      	nop
 80082a8:	08009109 	.word	0x08009109
 80082ac:	080091f0 	.word	0x080091f0

080082b0 <_Bfree>:
 80082b0:	b570      	push	{r4, r5, r6, lr}
 80082b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80082b4:	4605      	mov	r5, r0
 80082b6:	460c      	mov	r4, r1
 80082b8:	b976      	cbnz	r6, 80082d8 <_Bfree+0x28>
 80082ba:	2010      	movs	r0, #16
 80082bc:	f7ff ffb0 	bl	8008220 <malloc>
 80082c0:	4602      	mov	r2, r0
 80082c2:	6268      	str	r0, [r5, #36]	; 0x24
 80082c4:	b920      	cbnz	r0, 80082d0 <_Bfree+0x20>
 80082c6:	4b09      	ldr	r3, [pc, #36]	; (80082ec <_Bfree+0x3c>)
 80082c8:	4809      	ldr	r0, [pc, #36]	; (80082f0 <_Bfree+0x40>)
 80082ca:	218a      	movs	r1, #138	; 0x8a
 80082cc:	f000 fda8 	bl	8008e20 <__assert_func>
 80082d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082d4:	6006      	str	r6, [r0, #0]
 80082d6:	60c6      	str	r6, [r0, #12]
 80082d8:	b13c      	cbz	r4, 80082ea <_Bfree+0x3a>
 80082da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80082dc:	6862      	ldr	r2, [r4, #4]
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082e4:	6021      	str	r1, [r4, #0]
 80082e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80082ea:	bd70      	pop	{r4, r5, r6, pc}
 80082ec:	08009109 	.word	0x08009109
 80082f0:	080091f0 	.word	0x080091f0

080082f4 <__multadd>:
 80082f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082f8:	690e      	ldr	r6, [r1, #16]
 80082fa:	4607      	mov	r7, r0
 80082fc:	4698      	mov	r8, r3
 80082fe:	460c      	mov	r4, r1
 8008300:	f101 0014 	add.w	r0, r1, #20
 8008304:	2300      	movs	r3, #0
 8008306:	6805      	ldr	r5, [r0, #0]
 8008308:	b2a9      	uxth	r1, r5
 800830a:	fb02 8101 	mla	r1, r2, r1, r8
 800830e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008312:	0c2d      	lsrs	r5, r5, #16
 8008314:	fb02 c505 	mla	r5, r2, r5, ip
 8008318:	b289      	uxth	r1, r1
 800831a:	3301      	adds	r3, #1
 800831c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008320:	429e      	cmp	r6, r3
 8008322:	f840 1b04 	str.w	r1, [r0], #4
 8008326:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800832a:	dcec      	bgt.n	8008306 <__multadd+0x12>
 800832c:	f1b8 0f00 	cmp.w	r8, #0
 8008330:	d022      	beq.n	8008378 <__multadd+0x84>
 8008332:	68a3      	ldr	r3, [r4, #8]
 8008334:	42b3      	cmp	r3, r6
 8008336:	dc19      	bgt.n	800836c <__multadd+0x78>
 8008338:	6861      	ldr	r1, [r4, #4]
 800833a:	4638      	mov	r0, r7
 800833c:	3101      	adds	r1, #1
 800833e:	f7ff ff77 	bl	8008230 <_Balloc>
 8008342:	4605      	mov	r5, r0
 8008344:	b928      	cbnz	r0, 8008352 <__multadd+0x5e>
 8008346:	4602      	mov	r2, r0
 8008348:	4b0d      	ldr	r3, [pc, #52]	; (8008380 <__multadd+0x8c>)
 800834a:	480e      	ldr	r0, [pc, #56]	; (8008384 <__multadd+0x90>)
 800834c:	21b5      	movs	r1, #181	; 0xb5
 800834e:	f000 fd67 	bl	8008e20 <__assert_func>
 8008352:	6922      	ldr	r2, [r4, #16]
 8008354:	3202      	adds	r2, #2
 8008356:	f104 010c 	add.w	r1, r4, #12
 800835a:	0092      	lsls	r2, r2, #2
 800835c:	300c      	adds	r0, #12
 800835e:	f7fe f8f5 	bl	800654c <memcpy>
 8008362:	4621      	mov	r1, r4
 8008364:	4638      	mov	r0, r7
 8008366:	f7ff ffa3 	bl	80082b0 <_Bfree>
 800836a:	462c      	mov	r4, r5
 800836c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008370:	3601      	adds	r6, #1
 8008372:	f8c3 8014 	str.w	r8, [r3, #20]
 8008376:	6126      	str	r6, [r4, #16]
 8008378:	4620      	mov	r0, r4
 800837a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800837e:	bf00      	nop
 8008380:	0800917f 	.word	0x0800917f
 8008384:	080091f0 	.word	0x080091f0

08008388 <__hi0bits>:
 8008388:	0c03      	lsrs	r3, r0, #16
 800838a:	041b      	lsls	r3, r3, #16
 800838c:	b9d3      	cbnz	r3, 80083c4 <__hi0bits+0x3c>
 800838e:	0400      	lsls	r0, r0, #16
 8008390:	2310      	movs	r3, #16
 8008392:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008396:	bf04      	itt	eq
 8008398:	0200      	lsleq	r0, r0, #8
 800839a:	3308      	addeq	r3, #8
 800839c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80083a0:	bf04      	itt	eq
 80083a2:	0100      	lsleq	r0, r0, #4
 80083a4:	3304      	addeq	r3, #4
 80083a6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80083aa:	bf04      	itt	eq
 80083ac:	0080      	lsleq	r0, r0, #2
 80083ae:	3302      	addeq	r3, #2
 80083b0:	2800      	cmp	r0, #0
 80083b2:	db05      	blt.n	80083c0 <__hi0bits+0x38>
 80083b4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80083b8:	f103 0301 	add.w	r3, r3, #1
 80083bc:	bf08      	it	eq
 80083be:	2320      	moveq	r3, #32
 80083c0:	4618      	mov	r0, r3
 80083c2:	4770      	bx	lr
 80083c4:	2300      	movs	r3, #0
 80083c6:	e7e4      	b.n	8008392 <__hi0bits+0xa>

080083c8 <__lo0bits>:
 80083c8:	6803      	ldr	r3, [r0, #0]
 80083ca:	f013 0207 	ands.w	r2, r3, #7
 80083ce:	4601      	mov	r1, r0
 80083d0:	d00b      	beq.n	80083ea <__lo0bits+0x22>
 80083d2:	07da      	lsls	r2, r3, #31
 80083d4:	d424      	bmi.n	8008420 <__lo0bits+0x58>
 80083d6:	0798      	lsls	r0, r3, #30
 80083d8:	bf49      	itett	mi
 80083da:	085b      	lsrmi	r3, r3, #1
 80083dc:	089b      	lsrpl	r3, r3, #2
 80083de:	2001      	movmi	r0, #1
 80083e0:	600b      	strmi	r3, [r1, #0]
 80083e2:	bf5c      	itt	pl
 80083e4:	600b      	strpl	r3, [r1, #0]
 80083e6:	2002      	movpl	r0, #2
 80083e8:	4770      	bx	lr
 80083ea:	b298      	uxth	r0, r3
 80083ec:	b9b0      	cbnz	r0, 800841c <__lo0bits+0x54>
 80083ee:	0c1b      	lsrs	r3, r3, #16
 80083f0:	2010      	movs	r0, #16
 80083f2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80083f6:	bf04      	itt	eq
 80083f8:	0a1b      	lsreq	r3, r3, #8
 80083fa:	3008      	addeq	r0, #8
 80083fc:	071a      	lsls	r2, r3, #28
 80083fe:	bf04      	itt	eq
 8008400:	091b      	lsreq	r3, r3, #4
 8008402:	3004      	addeq	r0, #4
 8008404:	079a      	lsls	r2, r3, #30
 8008406:	bf04      	itt	eq
 8008408:	089b      	lsreq	r3, r3, #2
 800840a:	3002      	addeq	r0, #2
 800840c:	07da      	lsls	r2, r3, #31
 800840e:	d403      	bmi.n	8008418 <__lo0bits+0x50>
 8008410:	085b      	lsrs	r3, r3, #1
 8008412:	f100 0001 	add.w	r0, r0, #1
 8008416:	d005      	beq.n	8008424 <__lo0bits+0x5c>
 8008418:	600b      	str	r3, [r1, #0]
 800841a:	4770      	bx	lr
 800841c:	4610      	mov	r0, r2
 800841e:	e7e8      	b.n	80083f2 <__lo0bits+0x2a>
 8008420:	2000      	movs	r0, #0
 8008422:	4770      	bx	lr
 8008424:	2020      	movs	r0, #32
 8008426:	4770      	bx	lr

08008428 <__i2b>:
 8008428:	b510      	push	{r4, lr}
 800842a:	460c      	mov	r4, r1
 800842c:	2101      	movs	r1, #1
 800842e:	f7ff feff 	bl	8008230 <_Balloc>
 8008432:	4602      	mov	r2, r0
 8008434:	b928      	cbnz	r0, 8008442 <__i2b+0x1a>
 8008436:	4b05      	ldr	r3, [pc, #20]	; (800844c <__i2b+0x24>)
 8008438:	4805      	ldr	r0, [pc, #20]	; (8008450 <__i2b+0x28>)
 800843a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800843e:	f000 fcef 	bl	8008e20 <__assert_func>
 8008442:	2301      	movs	r3, #1
 8008444:	6144      	str	r4, [r0, #20]
 8008446:	6103      	str	r3, [r0, #16]
 8008448:	bd10      	pop	{r4, pc}
 800844a:	bf00      	nop
 800844c:	0800917f 	.word	0x0800917f
 8008450:	080091f0 	.word	0x080091f0

08008454 <__multiply>:
 8008454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008458:	4614      	mov	r4, r2
 800845a:	690a      	ldr	r2, [r1, #16]
 800845c:	6923      	ldr	r3, [r4, #16]
 800845e:	429a      	cmp	r2, r3
 8008460:	bfb8      	it	lt
 8008462:	460b      	movlt	r3, r1
 8008464:	460d      	mov	r5, r1
 8008466:	bfbc      	itt	lt
 8008468:	4625      	movlt	r5, r4
 800846a:	461c      	movlt	r4, r3
 800846c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008470:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008474:	68ab      	ldr	r3, [r5, #8]
 8008476:	6869      	ldr	r1, [r5, #4]
 8008478:	eb0a 0709 	add.w	r7, sl, r9
 800847c:	42bb      	cmp	r3, r7
 800847e:	b085      	sub	sp, #20
 8008480:	bfb8      	it	lt
 8008482:	3101      	addlt	r1, #1
 8008484:	f7ff fed4 	bl	8008230 <_Balloc>
 8008488:	b930      	cbnz	r0, 8008498 <__multiply+0x44>
 800848a:	4602      	mov	r2, r0
 800848c:	4b42      	ldr	r3, [pc, #264]	; (8008598 <__multiply+0x144>)
 800848e:	4843      	ldr	r0, [pc, #268]	; (800859c <__multiply+0x148>)
 8008490:	f240 115d 	movw	r1, #349	; 0x15d
 8008494:	f000 fcc4 	bl	8008e20 <__assert_func>
 8008498:	f100 0614 	add.w	r6, r0, #20
 800849c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80084a0:	4633      	mov	r3, r6
 80084a2:	2200      	movs	r2, #0
 80084a4:	4543      	cmp	r3, r8
 80084a6:	d31e      	bcc.n	80084e6 <__multiply+0x92>
 80084a8:	f105 0c14 	add.w	ip, r5, #20
 80084ac:	f104 0314 	add.w	r3, r4, #20
 80084b0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80084b4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80084b8:	9202      	str	r2, [sp, #8]
 80084ba:	ebac 0205 	sub.w	r2, ip, r5
 80084be:	3a15      	subs	r2, #21
 80084c0:	f022 0203 	bic.w	r2, r2, #3
 80084c4:	3204      	adds	r2, #4
 80084c6:	f105 0115 	add.w	r1, r5, #21
 80084ca:	458c      	cmp	ip, r1
 80084cc:	bf38      	it	cc
 80084ce:	2204      	movcc	r2, #4
 80084d0:	9201      	str	r2, [sp, #4]
 80084d2:	9a02      	ldr	r2, [sp, #8]
 80084d4:	9303      	str	r3, [sp, #12]
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d808      	bhi.n	80084ec <__multiply+0x98>
 80084da:	2f00      	cmp	r7, #0
 80084dc:	dc55      	bgt.n	800858a <__multiply+0x136>
 80084de:	6107      	str	r7, [r0, #16]
 80084e0:	b005      	add	sp, #20
 80084e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e6:	f843 2b04 	str.w	r2, [r3], #4
 80084ea:	e7db      	b.n	80084a4 <__multiply+0x50>
 80084ec:	f8b3 a000 	ldrh.w	sl, [r3]
 80084f0:	f1ba 0f00 	cmp.w	sl, #0
 80084f4:	d020      	beq.n	8008538 <__multiply+0xe4>
 80084f6:	f105 0e14 	add.w	lr, r5, #20
 80084fa:	46b1      	mov	r9, r6
 80084fc:	2200      	movs	r2, #0
 80084fe:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008502:	f8d9 b000 	ldr.w	fp, [r9]
 8008506:	b2a1      	uxth	r1, r4
 8008508:	fa1f fb8b 	uxth.w	fp, fp
 800850c:	fb0a b101 	mla	r1, sl, r1, fp
 8008510:	4411      	add	r1, r2
 8008512:	f8d9 2000 	ldr.w	r2, [r9]
 8008516:	0c24      	lsrs	r4, r4, #16
 8008518:	0c12      	lsrs	r2, r2, #16
 800851a:	fb0a 2404 	mla	r4, sl, r4, r2
 800851e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008522:	b289      	uxth	r1, r1
 8008524:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008528:	45f4      	cmp	ip, lr
 800852a:	f849 1b04 	str.w	r1, [r9], #4
 800852e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008532:	d8e4      	bhi.n	80084fe <__multiply+0xaa>
 8008534:	9901      	ldr	r1, [sp, #4]
 8008536:	5072      	str	r2, [r6, r1]
 8008538:	9a03      	ldr	r2, [sp, #12]
 800853a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800853e:	3304      	adds	r3, #4
 8008540:	f1b9 0f00 	cmp.w	r9, #0
 8008544:	d01f      	beq.n	8008586 <__multiply+0x132>
 8008546:	6834      	ldr	r4, [r6, #0]
 8008548:	f105 0114 	add.w	r1, r5, #20
 800854c:	46b6      	mov	lr, r6
 800854e:	f04f 0a00 	mov.w	sl, #0
 8008552:	880a      	ldrh	r2, [r1, #0]
 8008554:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008558:	fb09 b202 	mla	r2, r9, r2, fp
 800855c:	4492      	add	sl, r2
 800855e:	b2a4      	uxth	r4, r4
 8008560:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008564:	f84e 4b04 	str.w	r4, [lr], #4
 8008568:	f851 4b04 	ldr.w	r4, [r1], #4
 800856c:	f8be 2000 	ldrh.w	r2, [lr]
 8008570:	0c24      	lsrs	r4, r4, #16
 8008572:	fb09 2404 	mla	r4, r9, r4, r2
 8008576:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800857a:	458c      	cmp	ip, r1
 800857c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008580:	d8e7      	bhi.n	8008552 <__multiply+0xfe>
 8008582:	9a01      	ldr	r2, [sp, #4]
 8008584:	50b4      	str	r4, [r6, r2]
 8008586:	3604      	adds	r6, #4
 8008588:	e7a3      	b.n	80084d2 <__multiply+0x7e>
 800858a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1a5      	bne.n	80084de <__multiply+0x8a>
 8008592:	3f01      	subs	r7, #1
 8008594:	e7a1      	b.n	80084da <__multiply+0x86>
 8008596:	bf00      	nop
 8008598:	0800917f 	.word	0x0800917f
 800859c:	080091f0 	.word	0x080091f0

080085a0 <__pow5mult>:
 80085a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085a4:	4615      	mov	r5, r2
 80085a6:	f012 0203 	ands.w	r2, r2, #3
 80085aa:	4606      	mov	r6, r0
 80085ac:	460f      	mov	r7, r1
 80085ae:	d007      	beq.n	80085c0 <__pow5mult+0x20>
 80085b0:	4c25      	ldr	r4, [pc, #148]	; (8008648 <__pow5mult+0xa8>)
 80085b2:	3a01      	subs	r2, #1
 80085b4:	2300      	movs	r3, #0
 80085b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085ba:	f7ff fe9b 	bl	80082f4 <__multadd>
 80085be:	4607      	mov	r7, r0
 80085c0:	10ad      	asrs	r5, r5, #2
 80085c2:	d03d      	beq.n	8008640 <__pow5mult+0xa0>
 80085c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80085c6:	b97c      	cbnz	r4, 80085e8 <__pow5mult+0x48>
 80085c8:	2010      	movs	r0, #16
 80085ca:	f7ff fe29 	bl	8008220 <malloc>
 80085ce:	4602      	mov	r2, r0
 80085d0:	6270      	str	r0, [r6, #36]	; 0x24
 80085d2:	b928      	cbnz	r0, 80085e0 <__pow5mult+0x40>
 80085d4:	4b1d      	ldr	r3, [pc, #116]	; (800864c <__pow5mult+0xac>)
 80085d6:	481e      	ldr	r0, [pc, #120]	; (8008650 <__pow5mult+0xb0>)
 80085d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80085dc:	f000 fc20 	bl	8008e20 <__assert_func>
 80085e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085e4:	6004      	str	r4, [r0, #0]
 80085e6:	60c4      	str	r4, [r0, #12]
 80085e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80085ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085f0:	b94c      	cbnz	r4, 8008606 <__pow5mult+0x66>
 80085f2:	f240 2171 	movw	r1, #625	; 0x271
 80085f6:	4630      	mov	r0, r6
 80085f8:	f7ff ff16 	bl	8008428 <__i2b>
 80085fc:	2300      	movs	r3, #0
 80085fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8008602:	4604      	mov	r4, r0
 8008604:	6003      	str	r3, [r0, #0]
 8008606:	f04f 0900 	mov.w	r9, #0
 800860a:	07eb      	lsls	r3, r5, #31
 800860c:	d50a      	bpl.n	8008624 <__pow5mult+0x84>
 800860e:	4639      	mov	r1, r7
 8008610:	4622      	mov	r2, r4
 8008612:	4630      	mov	r0, r6
 8008614:	f7ff ff1e 	bl	8008454 <__multiply>
 8008618:	4639      	mov	r1, r7
 800861a:	4680      	mov	r8, r0
 800861c:	4630      	mov	r0, r6
 800861e:	f7ff fe47 	bl	80082b0 <_Bfree>
 8008622:	4647      	mov	r7, r8
 8008624:	106d      	asrs	r5, r5, #1
 8008626:	d00b      	beq.n	8008640 <__pow5mult+0xa0>
 8008628:	6820      	ldr	r0, [r4, #0]
 800862a:	b938      	cbnz	r0, 800863c <__pow5mult+0x9c>
 800862c:	4622      	mov	r2, r4
 800862e:	4621      	mov	r1, r4
 8008630:	4630      	mov	r0, r6
 8008632:	f7ff ff0f 	bl	8008454 <__multiply>
 8008636:	6020      	str	r0, [r4, #0]
 8008638:	f8c0 9000 	str.w	r9, [r0]
 800863c:	4604      	mov	r4, r0
 800863e:	e7e4      	b.n	800860a <__pow5mult+0x6a>
 8008640:	4638      	mov	r0, r7
 8008642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008646:	bf00      	nop
 8008648:	08009340 	.word	0x08009340
 800864c:	08009109 	.word	0x08009109
 8008650:	080091f0 	.word	0x080091f0

08008654 <__lshift>:
 8008654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008658:	460c      	mov	r4, r1
 800865a:	6849      	ldr	r1, [r1, #4]
 800865c:	6923      	ldr	r3, [r4, #16]
 800865e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008662:	68a3      	ldr	r3, [r4, #8]
 8008664:	4607      	mov	r7, r0
 8008666:	4691      	mov	r9, r2
 8008668:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800866c:	f108 0601 	add.w	r6, r8, #1
 8008670:	42b3      	cmp	r3, r6
 8008672:	db0b      	blt.n	800868c <__lshift+0x38>
 8008674:	4638      	mov	r0, r7
 8008676:	f7ff fddb 	bl	8008230 <_Balloc>
 800867a:	4605      	mov	r5, r0
 800867c:	b948      	cbnz	r0, 8008692 <__lshift+0x3e>
 800867e:	4602      	mov	r2, r0
 8008680:	4b28      	ldr	r3, [pc, #160]	; (8008724 <__lshift+0xd0>)
 8008682:	4829      	ldr	r0, [pc, #164]	; (8008728 <__lshift+0xd4>)
 8008684:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008688:	f000 fbca 	bl	8008e20 <__assert_func>
 800868c:	3101      	adds	r1, #1
 800868e:	005b      	lsls	r3, r3, #1
 8008690:	e7ee      	b.n	8008670 <__lshift+0x1c>
 8008692:	2300      	movs	r3, #0
 8008694:	f100 0114 	add.w	r1, r0, #20
 8008698:	f100 0210 	add.w	r2, r0, #16
 800869c:	4618      	mov	r0, r3
 800869e:	4553      	cmp	r3, sl
 80086a0:	db33      	blt.n	800870a <__lshift+0xb6>
 80086a2:	6920      	ldr	r0, [r4, #16]
 80086a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086a8:	f104 0314 	add.w	r3, r4, #20
 80086ac:	f019 091f 	ands.w	r9, r9, #31
 80086b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086b8:	d02b      	beq.n	8008712 <__lshift+0xbe>
 80086ba:	f1c9 0e20 	rsb	lr, r9, #32
 80086be:	468a      	mov	sl, r1
 80086c0:	2200      	movs	r2, #0
 80086c2:	6818      	ldr	r0, [r3, #0]
 80086c4:	fa00 f009 	lsl.w	r0, r0, r9
 80086c8:	4302      	orrs	r2, r0
 80086ca:	f84a 2b04 	str.w	r2, [sl], #4
 80086ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80086d2:	459c      	cmp	ip, r3
 80086d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80086d8:	d8f3      	bhi.n	80086c2 <__lshift+0x6e>
 80086da:	ebac 0304 	sub.w	r3, ip, r4
 80086de:	3b15      	subs	r3, #21
 80086e0:	f023 0303 	bic.w	r3, r3, #3
 80086e4:	3304      	adds	r3, #4
 80086e6:	f104 0015 	add.w	r0, r4, #21
 80086ea:	4584      	cmp	ip, r0
 80086ec:	bf38      	it	cc
 80086ee:	2304      	movcc	r3, #4
 80086f0:	50ca      	str	r2, [r1, r3]
 80086f2:	b10a      	cbz	r2, 80086f8 <__lshift+0xa4>
 80086f4:	f108 0602 	add.w	r6, r8, #2
 80086f8:	3e01      	subs	r6, #1
 80086fa:	4638      	mov	r0, r7
 80086fc:	612e      	str	r6, [r5, #16]
 80086fe:	4621      	mov	r1, r4
 8008700:	f7ff fdd6 	bl	80082b0 <_Bfree>
 8008704:	4628      	mov	r0, r5
 8008706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800870a:	f842 0f04 	str.w	r0, [r2, #4]!
 800870e:	3301      	adds	r3, #1
 8008710:	e7c5      	b.n	800869e <__lshift+0x4a>
 8008712:	3904      	subs	r1, #4
 8008714:	f853 2b04 	ldr.w	r2, [r3], #4
 8008718:	f841 2f04 	str.w	r2, [r1, #4]!
 800871c:	459c      	cmp	ip, r3
 800871e:	d8f9      	bhi.n	8008714 <__lshift+0xc0>
 8008720:	e7ea      	b.n	80086f8 <__lshift+0xa4>
 8008722:	bf00      	nop
 8008724:	0800917f 	.word	0x0800917f
 8008728:	080091f0 	.word	0x080091f0

0800872c <__mcmp>:
 800872c:	b530      	push	{r4, r5, lr}
 800872e:	6902      	ldr	r2, [r0, #16]
 8008730:	690c      	ldr	r4, [r1, #16]
 8008732:	1b12      	subs	r2, r2, r4
 8008734:	d10e      	bne.n	8008754 <__mcmp+0x28>
 8008736:	f100 0314 	add.w	r3, r0, #20
 800873a:	3114      	adds	r1, #20
 800873c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008740:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008744:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008748:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800874c:	42a5      	cmp	r5, r4
 800874e:	d003      	beq.n	8008758 <__mcmp+0x2c>
 8008750:	d305      	bcc.n	800875e <__mcmp+0x32>
 8008752:	2201      	movs	r2, #1
 8008754:	4610      	mov	r0, r2
 8008756:	bd30      	pop	{r4, r5, pc}
 8008758:	4283      	cmp	r3, r0
 800875a:	d3f3      	bcc.n	8008744 <__mcmp+0x18>
 800875c:	e7fa      	b.n	8008754 <__mcmp+0x28>
 800875e:	f04f 32ff 	mov.w	r2, #4294967295
 8008762:	e7f7      	b.n	8008754 <__mcmp+0x28>

08008764 <__mdiff>:
 8008764:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008768:	460c      	mov	r4, r1
 800876a:	4606      	mov	r6, r0
 800876c:	4611      	mov	r1, r2
 800876e:	4620      	mov	r0, r4
 8008770:	4617      	mov	r7, r2
 8008772:	f7ff ffdb 	bl	800872c <__mcmp>
 8008776:	1e05      	subs	r5, r0, #0
 8008778:	d110      	bne.n	800879c <__mdiff+0x38>
 800877a:	4629      	mov	r1, r5
 800877c:	4630      	mov	r0, r6
 800877e:	f7ff fd57 	bl	8008230 <_Balloc>
 8008782:	b930      	cbnz	r0, 8008792 <__mdiff+0x2e>
 8008784:	4b39      	ldr	r3, [pc, #228]	; (800886c <__mdiff+0x108>)
 8008786:	4602      	mov	r2, r0
 8008788:	f240 2132 	movw	r1, #562	; 0x232
 800878c:	4838      	ldr	r0, [pc, #224]	; (8008870 <__mdiff+0x10c>)
 800878e:	f000 fb47 	bl	8008e20 <__assert_func>
 8008792:	2301      	movs	r3, #1
 8008794:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008798:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879c:	bfa4      	itt	ge
 800879e:	463b      	movge	r3, r7
 80087a0:	4627      	movge	r7, r4
 80087a2:	4630      	mov	r0, r6
 80087a4:	6879      	ldr	r1, [r7, #4]
 80087a6:	bfa6      	itte	ge
 80087a8:	461c      	movge	r4, r3
 80087aa:	2500      	movge	r5, #0
 80087ac:	2501      	movlt	r5, #1
 80087ae:	f7ff fd3f 	bl	8008230 <_Balloc>
 80087b2:	b920      	cbnz	r0, 80087be <__mdiff+0x5a>
 80087b4:	4b2d      	ldr	r3, [pc, #180]	; (800886c <__mdiff+0x108>)
 80087b6:	4602      	mov	r2, r0
 80087b8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80087bc:	e7e6      	b.n	800878c <__mdiff+0x28>
 80087be:	693e      	ldr	r6, [r7, #16]
 80087c0:	60c5      	str	r5, [r0, #12]
 80087c2:	6925      	ldr	r5, [r4, #16]
 80087c4:	f107 0114 	add.w	r1, r7, #20
 80087c8:	f104 0914 	add.w	r9, r4, #20
 80087cc:	f100 0e14 	add.w	lr, r0, #20
 80087d0:	f107 0210 	add.w	r2, r7, #16
 80087d4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80087d8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80087dc:	46f2      	mov	sl, lr
 80087de:	2700      	movs	r7, #0
 80087e0:	f859 3b04 	ldr.w	r3, [r9], #4
 80087e4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80087e8:	fa1f f883 	uxth.w	r8, r3
 80087ec:	fa17 f78b 	uxtah	r7, r7, fp
 80087f0:	0c1b      	lsrs	r3, r3, #16
 80087f2:	eba7 0808 	sub.w	r8, r7, r8
 80087f6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80087fa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80087fe:	fa1f f888 	uxth.w	r8, r8
 8008802:	141f      	asrs	r7, r3, #16
 8008804:	454d      	cmp	r5, r9
 8008806:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800880a:	f84a 3b04 	str.w	r3, [sl], #4
 800880e:	d8e7      	bhi.n	80087e0 <__mdiff+0x7c>
 8008810:	1b2b      	subs	r3, r5, r4
 8008812:	3b15      	subs	r3, #21
 8008814:	f023 0303 	bic.w	r3, r3, #3
 8008818:	3304      	adds	r3, #4
 800881a:	3415      	adds	r4, #21
 800881c:	42a5      	cmp	r5, r4
 800881e:	bf38      	it	cc
 8008820:	2304      	movcc	r3, #4
 8008822:	4419      	add	r1, r3
 8008824:	4473      	add	r3, lr
 8008826:	469e      	mov	lr, r3
 8008828:	460d      	mov	r5, r1
 800882a:	4565      	cmp	r5, ip
 800882c:	d30e      	bcc.n	800884c <__mdiff+0xe8>
 800882e:	f10c 0203 	add.w	r2, ip, #3
 8008832:	1a52      	subs	r2, r2, r1
 8008834:	f022 0203 	bic.w	r2, r2, #3
 8008838:	3903      	subs	r1, #3
 800883a:	458c      	cmp	ip, r1
 800883c:	bf38      	it	cc
 800883e:	2200      	movcc	r2, #0
 8008840:	441a      	add	r2, r3
 8008842:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008846:	b17b      	cbz	r3, 8008868 <__mdiff+0x104>
 8008848:	6106      	str	r6, [r0, #16]
 800884a:	e7a5      	b.n	8008798 <__mdiff+0x34>
 800884c:	f855 8b04 	ldr.w	r8, [r5], #4
 8008850:	fa17 f488 	uxtah	r4, r7, r8
 8008854:	1422      	asrs	r2, r4, #16
 8008856:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800885a:	b2a4      	uxth	r4, r4
 800885c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008860:	f84e 4b04 	str.w	r4, [lr], #4
 8008864:	1417      	asrs	r7, r2, #16
 8008866:	e7e0      	b.n	800882a <__mdiff+0xc6>
 8008868:	3e01      	subs	r6, #1
 800886a:	e7ea      	b.n	8008842 <__mdiff+0xde>
 800886c:	0800917f 	.word	0x0800917f
 8008870:	080091f0 	.word	0x080091f0

08008874 <__d2b>:
 8008874:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008878:	4689      	mov	r9, r1
 800887a:	2101      	movs	r1, #1
 800887c:	ec57 6b10 	vmov	r6, r7, d0
 8008880:	4690      	mov	r8, r2
 8008882:	f7ff fcd5 	bl	8008230 <_Balloc>
 8008886:	4604      	mov	r4, r0
 8008888:	b930      	cbnz	r0, 8008898 <__d2b+0x24>
 800888a:	4602      	mov	r2, r0
 800888c:	4b25      	ldr	r3, [pc, #148]	; (8008924 <__d2b+0xb0>)
 800888e:	4826      	ldr	r0, [pc, #152]	; (8008928 <__d2b+0xb4>)
 8008890:	f240 310a 	movw	r1, #778	; 0x30a
 8008894:	f000 fac4 	bl	8008e20 <__assert_func>
 8008898:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800889c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80088a0:	bb35      	cbnz	r5, 80088f0 <__d2b+0x7c>
 80088a2:	2e00      	cmp	r6, #0
 80088a4:	9301      	str	r3, [sp, #4]
 80088a6:	d028      	beq.n	80088fa <__d2b+0x86>
 80088a8:	4668      	mov	r0, sp
 80088aa:	9600      	str	r6, [sp, #0]
 80088ac:	f7ff fd8c 	bl	80083c8 <__lo0bits>
 80088b0:	9900      	ldr	r1, [sp, #0]
 80088b2:	b300      	cbz	r0, 80088f6 <__d2b+0x82>
 80088b4:	9a01      	ldr	r2, [sp, #4]
 80088b6:	f1c0 0320 	rsb	r3, r0, #32
 80088ba:	fa02 f303 	lsl.w	r3, r2, r3
 80088be:	430b      	orrs	r3, r1
 80088c0:	40c2      	lsrs	r2, r0
 80088c2:	6163      	str	r3, [r4, #20]
 80088c4:	9201      	str	r2, [sp, #4]
 80088c6:	9b01      	ldr	r3, [sp, #4]
 80088c8:	61a3      	str	r3, [r4, #24]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	bf14      	ite	ne
 80088ce:	2202      	movne	r2, #2
 80088d0:	2201      	moveq	r2, #1
 80088d2:	6122      	str	r2, [r4, #16]
 80088d4:	b1d5      	cbz	r5, 800890c <__d2b+0x98>
 80088d6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80088da:	4405      	add	r5, r0
 80088dc:	f8c9 5000 	str.w	r5, [r9]
 80088e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80088e4:	f8c8 0000 	str.w	r0, [r8]
 80088e8:	4620      	mov	r0, r4
 80088ea:	b003      	add	sp, #12
 80088ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088f4:	e7d5      	b.n	80088a2 <__d2b+0x2e>
 80088f6:	6161      	str	r1, [r4, #20]
 80088f8:	e7e5      	b.n	80088c6 <__d2b+0x52>
 80088fa:	a801      	add	r0, sp, #4
 80088fc:	f7ff fd64 	bl	80083c8 <__lo0bits>
 8008900:	9b01      	ldr	r3, [sp, #4]
 8008902:	6163      	str	r3, [r4, #20]
 8008904:	2201      	movs	r2, #1
 8008906:	6122      	str	r2, [r4, #16]
 8008908:	3020      	adds	r0, #32
 800890a:	e7e3      	b.n	80088d4 <__d2b+0x60>
 800890c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008910:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008914:	f8c9 0000 	str.w	r0, [r9]
 8008918:	6918      	ldr	r0, [r3, #16]
 800891a:	f7ff fd35 	bl	8008388 <__hi0bits>
 800891e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008922:	e7df      	b.n	80088e4 <__d2b+0x70>
 8008924:	0800917f 	.word	0x0800917f
 8008928:	080091f0 	.word	0x080091f0

0800892c <_calloc_r>:
 800892c:	b513      	push	{r0, r1, r4, lr}
 800892e:	434a      	muls	r2, r1
 8008930:	4611      	mov	r1, r2
 8008932:	9201      	str	r2, [sp, #4]
 8008934:	f000 f85a 	bl	80089ec <_malloc_r>
 8008938:	4604      	mov	r4, r0
 800893a:	b118      	cbz	r0, 8008944 <_calloc_r+0x18>
 800893c:	9a01      	ldr	r2, [sp, #4]
 800893e:	2100      	movs	r1, #0
 8008940:	f7fd fe12 	bl	8006568 <memset>
 8008944:	4620      	mov	r0, r4
 8008946:	b002      	add	sp, #8
 8008948:	bd10      	pop	{r4, pc}
	...

0800894c <_free_r>:
 800894c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800894e:	2900      	cmp	r1, #0
 8008950:	d048      	beq.n	80089e4 <_free_r+0x98>
 8008952:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008956:	9001      	str	r0, [sp, #4]
 8008958:	2b00      	cmp	r3, #0
 800895a:	f1a1 0404 	sub.w	r4, r1, #4
 800895e:	bfb8      	it	lt
 8008960:	18e4      	addlt	r4, r4, r3
 8008962:	f000 fae3 	bl	8008f2c <__malloc_lock>
 8008966:	4a20      	ldr	r2, [pc, #128]	; (80089e8 <_free_r+0x9c>)
 8008968:	9801      	ldr	r0, [sp, #4]
 800896a:	6813      	ldr	r3, [r2, #0]
 800896c:	4615      	mov	r5, r2
 800896e:	b933      	cbnz	r3, 800897e <_free_r+0x32>
 8008970:	6063      	str	r3, [r4, #4]
 8008972:	6014      	str	r4, [r2, #0]
 8008974:	b003      	add	sp, #12
 8008976:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800897a:	f000 badd 	b.w	8008f38 <__malloc_unlock>
 800897e:	42a3      	cmp	r3, r4
 8008980:	d90b      	bls.n	800899a <_free_r+0x4e>
 8008982:	6821      	ldr	r1, [r4, #0]
 8008984:	1862      	adds	r2, r4, r1
 8008986:	4293      	cmp	r3, r2
 8008988:	bf04      	itt	eq
 800898a:	681a      	ldreq	r2, [r3, #0]
 800898c:	685b      	ldreq	r3, [r3, #4]
 800898e:	6063      	str	r3, [r4, #4]
 8008990:	bf04      	itt	eq
 8008992:	1852      	addeq	r2, r2, r1
 8008994:	6022      	streq	r2, [r4, #0]
 8008996:	602c      	str	r4, [r5, #0]
 8008998:	e7ec      	b.n	8008974 <_free_r+0x28>
 800899a:	461a      	mov	r2, r3
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	b10b      	cbz	r3, 80089a4 <_free_r+0x58>
 80089a0:	42a3      	cmp	r3, r4
 80089a2:	d9fa      	bls.n	800899a <_free_r+0x4e>
 80089a4:	6811      	ldr	r1, [r2, #0]
 80089a6:	1855      	adds	r5, r2, r1
 80089a8:	42a5      	cmp	r5, r4
 80089aa:	d10b      	bne.n	80089c4 <_free_r+0x78>
 80089ac:	6824      	ldr	r4, [r4, #0]
 80089ae:	4421      	add	r1, r4
 80089b0:	1854      	adds	r4, r2, r1
 80089b2:	42a3      	cmp	r3, r4
 80089b4:	6011      	str	r1, [r2, #0]
 80089b6:	d1dd      	bne.n	8008974 <_free_r+0x28>
 80089b8:	681c      	ldr	r4, [r3, #0]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	6053      	str	r3, [r2, #4]
 80089be:	4421      	add	r1, r4
 80089c0:	6011      	str	r1, [r2, #0]
 80089c2:	e7d7      	b.n	8008974 <_free_r+0x28>
 80089c4:	d902      	bls.n	80089cc <_free_r+0x80>
 80089c6:	230c      	movs	r3, #12
 80089c8:	6003      	str	r3, [r0, #0]
 80089ca:	e7d3      	b.n	8008974 <_free_r+0x28>
 80089cc:	6825      	ldr	r5, [r4, #0]
 80089ce:	1961      	adds	r1, r4, r5
 80089d0:	428b      	cmp	r3, r1
 80089d2:	bf04      	itt	eq
 80089d4:	6819      	ldreq	r1, [r3, #0]
 80089d6:	685b      	ldreq	r3, [r3, #4]
 80089d8:	6063      	str	r3, [r4, #4]
 80089da:	bf04      	itt	eq
 80089dc:	1949      	addeq	r1, r1, r5
 80089de:	6021      	streq	r1, [r4, #0]
 80089e0:	6054      	str	r4, [r2, #4]
 80089e2:	e7c7      	b.n	8008974 <_free_r+0x28>
 80089e4:	b003      	add	sp, #12
 80089e6:	bd30      	pop	{r4, r5, pc}
 80089e8:	2000021c 	.word	0x2000021c

080089ec <_malloc_r>:
 80089ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ee:	1ccd      	adds	r5, r1, #3
 80089f0:	f025 0503 	bic.w	r5, r5, #3
 80089f4:	3508      	adds	r5, #8
 80089f6:	2d0c      	cmp	r5, #12
 80089f8:	bf38      	it	cc
 80089fa:	250c      	movcc	r5, #12
 80089fc:	2d00      	cmp	r5, #0
 80089fe:	4606      	mov	r6, r0
 8008a00:	db01      	blt.n	8008a06 <_malloc_r+0x1a>
 8008a02:	42a9      	cmp	r1, r5
 8008a04:	d903      	bls.n	8008a0e <_malloc_r+0x22>
 8008a06:	230c      	movs	r3, #12
 8008a08:	6033      	str	r3, [r6, #0]
 8008a0a:	2000      	movs	r0, #0
 8008a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a0e:	f000 fa8d 	bl	8008f2c <__malloc_lock>
 8008a12:	4921      	ldr	r1, [pc, #132]	; (8008a98 <_malloc_r+0xac>)
 8008a14:	680a      	ldr	r2, [r1, #0]
 8008a16:	4614      	mov	r4, r2
 8008a18:	b99c      	cbnz	r4, 8008a42 <_malloc_r+0x56>
 8008a1a:	4f20      	ldr	r7, [pc, #128]	; (8008a9c <_malloc_r+0xb0>)
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	b923      	cbnz	r3, 8008a2a <_malloc_r+0x3e>
 8008a20:	4621      	mov	r1, r4
 8008a22:	4630      	mov	r0, r6
 8008a24:	f000 f996 	bl	8008d54 <_sbrk_r>
 8008a28:	6038      	str	r0, [r7, #0]
 8008a2a:	4629      	mov	r1, r5
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	f000 f991 	bl	8008d54 <_sbrk_r>
 8008a32:	1c43      	adds	r3, r0, #1
 8008a34:	d123      	bne.n	8008a7e <_malloc_r+0x92>
 8008a36:	230c      	movs	r3, #12
 8008a38:	6033      	str	r3, [r6, #0]
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	f000 fa7c 	bl	8008f38 <__malloc_unlock>
 8008a40:	e7e3      	b.n	8008a0a <_malloc_r+0x1e>
 8008a42:	6823      	ldr	r3, [r4, #0]
 8008a44:	1b5b      	subs	r3, r3, r5
 8008a46:	d417      	bmi.n	8008a78 <_malloc_r+0x8c>
 8008a48:	2b0b      	cmp	r3, #11
 8008a4a:	d903      	bls.n	8008a54 <_malloc_r+0x68>
 8008a4c:	6023      	str	r3, [r4, #0]
 8008a4e:	441c      	add	r4, r3
 8008a50:	6025      	str	r5, [r4, #0]
 8008a52:	e004      	b.n	8008a5e <_malloc_r+0x72>
 8008a54:	6863      	ldr	r3, [r4, #4]
 8008a56:	42a2      	cmp	r2, r4
 8008a58:	bf0c      	ite	eq
 8008a5a:	600b      	streq	r3, [r1, #0]
 8008a5c:	6053      	strne	r3, [r2, #4]
 8008a5e:	4630      	mov	r0, r6
 8008a60:	f000 fa6a 	bl	8008f38 <__malloc_unlock>
 8008a64:	f104 000b 	add.w	r0, r4, #11
 8008a68:	1d23      	adds	r3, r4, #4
 8008a6a:	f020 0007 	bic.w	r0, r0, #7
 8008a6e:	1ac2      	subs	r2, r0, r3
 8008a70:	d0cc      	beq.n	8008a0c <_malloc_r+0x20>
 8008a72:	1a1b      	subs	r3, r3, r0
 8008a74:	50a3      	str	r3, [r4, r2]
 8008a76:	e7c9      	b.n	8008a0c <_malloc_r+0x20>
 8008a78:	4622      	mov	r2, r4
 8008a7a:	6864      	ldr	r4, [r4, #4]
 8008a7c:	e7cc      	b.n	8008a18 <_malloc_r+0x2c>
 8008a7e:	1cc4      	adds	r4, r0, #3
 8008a80:	f024 0403 	bic.w	r4, r4, #3
 8008a84:	42a0      	cmp	r0, r4
 8008a86:	d0e3      	beq.n	8008a50 <_malloc_r+0x64>
 8008a88:	1a21      	subs	r1, r4, r0
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	f000 f962 	bl	8008d54 <_sbrk_r>
 8008a90:	3001      	adds	r0, #1
 8008a92:	d1dd      	bne.n	8008a50 <_malloc_r+0x64>
 8008a94:	e7cf      	b.n	8008a36 <_malloc_r+0x4a>
 8008a96:	bf00      	nop
 8008a98:	2000021c 	.word	0x2000021c
 8008a9c:	20000220 	.word	0x20000220

08008aa0 <__sfputc_r>:
 8008aa0:	6893      	ldr	r3, [r2, #8]
 8008aa2:	3b01      	subs	r3, #1
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	b410      	push	{r4}
 8008aa8:	6093      	str	r3, [r2, #8]
 8008aaa:	da08      	bge.n	8008abe <__sfputc_r+0x1e>
 8008aac:	6994      	ldr	r4, [r2, #24]
 8008aae:	42a3      	cmp	r3, r4
 8008ab0:	db01      	blt.n	8008ab6 <__sfputc_r+0x16>
 8008ab2:	290a      	cmp	r1, #10
 8008ab4:	d103      	bne.n	8008abe <__sfputc_r+0x1e>
 8008ab6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008aba:	f7fe ba55 	b.w	8006f68 <__swbuf_r>
 8008abe:	6813      	ldr	r3, [r2, #0]
 8008ac0:	1c58      	adds	r0, r3, #1
 8008ac2:	6010      	str	r0, [r2, #0]
 8008ac4:	7019      	strb	r1, [r3, #0]
 8008ac6:	4608      	mov	r0, r1
 8008ac8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008acc:	4770      	bx	lr

08008ace <__sfputs_r>:
 8008ace:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ad0:	4606      	mov	r6, r0
 8008ad2:	460f      	mov	r7, r1
 8008ad4:	4614      	mov	r4, r2
 8008ad6:	18d5      	adds	r5, r2, r3
 8008ad8:	42ac      	cmp	r4, r5
 8008ada:	d101      	bne.n	8008ae0 <__sfputs_r+0x12>
 8008adc:	2000      	movs	r0, #0
 8008ade:	e007      	b.n	8008af0 <__sfputs_r+0x22>
 8008ae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ae4:	463a      	mov	r2, r7
 8008ae6:	4630      	mov	r0, r6
 8008ae8:	f7ff ffda 	bl	8008aa0 <__sfputc_r>
 8008aec:	1c43      	adds	r3, r0, #1
 8008aee:	d1f3      	bne.n	8008ad8 <__sfputs_r+0xa>
 8008af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008af4 <_vfiprintf_r>:
 8008af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008af8:	460d      	mov	r5, r1
 8008afa:	b09d      	sub	sp, #116	; 0x74
 8008afc:	4614      	mov	r4, r2
 8008afe:	4698      	mov	r8, r3
 8008b00:	4606      	mov	r6, r0
 8008b02:	b118      	cbz	r0, 8008b0c <_vfiprintf_r+0x18>
 8008b04:	6983      	ldr	r3, [r0, #24]
 8008b06:	b90b      	cbnz	r3, 8008b0c <_vfiprintf_r+0x18>
 8008b08:	f7ff fa80 	bl	800800c <__sinit>
 8008b0c:	4b89      	ldr	r3, [pc, #548]	; (8008d34 <_vfiprintf_r+0x240>)
 8008b0e:	429d      	cmp	r5, r3
 8008b10:	d11b      	bne.n	8008b4a <_vfiprintf_r+0x56>
 8008b12:	6875      	ldr	r5, [r6, #4]
 8008b14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b16:	07d9      	lsls	r1, r3, #31
 8008b18:	d405      	bmi.n	8008b26 <_vfiprintf_r+0x32>
 8008b1a:	89ab      	ldrh	r3, [r5, #12]
 8008b1c:	059a      	lsls	r2, r3, #22
 8008b1e:	d402      	bmi.n	8008b26 <_vfiprintf_r+0x32>
 8008b20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b22:	f7ff fb16 	bl	8008152 <__retarget_lock_acquire_recursive>
 8008b26:	89ab      	ldrh	r3, [r5, #12]
 8008b28:	071b      	lsls	r3, r3, #28
 8008b2a:	d501      	bpl.n	8008b30 <_vfiprintf_r+0x3c>
 8008b2c:	692b      	ldr	r3, [r5, #16]
 8008b2e:	b9eb      	cbnz	r3, 8008b6c <_vfiprintf_r+0x78>
 8008b30:	4629      	mov	r1, r5
 8008b32:	4630      	mov	r0, r6
 8008b34:	f7fe fa6a 	bl	800700c <__swsetup_r>
 8008b38:	b1c0      	cbz	r0, 8008b6c <_vfiprintf_r+0x78>
 8008b3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b3c:	07dc      	lsls	r4, r3, #31
 8008b3e:	d50e      	bpl.n	8008b5e <_vfiprintf_r+0x6a>
 8008b40:	f04f 30ff 	mov.w	r0, #4294967295
 8008b44:	b01d      	add	sp, #116	; 0x74
 8008b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b4a:	4b7b      	ldr	r3, [pc, #492]	; (8008d38 <_vfiprintf_r+0x244>)
 8008b4c:	429d      	cmp	r5, r3
 8008b4e:	d101      	bne.n	8008b54 <_vfiprintf_r+0x60>
 8008b50:	68b5      	ldr	r5, [r6, #8]
 8008b52:	e7df      	b.n	8008b14 <_vfiprintf_r+0x20>
 8008b54:	4b79      	ldr	r3, [pc, #484]	; (8008d3c <_vfiprintf_r+0x248>)
 8008b56:	429d      	cmp	r5, r3
 8008b58:	bf08      	it	eq
 8008b5a:	68f5      	ldreq	r5, [r6, #12]
 8008b5c:	e7da      	b.n	8008b14 <_vfiprintf_r+0x20>
 8008b5e:	89ab      	ldrh	r3, [r5, #12]
 8008b60:	0598      	lsls	r0, r3, #22
 8008b62:	d4ed      	bmi.n	8008b40 <_vfiprintf_r+0x4c>
 8008b64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b66:	f7ff faf5 	bl	8008154 <__retarget_lock_release_recursive>
 8008b6a:	e7e9      	b.n	8008b40 <_vfiprintf_r+0x4c>
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b70:	2320      	movs	r3, #32
 8008b72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b76:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b7a:	2330      	movs	r3, #48	; 0x30
 8008b7c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008d40 <_vfiprintf_r+0x24c>
 8008b80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b84:	f04f 0901 	mov.w	r9, #1
 8008b88:	4623      	mov	r3, r4
 8008b8a:	469a      	mov	sl, r3
 8008b8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b90:	b10a      	cbz	r2, 8008b96 <_vfiprintf_r+0xa2>
 8008b92:	2a25      	cmp	r2, #37	; 0x25
 8008b94:	d1f9      	bne.n	8008b8a <_vfiprintf_r+0x96>
 8008b96:	ebba 0b04 	subs.w	fp, sl, r4
 8008b9a:	d00b      	beq.n	8008bb4 <_vfiprintf_r+0xc0>
 8008b9c:	465b      	mov	r3, fp
 8008b9e:	4622      	mov	r2, r4
 8008ba0:	4629      	mov	r1, r5
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	f7ff ff93 	bl	8008ace <__sfputs_r>
 8008ba8:	3001      	adds	r0, #1
 8008baa:	f000 80aa 	beq.w	8008d02 <_vfiprintf_r+0x20e>
 8008bae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bb0:	445a      	add	r2, fp
 8008bb2:	9209      	str	r2, [sp, #36]	; 0x24
 8008bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	f000 80a2 	beq.w	8008d02 <_vfiprintf_r+0x20e>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008bc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bc8:	f10a 0a01 	add.w	sl, sl, #1
 8008bcc:	9304      	str	r3, [sp, #16]
 8008bce:	9307      	str	r3, [sp, #28]
 8008bd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008bd4:	931a      	str	r3, [sp, #104]	; 0x68
 8008bd6:	4654      	mov	r4, sl
 8008bd8:	2205      	movs	r2, #5
 8008bda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bde:	4858      	ldr	r0, [pc, #352]	; (8008d40 <_vfiprintf_r+0x24c>)
 8008be0:	f7f7 fb26 	bl	8000230 <memchr>
 8008be4:	9a04      	ldr	r2, [sp, #16]
 8008be6:	b9d8      	cbnz	r0, 8008c20 <_vfiprintf_r+0x12c>
 8008be8:	06d1      	lsls	r1, r2, #27
 8008bea:	bf44      	itt	mi
 8008bec:	2320      	movmi	r3, #32
 8008bee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bf2:	0713      	lsls	r3, r2, #28
 8008bf4:	bf44      	itt	mi
 8008bf6:	232b      	movmi	r3, #43	; 0x2b
 8008bf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bfc:	f89a 3000 	ldrb.w	r3, [sl]
 8008c00:	2b2a      	cmp	r3, #42	; 0x2a
 8008c02:	d015      	beq.n	8008c30 <_vfiprintf_r+0x13c>
 8008c04:	9a07      	ldr	r2, [sp, #28]
 8008c06:	4654      	mov	r4, sl
 8008c08:	2000      	movs	r0, #0
 8008c0a:	f04f 0c0a 	mov.w	ip, #10
 8008c0e:	4621      	mov	r1, r4
 8008c10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c14:	3b30      	subs	r3, #48	; 0x30
 8008c16:	2b09      	cmp	r3, #9
 8008c18:	d94e      	bls.n	8008cb8 <_vfiprintf_r+0x1c4>
 8008c1a:	b1b0      	cbz	r0, 8008c4a <_vfiprintf_r+0x156>
 8008c1c:	9207      	str	r2, [sp, #28]
 8008c1e:	e014      	b.n	8008c4a <_vfiprintf_r+0x156>
 8008c20:	eba0 0308 	sub.w	r3, r0, r8
 8008c24:	fa09 f303 	lsl.w	r3, r9, r3
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	9304      	str	r3, [sp, #16]
 8008c2c:	46a2      	mov	sl, r4
 8008c2e:	e7d2      	b.n	8008bd6 <_vfiprintf_r+0xe2>
 8008c30:	9b03      	ldr	r3, [sp, #12]
 8008c32:	1d19      	adds	r1, r3, #4
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	9103      	str	r1, [sp, #12]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	bfbb      	ittet	lt
 8008c3c:	425b      	neglt	r3, r3
 8008c3e:	f042 0202 	orrlt.w	r2, r2, #2
 8008c42:	9307      	strge	r3, [sp, #28]
 8008c44:	9307      	strlt	r3, [sp, #28]
 8008c46:	bfb8      	it	lt
 8008c48:	9204      	strlt	r2, [sp, #16]
 8008c4a:	7823      	ldrb	r3, [r4, #0]
 8008c4c:	2b2e      	cmp	r3, #46	; 0x2e
 8008c4e:	d10c      	bne.n	8008c6a <_vfiprintf_r+0x176>
 8008c50:	7863      	ldrb	r3, [r4, #1]
 8008c52:	2b2a      	cmp	r3, #42	; 0x2a
 8008c54:	d135      	bne.n	8008cc2 <_vfiprintf_r+0x1ce>
 8008c56:	9b03      	ldr	r3, [sp, #12]
 8008c58:	1d1a      	adds	r2, r3, #4
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	9203      	str	r2, [sp, #12]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	bfb8      	it	lt
 8008c62:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c66:	3402      	adds	r4, #2
 8008c68:	9305      	str	r3, [sp, #20]
 8008c6a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008d50 <_vfiprintf_r+0x25c>
 8008c6e:	7821      	ldrb	r1, [r4, #0]
 8008c70:	2203      	movs	r2, #3
 8008c72:	4650      	mov	r0, sl
 8008c74:	f7f7 fadc 	bl	8000230 <memchr>
 8008c78:	b140      	cbz	r0, 8008c8c <_vfiprintf_r+0x198>
 8008c7a:	2340      	movs	r3, #64	; 0x40
 8008c7c:	eba0 000a 	sub.w	r0, r0, sl
 8008c80:	fa03 f000 	lsl.w	r0, r3, r0
 8008c84:	9b04      	ldr	r3, [sp, #16]
 8008c86:	4303      	orrs	r3, r0
 8008c88:	3401      	adds	r4, #1
 8008c8a:	9304      	str	r3, [sp, #16]
 8008c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c90:	482c      	ldr	r0, [pc, #176]	; (8008d44 <_vfiprintf_r+0x250>)
 8008c92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c96:	2206      	movs	r2, #6
 8008c98:	f7f7 faca 	bl	8000230 <memchr>
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	d03f      	beq.n	8008d20 <_vfiprintf_r+0x22c>
 8008ca0:	4b29      	ldr	r3, [pc, #164]	; (8008d48 <_vfiprintf_r+0x254>)
 8008ca2:	bb1b      	cbnz	r3, 8008cec <_vfiprintf_r+0x1f8>
 8008ca4:	9b03      	ldr	r3, [sp, #12]
 8008ca6:	3307      	adds	r3, #7
 8008ca8:	f023 0307 	bic.w	r3, r3, #7
 8008cac:	3308      	adds	r3, #8
 8008cae:	9303      	str	r3, [sp, #12]
 8008cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cb2:	443b      	add	r3, r7
 8008cb4:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb6:	e767      	b.n	8008b88 <_vfiprintf_r+0x94>
 8008cb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cbc:	460c      	mov	r4, r1
 8008cbe:	2001      	movs	r0, #1
 8008cc0:	e7a5      	b.n	8008c0e <_vfiprintf_r+0x11a>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	3401      	adds	r4, #1
 8008cc6:	9305      	str	r3, [sp, #20]
 8008cc8:	4619      	mov	r1, r3
 8008cca:	f04f 0c0a 	mov.w	ip, #10
 8008cce:	4620      	mov	r0, r4
 8008cd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cd4:	3a30      	subs	r2, #48	; 0x30
 8008cd6:	2a09      	cmp	r2, #9
 8008cd8:	d903      	bls.n	8008ce2 <_vfiprintf_r+0x1ee>
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d0c5      	beq.n	8008c6a <_vfiprintf_r+0x176>
 8008cde:	9105      	str	r1, [sp, #20]
 8008ce0:	e7c3      	b.n	8008c6a <_vfiprintf_r+0x176>
 8008ce2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ce6:	4604      	mov	r4, r0
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e7f0      	b.n	8008cce <_vfiprintf_r+0x1da>
 8008cec:	ab03      	add	r3, sp, #12
 8008cee:	9300      	str	r3, [sp, #0]
 8008cf0:	462a      	mov	r2, r5
 8008cf2:	4b16      	ldr	r3, [pc, #88]	; (8008d4c <_vfiprintf_r+0x258>)
 8008cf4:	a904      	add	r1, sp, #16
 8008cf6:	4630      	mov	r0, r6
 8008cf8:	f7fd fcde 	bl	80066b8 <_printf_float>
 8008cfc:	4607      	mov	r7, r0
 8008cfe:	1c78      	adds	r0, r7, #1
 8008d00:	d1d6      	bne.n	8008cb0 <_vfiprintf_r+0x1bc>
 8008d02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d04:	07d9      	lsls	r1, r3, #31
 8008d06:	d405      	bmi.n	8008d14 <_vfiprintf_r+0x220>
 8008d08:	89ab      	ldrh	r3, [r5, #12]
 8008d0a:	059a      	lsls	r2, r3, #22
 8008d0c:	d402      	bmi.n	8008d14 <_vfiprintf_r+0x220>
 8008d0e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d10:	f7ff fa20 	bl	8008154 <__retarget_lock_release_recursive>
 8008d14:	89ab      	ldrh	r3, [r5, #12]
 8008d16:	065b      	lsls	r3, r3, #25
 8008d18:	f53f af12 	bmi.w	8008b40 <_vfiprintf_r+0x4c>
 8008d1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008d1e:	e711      	b.n	8008b44 <_vfiprintf_r+0x50>
 8008d20:	ab03      	add	r3, sp, #12
 8008d22:	9300      	str	r3, [sp, #0]
 8008d24:	462a      	mov	r2, r5
 8008d26:	4b09      	ldr	r3, [pc, #36]	; (8008d4c <_vfiprintf_r+0x258>)
 8008d28:	a904      	add	r1, sp, #16
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	f7fd ff68 	bl	8006c00 <_printf_i>
 8008d30:	e7e4      	b.n	8008cfc <_vfiprintf_r+0x208>
 8008d32:	bf00      	nop
 8008d34:	080091b0 	.word	0x080091b0
 8008d38:	080091d0 	.word	0x080091d0
 8008d3c:	08009190 	.word	0x08009190
 8008d40:	0800934c 	.word	0x0800934c
 8008d44:	08009356 	.word	0x08009356
 8008d48:	080066b9 	.word	0x080066b9
 8008d4c:	08008acf 	.word	0x08008acf
 8008d50:	08009352 	.word	0x08009352

08008d54 <_sbrk_r>:
 8008d54:	b538      	push	{r3, r4, r5, lr}
 8008d56:	4d06      	ldr	r5, [pc, #24]	; (8008d70 <_sbrk_r+0x1c>)
 8008d58:	2300      	movs	r3, #0
 8008d5a:	4604      	mov	r4, r0
 8008d5c:	4608      	mov	r0, r1
 8008d5e:	602b      	str	r3, [r5, #0]
 8008d60:	f7f8 fbe4 	bl	800152c <_sbrk>
 8008d64:	1c43      	adds	r3, r0, #1
 8008d66:	d102      	bne.n	8008d6e <_sbrk_r+0x1a>
 8008d68:	682b      	ldr	r3, [r5, #0]
 8008d6a:	b103      	cbz	r3, 8008d6e <_sbrk_r+0x1a>
 8008d6c:	6023      	str	r3, [r4, #0]
 8008d6e:	bd38      	pop	{r3, r4, r5, pc}
 8008d70:	20000860 	.word	0x20000860

08008d74 <__sread>:
 8008d74:	b510      	push	{r4, lr}
 8008d76:	460c      	mov	r4, r1
 8008d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d7c:	f000 f8e2 	bl	8008f44 <_read_r>
 8008d80:	2800      	cmp	r0, #0
 8008d82:	bfab      	itete	ge
 8008d84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d86:	89a3      	ldrhlt	r3, [r4, #12]
 8008d88:	181b      	addge	r3, r3, r0
 8008d8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d8e:	bfac      	ite	ge
 8008d90:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d92:	81a3      	strhlt	r3, [r4, #12]
 8008d94:	bd10      	pop	{r4, pc}

08008d96 <__swrite>:
 8008d96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d9a:	461f      	mov	r7, r3
 8008d9c:	898b      	ldrh	r3, [r1, #12]
 8008d9e:	05db      	lsls	r3, r3, #23
 8008da0:	4605      	mov	r5, r0
 8008da2:	460c      	mov	r4, r1
 8008da4:	4616      	mov	r6, r2
 8008da6:	d505      	bpl.n	8008db4 <__swrite+0x1e>
 8008da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dac:	2302      	movs	r3, #2
 8008dae:	2200      	movs	r2, #0
 8008db0:	f000 f898 	bl	8008ee4 <_lseek_r>
 8008db4:	89a3      	ldrh	r3, [r4, #12]
 8008db6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008dbe:	81a3      	strh	r3, [r4, #12]
 8008dc0:	4632      	mov	r2, r6
 8008dc2:	463b      	mov	r3, r7
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dca:	f000 b817 	b.w	8008dfc <_write_r>

08008dce <__sseek>:
 8008dce:	b510      	push	{r4, lr}
 8008dd0:	460c      	mov	r4, r1
 8008dd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dd6:	f000 f885 	bl	8008ee4 <_lseek_r>
 8008dda:	1c43      	adds	r3, r0, #1
 8008ddc:	89a3      	ldrh	r3, [r4, #12]
 8008dde:	bf15      	itete	ne
 8008de0:	6560      	strne	r0, [r4, #84]	; 0x54
 8008de2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008de6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008dea:	81a3      	strheq	r3, [r4, #12]
 8008dec:	bf18      	it	ne
 8008dee:	81a3      	strhne	r3, [r4, #12]
 8008df0:	bd10      	pop	{r4, pc}

08008df2 <__sclose>:
 8008df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008df6:	f000 b831 	b.w	8008e5c <_close_r>
	...

08008dfc <_write_r>:
 8008dfc:	b538      	push	{r3, r4, r5, lr}
 8008dfe:	4d07      	ldr	r5, [pc, #28]	; (8008e1c <_write_r+0x20>)
 8008e00:	4604      	mov	r4, r0
 8008e02:	4608      	mov	r0, r1
 8008e04:	4611      	mov	r1, r2
 8008e06:	2200      	movs	r2, #0
 8008e08:	602a      	str	r2, [r5, #0]
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	f7f8 fb3d 	bl	800148a <_write>
 8008e10:	1c43      	adds	r3, r0, #1
 8008e12:	d102      	bne.n	8008e1a <_write_r+0x1e>
 8008e14:	682b      	ldr	r3, [r5, #0]
 8008e16:	b103      	cbz	r3, 8008e1a <_write_r+0x1e>
 8008e18:	6023      	str	r3, [r4, #0]
 8008e1a:	bd38      	pop	{r3, r4, r5, pc}
 8008e1c:	20000860 	.word	0x20000860

08008e20 <__assert_func>:
 8008e20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e22:	4614      	mov	r4, r2
 8008e24:	461a      	mov	r2, r3
 8008e26:	4b09      	ldr	r3, [pc, #36]	; (8008e4c <__assert_func+0x2c>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4605      	mov	r5, r0
 8008e2c:	68d8      	ldr	r0, [r3, #12]
 8008e2e:	b14c      	cbz	r4, 8008e44 <__assert_func+0x24>
 8008e30:	4b07      	ldr	r3, [pc, #28]	; (8008e50 <__assert_func+0x30>)
 8008e32:	9100      	str	r1, [sp, #0]
 8008e34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e38:	4906      	ldr	r1, [pc, #24]	; (8008e54 <__assert_func+0x34>)
 8008e3a:	462b      	mov	r3, r5
 8008e3c:	f000 f81e 	bl	8008e7c <fiprintf>
 8008e40:	f000 f89f 	bl	8008f82 <abort>
 8008e44:	4b04      	ldr	r3, [pc, #16]	; (8008e58 <__assert_func+0x38>)
 8008e46:	461c      	mov	r4, r3
 8008e48:	e7f3      	b.n	8008e32 <__assert_func+0x12>
 8008e4a:	bf00      	nop
 8008e4c:	2000002c 	.word	0x2000002c
 8008e50:	0800935d 	.word	0x0800935d
 8008e54:	0800936a 	.word	0x0800936a
 8008e58:	08009398 	.word	0x08009398

08008e5c <_close_r>:
 8008e5c:	b538      	push	{r3, r4, r5, lr}
 8008e5e:	4d06      	ldr	r5, [pc, #24]	; (8008e78 <_close_r+0x1c>)
 8008e60:	2300      	movs	r3, #0
 8008e62:	4604      	mov	r4, r0
 8008e64:	4608      	mov	r0, r1
 8008e66:	602b      	str	r3, [r5, #0]
 8008e68:	f7f8 fb2b 	bl	80014c2 <_close>
 8008e6c:	1c43      	adds	r3, r0, #1
 8008e6e:	d102      	bne.n	8008e76 <_close_r+0x1a>
 8008e70:	682b      	ldr	r3, [r5, #0]
 8008e72:	b103      	cbz	r3, 8008e76 <_close_r+0x1a>
 8008e74:	6023      	str	r3, [r4, #0]
 8008e76:	bd38      	pop	{r3, r4, r5, pc}
 8008e78:	20000860 	.word	0x20000860

08008e7c <fiprintf>:
 8008e7c:	b40e      	push	{r1, r2, r3}
 8008e7e:	b503      	push	{r0, r1, lr}
 8008e80:	4601      	mov	r1, r0
 8008e82:	ab03      	add	r3, sp, #12
 8008e84:	4805      	ldr	r0, [pc, #20]	; (8008e9c <fiprintf+0x20>)
 8008e86:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e8a:	6800      	ldr	r0, [r0, #0]
 8008e8c:	9301      	str	r3, [sp, #4]
 8008e8e:	f7ff fe31 	bl	8008af4 <_vfiprintf_r>
 8008e92:	b002      	add	sp, #8
 8008e94:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e98:	b003      	add	sp, #12
 8008e9a:	4770      	bx	lr
 8008e9c:	2000002c 	.word	0x2000002c

08008ea0 <_fstat_r>:
 8008ea0:	b538      	push	{r3, r4, r5, lr}
 8008ea2:	4d07      	ldr	r5, [pc, #28]	; (8008ec0 <_fstat_r+0x20>)
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	4608      	mov	r0, r1
 8008eaa:	4611      	mov	r1, r2
 8008eac:	602b      	str	r3, [r5, #0]
 8008eae:	f7f8 fb14 	bl	80014da <_fstat>
 8008eb2:	1c43      	adds	r3, r0, #1
 8008eb4:	d102      	bne.n	8008ebc <_fstat_r+0x1c>
 8008eb6:	682b      	ldr	r3, [r5, #0]
 8008eb8:	b103      	cbz	r3, 8008ebc <_fstat_r+0x1c>
 8008eba:	6023      	str	r3, [r4, #0]
 8008ebc:	bd38      	pop	{r3, r4, r5, pc}
 8008ebe:	bf00      	nop
 8008ec0:	20000860 	.word	0x20000860

08008ec4 <_isatty_r>:
 8008ec4:	b538      	push	{r3, r4, r5, lr}
 8008ec6:	4d06      	ldr	r5, [pc, #24]	; (8008ee0 <_isatty_r+0x1c>)
 8008ec8:	2300      	movs	r3, #0
 8008eca:	4604      	mov	r4, r0
 8008ecc:	4608      	mov	r0, r1
 8008ece:	602b      	str	r3, [r5, #0]
 8008ed0:	f7f8 fb13 	bl	80014fa <_isatty>
 8008ed4:	1c43      	adds	r3, r0, #1
 8008ed6:	d102      	bne.n	8008ede <_isatty_r+0x1a>
 8008ed8:	682b      	ldr	r3, [r5, #0]
 8008eda:	b103      	cbz	r3, 8008ede <_isatty_r+0x1a>
 8008edc:	6023      	str	r3, [r4, #0]
 8008ede:	bd38      	pop	{r3, r4, r5, pc}
 8008ee0:	20000860 	.word	0x20000860

08008ee4 <_lseek_r>:
 8008ee4:	b538      	push	{r3, r4, r5, lr}
 8008ee6:	4d07      	ldr	r5, [pc, #28]	; (8008f04 <_lseek_r+0x20>)
 8008ee8:	4604      	mov	r4, r0
 8008eea:	4608      	mov	r0, r1
 8008eec:	4611      	mov	r1, r2
 8008eee:	2200      	movs	r2, #0
 8008ef0:	602a      	str	r2, [r5, #0]
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	f7f8 fb0c 	bl	8001510 <_lseek>
 8008ef8:	1c43      	adds	r3, r0, #1
 8008efa:	d102      	bne.n	8008f02 <_lseek_r+0x1e>
 8008efc:	682b      	ldr	r3, [r5, #0]
 8008efe:	b103      	cbz	r3, 8008f02 <_lseek_r+0x1e>
 8008f00:	6023      	str	r3, [r4, #0]
 8008f02:	bd38      	pop	{r3, r4, r5, pc}
 8008f04:	20000860 	.word	0x20000860

08008f08 <__ascii_mbtowc>:
 8008f08:	b082      	sub	sp, #8
 8008f0a:	b901      	cbnz	r1, 8008f0e <__ascii_mbtowc+0x6>
 8008f0c:	a901      	add	r1, sp, #4
 8008f0e:	b142      	cbz	r2, 8008f22 <__ascii_mbtowc+0x1a>
 8008f10:	b14b      	cbz	r3, 8008f26 <__ascii_mbtowc+0x1e>
 8008f12:	7813      	ldrb	r3, [r2, #0]
 8008f14:	600b      	str	r3, [r1, #0]
 8008f16:	7812      	ldrb	r2, [r2, #0]
 8008f18:	1e10      	subs	r0, r2, #0
 8008f1a:	bf18      	it	ne
 8008f1c:	2001      	movne	r0, #1
 8008f1e:	b002      	add	sp, #8
 8008f20:	4770      	bx	lr
 8008f22:	4610      	mov	r0, r2
 8008f24:	e7fb      	b.n	8008f1e <__ascii_mbtowc+0x16>
 8008f26:	f06f 0001 	mvn.w	r0, #1
 8008f2a:	e7f8      	b.n	8008f1e <__ascii_mbtowc+0x16>

08008f2c <__malloc_lock>:
 8008f2c:	4801      	ldr	r0, [pc, #4]	; (8008f34 <__malloc_lock+0x8>)
 8008f2e:	f7ff b910 	b.w	8008152 <__retarget_lock_acquire_recursive>
 8008f32:	bf00      	nop
 8008f34:	20000858 	.word	0x20000858

08008f38 <__malloc_unlock>:
 8008f38:	4801      	ldr	r0, [pc, #4]	; (8008f40 <__malloc_unlock+0x8>)
 8008f3a:	f7ff b90b 	b.w	8008154 <__retarget_lock_release_recursive>
 8008f3e:	bf00      	nop
 8008f40:	20000858 	.word	0x20000858

08008f44 <_read_r>:
 8008f44:	b538      	push	{r3, r4, r5, lr}
 8008f46:	4d07      	ldr	r5, [pc, #28]	; (8008f64 <_read_r+0x20>)
 8008f48:	4604      	mov	r4, r0
 8008f4a:	4608      	mov	r0, r1
 8008f4c:	4611      	mov	r1, r2
 8008f4e:	2200      	movs	r2, #0
 8008f50:	602a      	str	r2, [r5, #0]
 8008f52:	461a      	mov	r2, r3
 8008f54:	f7f8 fa7c 	bl	8001450 <_read>
 8008f58:	1c43      	adds	r3, r0, #1
 8008f5a:	d102      	bne.n	8008f62 <_read_r+0x1e>
 8008f5c:	682b      	ldr	r3, [r5, #0]
 8008f5e:	b103      	cbz	r3, 8008f62 <_read_r+0x1e>
 8008f60:	6023      	str	r3, [r4, #0]
 8008f62:	bd38      	pop	{r3, r4, r5, pc}
 8008f64:	20000860 	.word	0x20000860

08008f68 <__ascii_wctomb>:
 8008f68:	b149      	cbz	r1, 8008f7e <__ascii_wctomb+0x16>
 8008f6a:	2aff      	cmp	r2, #255	; 0xff
 8008f6c:	bf85      	ittet	hi
 8008f6e:	238a      	movhi	r3, #138	; 0x8a
 8008f70:	6003      	strhi	r3, [r0, #0]
 8008f72:	700a      	strbls	r2, [r1, #0]
 8008f74:	f04f 30ff 	movhi.w	r0, #4294967295
 8008f78:	bf98      	it	ls
 8008f7a:	2001      	movls	r0, #1
 8008f7c:	4770      	bx	lr
 8008f7e:	4608      	mov	r0, r1
 8008f80:	4770      	bx	lr

08008f82 <abort>:
 8008f82:	b508      	push	{r3, lr}
 8008f84:	2006      	movs	r0, #6
 8008f86:	f000 f82b 	bl	8008fe0 <raise>
 8008f8a:	2001      	movs	r0, #1
 8008f8c:	f7f8 fa56 	bl	800143c <_exit>

08008f90 <_raise_r>:
 8008f90:	291f      	cmp	r1, #31
 8008f92:	b538      	push	{r3, r4, r5, lr}
 8008f94:	4604      	mov	r4, r0
 8008f96:	460d      	mov	r5, r1
 8008f98:	d904      	bls.n	8008fa4 <_raise_r+0x14>
 8008f9a:	2316      	movs	r3, #22
 8008f9c:	6003      	str	r3, [r0, #0]
 8008f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa2:	bd38      	pop	{r3, r4, r5, pc}
 8008fa4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008fa6:	b112      	cbz	r2, 8008fae <_raise_r+0x1e>
 8008fa8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008fac:	b94b      	cbnz	r3, 8008fc2 <_raise_r+0x32>
 8008fae:	4620      	mov	r0, r4
 8008fb0:	f000 f830 	bl	8009014 <_getpid_r>
 8008fb4:	462a      	mov	r2, r5
 8008fb6:	4601      	mov	r1, r0
 8008fb8:	4620      	mov	r0, r4
 8008fba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fbe:	f000 b817 	b.w	8008ff0 <_kill_r>
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d00a      	beq.n	8008fdc <_raise_r+0x4c>
 8008fc6:	1c59      	adds	r1, r3, #1
 8008fc8:	d103      	bne.n	8008fd2 <_raise_r+0x42>
 8008fca:	2316      	movs	r3, #22
 8008fcc:	6003      	str	r3, [r0, #0]
 8008fce:	2001      	movs	r0, #1
 8008fd0:	e7e7      	b.n	8008fa2 <_raise_r+0x12>
 8008fd2:	2400      	movs	r4, #0
 8008fd4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008fd8:	4628      	mov	r0, r5
 8008fda:	4798      	blx	r3
 8008fdc:	2000      	movs	r0, #0
 8008fde:	e7e0      	b.n	8008fa2 <_raise_r+0x12>

08008fe0 <raise>:
 8008fe0:	4b02      	ldr	r3, [pc, #8]	; (8008fec <raise+0xc>)
 8008fe2:	4601      	mov	r1, r0
 8008fe4:	6818      	ldr	r0, [r3, #0]
 8008fe6:	f7ff bfd3 	b.w	8008f90 <_raise_r>
 8008fea:	bf00      	nop
 8008fec:	2000002c 	.word	0x2000002c

08008ff0 <_kill_r>:
 8008ff0:	b538      	push	{r3, r4, r5, lr}
 8008ff2:	4d07      	ldr	r5, [pc, #28]	; (8009010 <_kill_r+0x20>)
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	4604      	mov	r4, r0
 8008ff8:	4608      	mov	r0, r1
 8008ffa:	4611      	mov	r1, r2
 8008ffc:	602b      	str	r3, [r5, #0]
 8008ffe:	f7f8 fa0d 	bl	800141c <_kill>
 8009002:	1c43      	adds	r3, r0, #1
 8009004:	d102      	bne.n	800900c <_kill_r+0x1c>
 8009006:	682b      	ldr	r3, [r5, #0]
 8009008:	b103      	cbz	r3, 800900c <_kill_r+0x1c>
 800900a:	6023      	str	r3, [r4, #0]
 800900c:	bd38      	pop	{r3, r4, r5, pc}
 800900e:	bf00      	nop
 8009010:	20000860 	.word	0x20000860

08009014 <_getpid_r>:
 8009014:	f7f8 b9fa 	b.w	800140c <_getpid>

08009018 <_init>:
 8009018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800901a:	bf00      	nop
 800901c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800901e:	bc08      	pop	{r3}
 8009020:	469e      	mov	lr, r3
 8009022:	4770      	bx	lr

08009024 <_fini>:
 8009024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009026:	bf00      	nop
 8009028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800902a:	bc08      	pop	{r3}
 800902c:	469e      	mov	lr, r3
 800902e:	4770      	bx	lr
