{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746481651375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746481651383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  5 17:47:31 2025 " "Processing started: Mon May  5 17:47:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746481651383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481651383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CALCTEST4 -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off CALCTEST4 -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481651383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746481651772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746481651772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746481657903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481657903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiply.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746481657906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481657906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_control " "Found entity 1: input_control" {  } { { "input_control.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/input_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746481657909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481657909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencon_defs.sv 0 0 " "Found 0 design units, including 0 entities, in source file gencon_defs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481657911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencon.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencon " "Found entity 1: gencon" {  } { { "gencon.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746481657915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481657915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculator_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calculator_top " "Found entity 1: calculator_top" {  } { { "calculator_top.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/calculator_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746481657918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481657918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition.sv 3 3 " "Found 3 design units, including 3 entities, in source file addition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "addition.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746481657920 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder15 " "Found entity 2: adder15" {  } { { "addition.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746481657920 ""} { "Info" "ISGN_ENTITY_NAME" "3 addition " "Found entity 3: addition" {  } { { "addition.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746481657920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481657920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746481658116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wrapper.sv(33) " "Verilog HDL assignment warning at wrapper.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746481658119 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] wrapper.sv(7) " "Output port \"LEDR\[17..16\]\" at wrapper.sv(7) has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746481658119 "|wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3..1\] wrapper.sv(9) " "Output port \"LEDG\[3..1\]\" at wrapper.sv(9) has no driver" {  } { { "wrapper.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746481658119 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator_top calculator_top:DUT " "Elaborating entity \"calculator_top\" for hierarchy \"calculator_top:DUT\"" {  } { { "wrapper.sv" "DUT" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/wrapper.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746481658121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_control calculator_top:DUT\|input_control:input_ctrl_inst " "Elaborating entity \"input_control\" for hierarchy \"calculator_top:DUT\|input_control:input_ctrl_inst\"" {  } { { "calculator_top.sv" "input_ctrl_inst" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/calculator_top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746481658124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 input_control.sv(83) " "Verilog HDL assignment warning at input_control.sv(83): truncated value with size 32 to match size of target (2)" {  } { { "input_control.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/input_control.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746481658127 "|wrapper|calculator_top:DUT|input_control:input_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 input_control.sv(86) " "Verilog HDL assignment warning at input_control.sv(86): truncated value with size 32 to match size of target (20)" {  } { { "input_control.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/input_control.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746481658127 "|wrapper|calculator_top:DUT|input_control:input_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 input_control.sv(91) " "Verilog HDL assignment warning at input_control.sv(91): truncated value with size 32 to match size of target (19)" {  } { { "input_control.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/input_control.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746481658127 "|wrapper|calculator_top:DUT|input_control:input_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gencon calculator_top:DUT\|gencon:gencon_inst " "Elaborating entity \"gencon\" for hierarchy \"calculator_top:DUT\|gencon:gencon_inst\"" {  } { { "calculator_top.sv" "gencon_inst" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/calculator_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746481658128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "getting_op1 gencon.sv(35) " "Verilog HDL or VHDL warning at gencon.sv(35): object \"getting_op1\" assigned a value but never read" {  } { { "gencon.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746481658131 "|wrapper|calculator_top:DUT|gencon:gencon_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "getting_op2 gencon.sv(35) " "Verilog HDL or VHDL warning at gencon.sv(35): object \"getting_op2\" assigned a value but never read" {  } { { "gencon.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746481658132 "|wrapper|calculator_top:DUT|gencon:gencon_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addition calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc " "Elaborating entity \"addition\" for hierarchy \"calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc\"" {  } { { "gencon.sv" "add_calc" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746481658133 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "addition.sv(129) " "Verilog HDL Case Statement information at addition.sv(129): all case item expressions in this case statement are onehot" {  } { { "addition.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746481658135 "|wrapper|calculator_top:DUT|gencon:gencon_inst|addition:add_calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder15 calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc\|adder15:main " "Elaborating entity \"adder15\" for hierarchy \"calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc\|adder15:main\"" {  } { { "addition.sv" "main" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746481658166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc\|adder15:main\|adder:a0 " "Elaborating entity \"adder\" for hierarchy \"calculator_top:DUT\|gencon:gencon_inst\|addition:add_calc\|adder15:main\|adder:a0\"" {  } { { "addition.sv" "a0" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/addition.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746481658191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply calculator_top:DUT\|gencon:gencon_inst\|multiply:mult_calc " "Elaborating entity \"multiply\" for hierarchy \"calculator_top:DUT\|gencon:gencon_inst\|multiply:mult_calc\"" {  } { { "gencon.sv" "mult_calc" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746481658255 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply.sv(105) " "Verilog HDL Case Statement information at multiply.sv(105): all case item expressions in this case statement are onehot" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1746481658258 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diffSign multiply.sv(103) " "Verilog HDL Always Construct warning at multiply.sv(103): inferring latch(es) for variable \"diffSign\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746481658259 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n2 multiply.sv(103) " "Verilog HDL Always Construct warning at multiply.sv(103): inferring latch(es) for variable \"n2\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746481658259 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n1 multiply.sv(103) " "Verilog HDL Always Construct warning at multiply.sv(103): inferring latch(es) for variable \"n1\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746481658259 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "countSave multiply.sv(103) " "Verilog HDL Always Construct warning at multiply.sv(103): inferring latch(es) for variable \"countSave\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746481658259 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "countIn multiply.sv(103) " "Verilog HDL Always Construct warning at multiply.sv(103): inferring latch(es) for variable \"countIn\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746481658259 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adderSave multiply.sv(103) " "Verilog HDL Always Construct warning at multiply.sv(103): inferring latch(es) for variable \"adderSave\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746481658260 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adderIn multiply.sv(103) " "Verilog HDL Always Construct warning at multiply.sv(103): inferring latch(es) for variable \"adderIn\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746481658260 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out multiply.sv(103) " "Verilog HDL Always Construct warning at multiply.sv(103): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746481658260 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "multiply.sv(103) " "SystemVerilog RTL Coding error at multiply.sv(103): always_comb construct does not infer purely combinational logic." {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1746481658261 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] multiply.sv(103) " "Inferred latch for \"out\[0\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658262 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] multiply.sv(103) " "Inferred latch for \"out\[1\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658262 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] multiply.sv(103) " "Inferred latch for \"out\[2\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658262 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] multiply.sv(103) " "Inferred latch for \"out\[3\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658262 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] multiply.sv(103) " "Inferred latch for \"out\[4\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658262 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] multiply.sv(103) " "Inferred latch for \"out\[5\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658262 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] multiply.sv(103) " "Inferred latch for \"out\[6\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658262 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] multiply.sv(103) " "Inferred latch for \"out\[7\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] multiply.sv(103) " "Inferred latch for \"out\[8\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] multiply.sv(103) " "Inferred latch for \"out\[9\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] multiply.sv(103) " "Inferred latch for \"out\[10\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] multiply.sv(103) " "Inferred latch for \"out\[11\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] multiply.sv(103) " "Inferred latch for \"out\[12\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] multiply.sv(103) " "Inferred latch for \"out\[13\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] multiply.sv(103) " "Inferred latch for \"out\[14\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] multiply.sv(103) " "Inferred latch for \"out\[15\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[0\] multiply.sv(103) " "Inferred latch for \"adderIn\[0\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[1\] multiply.sv(103) " "Inferred latch for \"adderIn\[1\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[2\] multiply.sv(103) " "Inferred latch for \"adderIn\[2\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[3\] multiply.sv(103) " "Inferred latch for \"adderIn\[3\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[4\] multiply.sv(103) " "Inferred latch for \"adderIn\[4\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[5\] multiply.sv(103) " "Inferred latch for \"adderIn\[5\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[6\] multiply.sv(103) " "Inferred latch for \"adderIn\[6\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[7\] multiply.sv(103) " "Inferred latch for \"adderIn\[7\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[8\] multiply.sv(103) " "Inferred latch for \"adderIn\[8\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658263 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[9\] multiply.sv(103) " "Inferred latch for \"adderIn\[9\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[10\] multiply.sv(103) " "Inferred latch for \"adderIn\[10\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[11\] multiply.sv(103) " "Inferred latch for \"adderIn\[11\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[12\] multiply.sv(103) " "Inferred latch for \"adderIn\[12\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[13\] multiply.sv(103) " "Inferred latch for \"adderIn\[13\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderIn\[14\] multiply.sv(103) " "Inferred latch for \"adderIn\[14\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[0\] multiply.sv(103) " "Inferred latch for \"adderSave\[0\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[1\] multiply.sv(103) " "Inferred latch for \"adderSave\[1\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[2\] multiply.sv(103) " "Inferred latch for \"adderSave\[2\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[3\] multiply.sv(103) " "Inferred latch for \"adderSave\[3\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[4\] multiply.sv(103) " "Inferred latch for \"adderSave\[4\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[5\] multiply.sv(103) " "Inferred latch for \"adderSave\[5\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[6\] multiply.sv(103) " "Inferred latch for \"adderSave\[6\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[7\] multiply.sv(103) " "Inferred latch for \"adderSave\[7\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[8\] multiply.sv(103) " "Inferred latch for \"adderSave\[8\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[9\] multiply.sv(103) " "Inferred latch for \"adderSave\[9\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[10\] multiply.sv(103) " "Inferred latch for \"adderSave\[10\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658264 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[11\] multiply.sv(103) " "Inferred latch for \"adderSave\[11\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[12\] multiply.sv(103) " "Inferred latch for \"adderSave\[12\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[13\] multiply.sv(103) " "Inferred latch for \"adderSave\[13\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adderSave\[14\] multiply.sv(103) " "Inferred latch for \"adderSave\[14\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[0\] multiply.sv(103) " "Inferred latch for \"countIn\[0\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[1\] multiply.sv(103) " "Inferred latch for \"countIn\[1\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[2\] multiply.sv(103) " "Inferred latch for \"countIn\[2\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[3\] multiply.sv(103) " "Inferred latch for \"countIn\[3\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[4\] multiply.sv(103) " "Inferred latch for \"countIn\[4\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[5\] multiply.sv(103) " "Inferred latch for \"countIn\[5\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[6\] multiply.sv(103) " "Inferred latch for \"countIn\[6\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[7\] multiply.sv(103) " "Inferred latch for \"countIn\[7\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[8\] multiply.sv(103) " "Inferred latch for \"countIn\[8\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[9\] multiply.sv(103) " "Inferred latch for \"countIn\[9\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[10\] multiply.sv(103) " "Inferred latch for \"countIn\[10\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[11\] multiply.sv(103) " "Inferred latch for \"countIn\[11\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658265 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[12\] multiply.sv(103) " "Inferred latch for \"countIn\[12\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658266 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[13\] multiply.sv(103) " "Inferred latch for \"countIn\[13\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658266 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countIn\[14\] multiply.sv(103) " "Inferred latch for \"countIn\[14\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658266 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[0\] multiply.sv(103) " "Inferred latch for \"countSave\[0\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658266 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[1\] multiply.sv(103) " "Inferred latch for \"countSave\[1\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658266 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[2\] multiply.sv(103) " "Inferred latch for \"countSave\[2\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658266 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[3\] multiply.sv(103) " "Inferred latch for \"countSave\[3\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658266 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[4\] multiply.sv(103) " "Inferred latch for \"countSave\[4\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658266 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[5\] multiply.sv(103) " "Inferred latch for \"countSave\[5\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658266 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[6\] multiply.sv(103) " "Inferred latch for \"countSave\[6\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658266 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[7\] multiply.sv(103) " "Inferred latch for \"countSave\[7\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658267 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[8\] multiply.sv(103) " "Inferred latch for \"countSave\[8\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658267 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[9\] multiply.sv(103) " "Inferred latch for \"countSave\[9\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658267 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[10\] multiply.sv(103) " "Inferred latch for \"countSave\[10\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658267 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[11\] multiply.sv(103) " "Inferred latch for \"countSave\[11\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658267 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[12\] multiply.sv(103) " "Inferred latch for \"countSave\[12\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658267 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[13\] multiply.sv(103) " "Inferred latch for \"countSave\[13\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658267 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countSave\[14\] multiply.sv(103) " "Inferred latch for \"countSave\[14\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658267 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[0\] multiply.sv(103) " "Inferred latch for \"n1\[0\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658267 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[1\] multiply.sv(103) " "Inferred latch for \"n1\[1\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[2\] multiply.sv(103) " "Inferred latch for \"n1\[2\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[3\] multiply.sv(103) " "Inferred latch for \"n1\[3\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[4\] multiply.sv(103) " "Inferred latch for \"n1\[4\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[5\] multiply.sv(103) " "Inferred latch for \"n1\[5\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[6\] multiply.sv(103) " "Inferred latch for \"n1\[6\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[7\] multiply.sv(103) " "Inferred latch for \"n1\[7\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[8\] multiply.sv(103) " "Inferred latch for \"n1\[8\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[9\] multiply.sv(103) " "Inferred latch for \"n1\[9\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[10\] multiply.sv(103) " "Inferred latch for \"n1\[10\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[11\] multiply.sv(103) " "Inferred latch for \"n1\[11\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[12\] multiply.sv(103) " "Inferred latch for \"n1\[12\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658268 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[13\] multiply.sv(103) " "Inferred latch for \"n1\[13\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658269 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n1\[14\] multiply.sv(103) " "Inferred latch for \"n1\[14\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658269 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[0\] multiply.sv(103) " "Inferred latch for \"n2\[0\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658269 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[1\] multiply.sv(103) " "Inferred latch for \"n2\[1\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658269 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[2\] multiply.sv(103) " "Inferred latch for \"n2\[2\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658269 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[3\] multiply.sv(103) " "Inferred latch for \"n2\[3\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658269 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[4\] multiply.sv(103) " "Inferred latch for \"n2\[4\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658269 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[5\] multiply.sv(103) " "Inferred latch for \"n2\[5\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658269 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[6\] multiply.sv(103) " "Inferred latch for \"n2\[6\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658269 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[7\] multiply.sv(103) " "Inferred latch for \"n2\[7\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658269 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[8\] multiply.sv(103) " "Inferred latch for \"n2\[8\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658270 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[9\] multiply.sv(103) " "Inferred latch for \"n2\[9\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658270 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[10\] multiply.sv(103) " "Inferred latch for \"n2\[10\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658270 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[11\] multiply.sv(103) " "Inferred latch for \"n2\[11\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658270 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[12\] multiply.sv(103) " "Inferred latch for \"n2\[12\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658270 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[13\] multiply.sv(103) " "Inferred latch for \"n2\[13\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658270 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n2\[14\] multiply.sv(103) " "Inferred latch for \"n2\[14\]\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658270 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diffSign multiply.sv(103) " "Inferred latch for \"diffSign\" at multiply.sv(103)" {  } { { "multiply.sv" "" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/multiply.sv" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658270 "|wrapper|calculator_top:DUT|gencon:gencon_inst|multiply:mult_calc"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "calculator_top:DUT\|gencon:gencon_inst\|multiply:mult_calc " "Can't elaborate user hierarchy \"calculator_top:DUT\|gencon:gencon_inst\|multiply:mult_calc\"" {  } { { "gencon.sv" "mult_calc" { Text "/home/shay/a/du347/CALC-Intro-2 (another copy)/source/gencon.sv" 58 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746481658273 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746481658388 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May  5 17:47:38 2025 " "Processing ended: Mon May  5 17:47:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746481658388 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746481658388 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746481658388 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481658388 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746481659056 ""}
