
*** Running vivado
    with args -log main.vds -m64 -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top main -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 278.355 ; gain = 70.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:43]
INFO: [Synth 8-3491] module 'my_divider' declared at 'P:/Downloads/my_divider.vhd:35' bound to instance 'Clock_Divider' of component 'my_divider' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:110]
INFO: [Synth 8-638] synthesizing module 'my_divider' [P:/Downloads/my_divider.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'my_divider' (1#1) [P:/Downloads/my_divider.vhd:44]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:25' bound to instance 'A_Register' of component 'reg_8_en' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:114]
INFO: [Synth 8-638] synthesizing module 'reg_8_en' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'reg_8_en' (2#1) [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:31]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:25' bound to instance 'B_Register' of component 'reg_8_en' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:118]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:25' bound to instance 'G_Register' of component 'reg_8_en' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:122]
INFO: [Synth 8-3491] module 'reg_4_en' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd:34' bound to instance 'Operator_Register' of component 'reg_4_en' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:126]
INFO: [Synth 8-638] synthesizing module 'reg_4_en' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'reg_4_en' (3#1) [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_4_en.vhd:40]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/reg_8.vhd:25' bound to instance 'Operand_Register' of component 'reg_8_en' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:130]
INFO: [Synth 8-3491] module 'tristate_8_buf' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:34' bound to instance 'R0_tristate' of component 'tristate_8_buf' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:134]
INFO: [Synth 8-638] synthesizing module 'tristate_8_buf' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'tristate_8_buf' (4#1) [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:40]
INFO: [Synth 8-3491] module 'tristate_8_buf' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:34' bound to instance 'R1_tristate' of component 'tristate_8_buf' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:138]
INFO: [Synth 8-3491] module 'tristate_8_buf' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:34' bound to instance 'RegIn_tristate' of component 'tristate_8_buf' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:142]
INFO: [Synth 8-3491] module 'tristate_8_buf' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/tristate_8_buf.vhd:34' bound to instance 'RG_tristate' of component 'tristate_8_buf' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:146]
INFO: [Synth 8-3491] module 'led_mux' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:35' bound to instance 'LEDMux' of component 'led_mux' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:150]
INFO: [Synth 8-638] synthesizing module 'led_mux' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:42]
WARNING: [Synth 8-614] signal 'reg1' is read in the process but is not in the sensitivity list [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:47]
WARNING: [Synth 8-614] signal 'reg2' is read in the process but is not in the sensitivity list [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:47]
WARNING: [Synth 8-614] signal 'operator' is read in the process but is not in the sensitivity list [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:47]
WARNING: [Synth 8-614] signal 'regG' is read in the process but is not in the sensitivity list [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:47]
WARNING: [Synth 8-614] signal 'led_tmp' is read in the process but is not in the sensitivity list [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (5#1) [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/led_mux.vhd:42]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd:34' bound to instance 'Control' of component 'control_unit' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:154]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (6#1) [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd:42]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd:35' bound to instance 'Arithmitec_Log' of component 'ALU' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:159]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd:42]
WARNING: [Synth 8-3848] Net C in module/entity main does not have driver. [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'main' (8#1) [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/main_project.vhd:43]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[7]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[6]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[5]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[4]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[3]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[2]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[1]
WARNING: [Synth 8-3331] design led_mux has unconnected port sum[0]
WARNING: [Synth 8-3331] design main has unconnected port C[0]
WARNING: [Synth 8-3331] design main has unconnected port C[1]
WARNING: [Synth 8-3331] design main has unconnected port C[2]
WARNING: [Synth 8-3331] design main has unconnected port C[3]
WARNING: [Synth 8-3331] design main has unconnected port C[4]
WARNING: [Synth 8-3331] design main has unconnected port C[5]
WARNING: [Synth 8-3331] design main has unconnected port C[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 315.789 ; gain = 108.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 315.789 ; gain = 108.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ENEL373/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/ENEL373/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/ENEL373/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/ENEL373/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/ENEL373/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/ENEL373/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/ENEL373/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/ENEL373/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/ENEL373/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/ENEL373/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/ENEL373/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/ENEL373/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [D:/ENEL373/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [D:/ENEL373/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [D:/ENEL373/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [D:/ENEL373/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ENEL373/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ENEL373/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ENEL373/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 618.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/ALU.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'clr_all_reg' [D:/ENEL373/Project/mine/main_project.srcs/sources_1/new/control_unit.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_8_en 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_4_en 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design main has unconnected port C[0]
WARNING: [Synth 8-3331] design main has unconnected port C[1]
WARNING: [Synth 8-3331] design main has unconnected port C[2]
WARNING: [Synth 8-3331] design main has unconnected port C[3]
WARNING: [Synth 8-3331] design main has unconnected port C[4]
WARNING: [Synth 8-3331] design main has unconnected port C[5]
WARNING: [Synth 8-3331] design main has unconnected port C[6]
WARNING: [Synth 8-3331] design main has unconnected port LED[12]
WARNING: [Synth 8-3331] design main has unconnected port LED[11]
WARNING: [Synth 8-3331] design main has unconnected port LED[10]
WARNING: [Synth 8-3331] design main has unconnected port LED[9]
WARNING: [Synth 8-3331] design main has unconnected port LED[8]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 618.566 ; gain = 411.016

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 618.566 ; gain = 411.016

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |    57|
|4     |LUT2   |    14|
|5     |LUT3   |    19|
|6     |LUT4   |     7|
|7     |LUT5   |     6|
|8     |LUT6   |    34|
|9     |FDCE   |    36|
|10    |FDRE   |    61|
|11    |LD     |     1|
|12    |IBUF   |    10|
|13    |OBUF   |    11|
|14    |OBUFT  |    12|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
|1     |top                 |             |   286|
|2     |  A_Register        |reg_8_en     |     8|
|3     |  Arithmitec_Log    |ALU          |     5|
|4     |  B_Register        |reg_8_en_0   |     8|
|5     |  Clock_Divider     |my_divider   |   142|
|6     |  Control           |control_unit |    60|
|7     |  G_Register        |reg_8_en_1   |     8|
|8     |  Operand_Register  |reg_8_en_2   |     8|
|9     |  Operator_Register |reg_4_en     |    12|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 618.566 ; gain = 108.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 618.566 ; gain = 411.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 53 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 618.566 ; gain = 411.016
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 618.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 13:08:08 2019...
