INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/Simon-Vivado/Simon-Vivado.sim/sim_1/synth/timing/xsim/WrapperTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/bypass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/multdiv/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3380] identifier 'div_sub_M' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:36]
WARNING: [VRFC 10-3380] identifier 'div_load_AQ' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:38]
WARNING: [VRFC 10-3380] identifier 'div_ready' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:40]
WARNING: [VRFC 10-3380] identifier 'mult_do_nothing' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:42]
WARNING: [VRFC 10-3380] identifier 'mult_sub_M' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:43]
WARNING: [VRFC 10-3380] identifier 'mult_M_sl1' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:44]
WARNING: [VRFC 10-3380] identifier 'mult_load_prod' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:45]
WARNING: [VRFC 10-3380] identifier 'mult_ready' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/multdiv/counter_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_6
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/decoder_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/regfile/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/multdiv/div_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/jal_bypass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jal_bypass
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/latches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD
INFO: [VRFC 10-311] analyzing module DX
INFO: [VRFC 10-311] analyzing module XM
INFO: [VRFC 10-311] analyzing module MW
INFO: [VRFC 10-311] analyzing module PW
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/left_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_shift_N
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/loadOutputToALUInputDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadOutputToALUInputDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/multdiv/m_register_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_register_32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/multdiv/make_negative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module make_negative
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/multdiv/make_positive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module make_positive
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/multdiv/mult_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
WARNING: [VRFC 10-3380] identifier 'expect_negative_result' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:16]
WARNING: [VRFC 10-3380] identifier 'expect_negative_result' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:18]
WARNING: [VRFC 10-3380] identifier 'sign_corrected_result' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:19]
WARNING: [VRFC 10-3380] identifier 'should_div' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:20]
WARNING: [VRFC 10-3380] identifier 'M_is_zero' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:21]
WARNING: [VRFC 10-3380] identifier 'M_is_zero' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
WARNING: [VRFC 10-3380] identifier 'shouldBEX' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:68]
WARNING: [VRFC 10-3380] identifier 'IR_D' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:69]
WARNING: [VRFC 10-3380] identifier 'IR_X' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:116]
WARNING: [VRFC 10-3380] identifier 'alu_is_not_equal' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:151]
WARNING: [VRFC 10-3380] identifier 'B_M_Bp' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/regfile/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/regfile/register_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/resolveLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resolveLT
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/right_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shift_N
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/multdiv/shift_register_66.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_66
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender_17
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/alu/zero_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zero_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECE 350/SimonGame/cpu/Wrapper_tb_vivado.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WrapperTB
