<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_microblaze_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_1_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_v10_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_v10_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="design_1_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_uartlite_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_BRAM_TRCL1_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_BRAM_TRCL1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_intc_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_axi_intc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_HoughCircles_Core_0_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_HoughCircles_Core_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_3_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_4_synth_1" LaunchDir="F:/FPGA/project/Vivado/Hough_Circle/image_process.runs/design_1_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

