Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 11 00:01:34 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LED_SW_timing_summary_routed.rpt -pb LED_SW_timing_summary_routed.pb -rpx LED_SW_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_SW
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (1)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clkdivider/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clkdividerrapido/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.315        0.000                      0                  182        0.095        0.000                      0                  182        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.315        0.000                      0                  182        0.095        0.000                      0                  182        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 clkdivider/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdivider/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.890ns (24.041%)  route 2.812ns (75.959%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  clkdivider/counter_reg[6]/Q
                         net (fo=2, routed)           0.805     6.560    clkdivider/counter_reg_n_0_[6]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.684 r  clkdivider/clkout_i_5/O
                         net (fo=1, routed)           1.021     7.705    clkdivider/clkout_i_5_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.829 r  clkdivider/clkout_i_2/O
                         net (fo=26, routed)          0.986     8.815    clkdivider/clkout_i_2_n_0
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.939 r  clkdivider/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.939    clkdivider/counter[14]
    SLICE_X46Y96         FDCE                                         r  clkdivider/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513    14.936    clkdivider/CLK100MHZ
    SLICE_X46Y96         FDCE                                         r  clkdivider/counter_reg[14]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.077    15.253    clkdivider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 clkdivider/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdivider/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.914ns (24.530%)  route 2.812ns (75.470%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  clkdivider/counter_reg[6]/Q
                         net (fo=2, routed)           0.805     6.560    clkdivider/counter_reg_n_0_[6]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.684 r  clkdivider/clkout_i_5/O
                         net (fo=1, routed)           1.021     7.705    clkdivider/clkout_i_5_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.829 r  clkdivider/clkout_i_2/O
                         net (fo=26, routed)          0.986     8.815    clkdivider/clkout_i_2_n_0
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.148     8.963 r  clkdivider/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.963    clkdivider/counter[17]
    SLICE_X46Y96         FDCE                                         r  clkdivider/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513    14.936    clkdivider/CLK100MHZ
    SLICE_X46Y96         FDCE                                         r  clkdivider/counter_reg[17]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X46Y96         FDCE (Setup_fdce_C_D)        0.118    15.294    clkdivider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 clkdivider/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdivider/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 2.195ns (59.456%)  route 1.497ns (40.544%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    clkdivider/CLK100MHZ
    SLICE_X46Y93         FDCE                                         r  clkdivider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.478     5.715 r  clkdivider/counter_reg[5]/Q
                         net (fo=2, routed)           0.503     6.218    clkdivider/counter_reg_n_0_[5]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.046 r  clkdivider/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.046    clkdivider/counter_reg[8]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  clkdivider/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.160    clkdivider/counter_reg[12]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  clkdivider/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.274    clkdivider/counter_reg[16]_i_2_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  clkdivider/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    clkdivider/counter_reg[20]_i_2_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.610 r  clkdivider/counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.994     8.603    clkdivider/counter_reg[24]_i_2_n_7
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.325     8.928 r  clkdivider/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.928    clkdivider/counter[21]
    SLICE_X46Y97         FDCE                                         r  clkdivider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.514    14.937    clkdivider/CLK100MHZ
    SLICE_X46Y97         FDCE                                         r  clkdivider/counter_reg[21]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y97         FDCE (Setup_fdce_C_D)        0.118    15.295    clkdivider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 clkdivider/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdivider/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 2.285ns (62.741%)  route 1.357ns (37.259%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    clkdivider/CLK100MHZ
    SLICE_X46Y93         FDCE                                         r  clkdivider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDCE (Prop_fdce_C_Q)         0.478     5.715 r  clkdivider/counter_reg[5]/Q
                         net (fo=2, routed)           0.503     6.218    clkdivider/counter_reg_n_0_[5]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.046 r  clkdivider/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.046    clkdivider/counter_reg[8]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  clkdivider/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.160    clkdivider/counter_reg[12]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  clkdivider/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.274    clkdivider/counter_reg[16]_i_2_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  clkdivider/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.388    clkdivider/counter_reg[20]_i_2_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.722 r  clkdivider/counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.854     8.576    clkdivider/counter_reg[24]_i_2_n_6
    SLICE_X46Y98         LUT2 (Prop_lut2_I1_O)        0.303     8.879 r  clkdivider/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.879    clkdivider/counter[22]
    SLICE_X46Y98         FDCE                                         r  clkdivider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.514    14.937    clkdivider/CLK100MHZ
    SLICE_X46Y98         FDCE                                         r  clkdivider/counter_reg[22]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y98         FDCE (Setup_fdce_C_D)        0.077    15.254    clkdivider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 clkdivider/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdivider/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.890ns (24.603%)  route 2.728ns (75.397%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  clkdivider/counter_reg[6]/Q
                         net (fo=2, routed)           0.805     6.560    clkdivider/counter_reg_n_0_[6]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.684 r  clkdivider/clkout_i_5/O
                         net (fo=1, routed)           1.021     7.705    clkdivider/clkout_i_5_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.829 r  clkdivider/clkout_i_2/O
                         net (fo=26, routed)          0.902     8.730    clkdivider/clkout_i_2_n_0
    SLICE_X46Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.854 r  clkdivider/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.854    clkdivider/counter[23]
    SLICE_X46Y98         FDCE                                         r  clkdivider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.514    14.937    clkdivider/CLK100MHZ
    SLICE_X46Y98         FDCE                                         r  clkdivider/counter_reg[23]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y98         FDCE (Setup_fdce_C_D)        0.081    15.258    clkdivider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 clkdivider/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdivider/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.890ns (24.564%)  route 2.733ns (75.436%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  clkdivider/counter_reg[6]/Q
                         net (fo=2, routed)           0.805     6.560    clkdivider/counter_reg_n_0_[6]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.684 r  clkdivider/clkout_i_5/O
                         net (fo=1, routed)           1.021     7.705    clkdivider/clkout_i_5_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.829 r  clkdivider/clkout_i_2/O
                         net (fo=26, routed)          0.907     8.736    clkdivider/clkout_i_2_n_0
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.860 r  clkdivider/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.860    clkdivider/counter[6]
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513    14.936    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[6]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X46Y94         FDCE (Setup_fdce_C_D)        0.077    15.278    clkdivider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 clkdivider/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdivider/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.890ns (24.585%)  route 2.730ns (75.415%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  clkdivider/counter_reg[6]/Q
                         net (fo=2, routed)           0.805     6.560    clkdivider/counter_reg_n_0_[6]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.684 r  clkdivider/clkout_i_5/O
                         net (fo=1, routed)           1.021     7.705    clkdivider/clkout_i_5_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.829 r  clkdivider/clkout_i_2/O
                         net (fo=26, routed)          0.904     8.733    clkdivider/clkout_i_2_n_0
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.124     8.857 r  clkdivider/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.857    clkdivider/counter[7]
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513    14.936    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[7]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X46Y94         FDCE (Setup_fdce_C_D)        0.081    15.282    clkdivider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 clkdivider/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdivider/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.916ns (25.102%)  route 2.733ns (74.898%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  clkdivider/counter_reg[6]/Q
                         net (fo=2, routed)           0.805     6.560    clkdivider/counter_reg_n_0_[6]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.684 r  clkdivider/clkout_i_5/O
                         net (fo=1, routed)           1.021     7.705    clkdivider/clkout_i_5_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.829 r  clkdivider/clkout_i_2/O
                         net (fo=26, routed)          0.907     8.736    clkdivider/clkout_i_2_n_0
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.150     8.886 r  clkdivider/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.886    clkdivider/counter[9]
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513    14.936    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[9]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X46Y94         FDCE (Setup_fdce_C_D)        0.118    15.319    clkdivider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 clkdivider/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdivider/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.916ns (25.122%)  route 2.730ns (74.878%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  clkdivider/counter_reg[6]/Q
                         net (fo=2, routed)           0.805     6.560    clkdivider/counter_reg_n_0_[6]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.684 r  clkdivider/clkout_i_5/O
                         net (fo=1, routed)           1.021     7.705    clkdivider/clkout_i_5_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.829 r  clkdivider/clkout_i_2/O
                         net (fo=26, routed)          0.904     8.733    clkdivider/clkout_i_2_n_0
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.150     8.883 r  clkdivider/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.883    clkdivider/counter[8]
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513    14.936    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[8]/C
                         clock pessimism              0.301    15.237    
                         clock uncertainty           -0.035    15.201    
    SLICE_X46Y94         FDCE (Setup_fdce_C_D)        0.118    15.319    clkdivider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 clkdivider/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdivider/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.883ns (24.456%)  route 2.728ns (75.544%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.634     5.237    clkdivider/CLK100MHZ
    SLICE_X46Y94         FDCE                                         r  clkdivider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDCE (Prop_fdce_C_Q)         0.518     5.755 f  clkdivider/counter_reg[6]/Q
                         net (fo=2, routed)           0.805     6.560    clkdivider/counter_reg_n_0_[6]
    SLICE_X46Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.684 r  clkdivider/clkout_i_5/O
                         net (fo=1, routed)           1.021     7.705    clkdivider/clkout_i_5_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.829 r  clkdivider/clkout_i_2/O
                         net (fo=26, routed)          0.902     8.730    clkdivider/clkout_i_2_n_0
    SLICE_X46Y98         LUT2 (Prop_lut2_I0_O)        0.117     8.847 r  clkdivider/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.847    clkdivider/counter[24]
    SLICE_X46Y98         FDCE                                         r  clkdivider/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.514    14.937    clkdivider/CLK100MHZ
    SLICE_X46Y98         FDCE                                         r  clkdivider/counter_reg[24]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y98         FDCE (Setup_fdce_C_D)        0.118    15.295    clkdivider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 clkdividerrapido/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdividerrapido/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.185%)  route 0.266ns (58.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.484    clkdividerrapido/CLK100MHZ
    SLICE_X55Y99         FDCE                                         r  clkdividerrapido/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdividerrapido/counter_reg[4]/Q
                         net (fo=14, routed)          0.266     1.891    clkdividerrapido/counter_reg_n_0_[4]
    SLICE_X57Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.936 r  clkdividerrapido/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.936    clkdividerrapido/counter[11]
    SLICE_X57Y100        FDCE                                         r  clkdividerrapido/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.830     1.995    clkdividerrapido/CLK100MHZ
    SLICE_X57Y100        FDCE                                         r  clkdividerrapido/counter_reg[11]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDCE (Hold_fdce_C_D)         0.092     1.841    clkdividerrapido/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Double_Dabble/shift_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble/shift_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.654%)  route 0.259ns (55.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Double_Dabble/clk
    SLICE_X46Y100        FDCE                                         r  Double_Dabble/shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDCE (Prop_fdce_C_Q)         0.164     1.644 r  Double_Dabble/shift_reg[7]/Q
                         net (fo=4, routed)           0.259     1.903    Double_Dabble/shift_reg_n_0_[7]
    SLICE_X48Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.948 r  Double_Dabble/shift[8]_i_1/O
                         net (fo=1, routed)           0.000     1.948    Double_Dabble/shift[8]_i_1_n_0
    SLICE_X48Y97         FDCE                                         r  Double_Dabble/shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.838     2.003    Double_Dabble/clk
    SLICE_X48Y97         FDCE                                         r  Double_Dabble/shift_reg[8]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X48Y97         FDCE (Hold_fdce_C_D)         0.092     1.849    Double_Dabble/shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Double_Dabble/shift_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble/bcd_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.486    Double_Dabble/clk
    SLICE_X48Y99         FDCE                                         r  Double_Dabble/shift_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  Double_Dabble/shift_reg[23]/Q
                         net (fo=4, routed)           0.273     1.900    Double_Dabble/shift_reg_n_0_[23]
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.047     1.798    Double_Dabble/bcd_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 clkdividerrapido/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdividerrapido/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.231ns (45.058%)  route 0.282ns (54.942%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.485    clkdividerrapido/CLK100MHZ
    SLICE_X57Y99         FDCE                                         r  clkdividerrapido/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  clkdividerrapido/counter_reg[1]/Q
                         net (fo=2, routed)           0.154     1.780    clkdividerrapido/counter_reg_n_0_[1]
    SLICE_X57Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.825 r  clkdividerrapido/clkout_i_3/O
                         net (fo=13, routed)          0.128     1.953    clkdividerrapido/clkout_i_3_n_0
    SLICE_X57Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.998 r  clkdividerrapido/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.998    clkdividerrapido/counter[6]
    SLICE_X57Y100        FDCE                                         r  clkdividerrapido/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.830     1.995    clkdividerrapido/CLK100MHZ
    SLICE_X57Y100        FDCE                                         r  clkdividerrapido/counter_reg[6]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X57Y100        FDCE (Hold_fdce_C_D)         0.092     1.841    clkdividerrapido/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Double_Dabble/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble/shift_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.525%)  route 0.320ns (58.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.485    Double_Dabble/clk
    SLICE_X49Y95         FDCE                                         r  Double_Dabble/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDCE (Prop_fdce_C_Q)         0.128     1.613 r  Double_Dabble/state_reg[1]/Q
                         net (fo=43, routed)          0.320     1.933    Double_Dabble/state[1]
    SLICE_X46Y100        LUT6 (Prop_lut6_I3_O)        0.099     2.032 r  Double_Dabble/shift[7]_i_2/O
                         net (fo=1, routed)           0.000     2.032    Double_Dabble/shift[7]_i_2_n_0
    SLICE_X46Y100        FDCE                                         r  Double_Dabble/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X46Y100        FDCE                                         r  Double_Dabble/shift_reg[7]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.121     1.872    Double_Dabble/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Double_Dabble/shift_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble/bcd_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.241%)  route 0.124ns (46.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Double_Dabble/clk
    SLICE_X48Y101        FDCE                                         r  Double_Dabble/shift_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  Double_Dabble/shift_reg[24]/Q
                         net (fo=6, routed)           0.124     1.745    Double_Dabble/shift_reg_n_0_[24]
    SLICE_X47Y101        FDCE                                         r  Double_Dabble/bcd_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X47Y101        FDCE                                         r  Double_Dabble/bcd_reg[25]/C
                         clock pessimism             -0.500     1.496    
    SLICE_X47Y101        FDCE (Hold_fdce_C_D)         0.075     1.571    Double_Dabble/bcd_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Double_Dabble/shift_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble/bcd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.110%)  route 0.379ns (72.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.486    Double_Dabble/clk
    SLICE_X49Y98         FDCE                                         r  Double_Dabble/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  Double_Dabble/shift_reg[3]/Q
                         net (fo=4, routed)           0.379     2.006    Double_Dabble/shift_reg_n_0_[3]
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[4]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.078     1.829    Double_Dabble/bcd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Double_Dabble/shift_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble/bcd_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.164ns (65.808%)  route 0.085ns (34.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Double_Dabble/clk
    SLICE_X46Y100        FDCE                                         r  Double_Dabble/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDCE (Prop_fdce_C_Q)         0.164     1.644 r  Double_Dabble/shift_reg[4]/Q
                         net (fo=6, routed)           0.085     1.730    Double_Dabble/shift_reg_n_0_[4]
    SLICE_X47Y100        FDCE                                         r  Double_Dabble/bcd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X47Y100        FDCE                                         r  Double_Dabble/bcd_reg[5]/C
                         clock pessimism             -0.503     1.493    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.047     1.540    Double_Dabble/bcd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Double_Dabble/shift_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble/bcd_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.668%)  route 0.132ns (48.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.482    Double_Dabble/clk
    SLICE_X45Y100        FDCE                                         r  Double_Dabble/shift_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  Double_Dabble/shift_reg[29]/Q
                         net (fo=5, routed)           0.132     1.755    Double_Dabble/p_0_in[1]
    SLICE_X47Y100        FDCE                                         r  Double_Dabble/bcd_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X47Y100        FDCE                                         r  Double_Dabble/bcd_reg[30]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.047     1.564    Double_Dabble/bcd_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Double_Dabble/shift_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble/bcd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.443%)  route 0.122ns (42.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Double_Dabble/clk
    SLICE_X46Y100        FDCE                                         r  Double_Dabble/shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDCE (Prop_fdce_C_Q)         0.164     1.644 r  Double_Dabble/shift_reg[5]/Q
                         net (fo=5, routed)           0.122     1.766    Double_Dabble/shift_reg_n_0_[5]
    SLICE_X49Y100        FDCE                                         r  Double_Dabble/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X49Y100        FDCE                                         r  Double_Dabble/bcd_reg[6]/C
                         clock pessimism             -0.500     1.496    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.078     1.574    Double_Dabble/bcd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    Double_Dabble/bcd_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    Double_Dabble/bcd_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    Double_Dabble/bcd_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y100   Double_Dabble/bcd_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y99    Double_Dabble/bcd_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y100   Double_Dabble/bcd_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y99    Double_Dabble/bcd_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y101   Double_Dabble/bcd_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y101   Double_Dabble/bcd_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    Double_Dabble/bcd_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    Double_Dabble/bcd_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Double_Dabble/bcd_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Double_Dabble/bcd_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    Double_Dabble/bcd_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    Double_Dabble/bcd_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y100   Double_Dabble/bcd_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y100   Double_Dabble/bcd_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y99    Double_Dabble/bcd_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y99    Double_Dabble/bcd_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    Double_Dabble/bcd_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y97    Double_Dabble/bcd_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Double_Dabble/bcd_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y98    Double_Dabble/bcd_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    Double_Dabble/bcd_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    Double_Dabble/bcd_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y100   Double_Dabble/bcd_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y100   Double_Dabble/bcd_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y99    Double_Dabble/bcd_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y99    Double_Dabble/bcd_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cuentacorta/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.557ns  (logic 4.941ns (42.757%)  route 6.616ns (57.243%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE                         0.000     0.000 r  cuentacorta/count_reg[0]/C
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cuentacorta/count_reg[0]/Q
                         net (fo=19, routed)          1.243     1.761    contador8[0]
    SLICE_X49Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.885 r  conversor_i_7/O
                         net (fo=1, routed)           0.000     1.885    conversor_i_7_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     2.097 r  conversor_i_2/O
                         net (fo=7, routed)           1.211     3.308    conversor/BCD_in[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I3_O)        0.324     3.632 r  conversor/segmentos[5]_INST_0/O
                         net (fo=1, routed)           4.161     7.794    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.763    11.557 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    11.557    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuentacorta/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.793ns  (logic 4.730ns (43.824%)  route 6.063ns (56.176%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE                         0.000     0.000 r  cuentacorta/count_reg[0]/C
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cuentacorta/count_reg[0]/Q
                         net (fo=19, routed)          1.243     1.761    contador8[0]
    SLICE_X49Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.885 r  conversor_i_7/O
                         net (fo=1, routed)           0.000     1.885    conversor_i_7_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     2.097 r  conversor_i_2/O
                         net (fo=7, routed)           0.972     3.070    conversor/BCD_in[2]
    SLICE_X45Y99         LUT4 (Prop_lut4_I1_O)        0.299     3.369 r  conversor/segmentos[6]_INST_0/O
                         net (fo=1, routed)           3.848     7.216    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.793 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    10.793    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuentacorta/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.611ns  (logic 4.687ns (44.168%)  route 5.924ns (55.832%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE                         0.000     0.000 r  cuentacorta/count_reg[0]/C
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cuentacorta/count_reg[0]/Q
                         net (fo=19, routed)          1.243     1.761    contador8[0]
    SLICE_X49Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.885 r  conversor_i_7/O
                         net (fo=1, routed)           0.000     1.885    conversor_i_7_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     2.097 r  conversor_i_2/O
                         net (fo=7, routed)           1.210     3.307    conversor/BCD_in[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I2_O)        0.299     3.606 r  conversor/segmentos[2]_INST_0/O
                         net (fo=1, routed)           3.471     7.077    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.611 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    10.611    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuentacorta/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 4.714ns (44.524%)  route 5.873ns (55.476%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE                         0.000     0.000 r  cuentacorta/count_reg[0]/C
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cuentacorta/count_reg[0]/Q
                         net (fo=19, routed)          1.054     1.572    contador8[0]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  conversor_i_11/O
                         net (fo=1, routed)           0.000     1.696    conversor_i_11_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     1.908 r  conversor_i_4/O
                         net (fo=7, routed)           1.033     2.940    conversor/BCD_in[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.299     3.239 r  conversor/segmentos[1]_INST_0/O
                         net (fo=1, routed)           3.787     7.026    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.587 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    10.587    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuentacorta/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.312ns  (logic 4.936ns (47.868%)  route 5.376ns (52.132%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE                         0.000     0.000 r  cuentacorta/count_reg[0]/C
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cuentacorta/count_reg[0]/Q
                         net (fo=19, routed)          1.243     1.761    contador8[0]
    SLICE_X49Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.885 r  conversor_i_7/O
                         net (fo=1, routed)           0.000     1.885    conversor_i_7_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     2.097 r  conversor_i_2/O
                         net (fo=7, routed)           1.210     3.307    conversor/BCD_in[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I2_O)        0.329     3.636 r  conversor/segmentos[3]_INST_0/O
                         net (fo=1, routed)           2.923     6.559    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.753    10.312 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    10.312    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuentacorta/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.870ns  (logic 4.646ns (47.072%)  route 5.224ns (52.928%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE                         0.000     0.000 r  cuentacorta/count_reg[0]/C
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cuentacorta/count_reg[0]/Q
                         net (fo=19, routed)          1.243     1.761    contador8[0]
    SLICE_X49Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.885 r  conversor_i_7/O
                         net (fo=1, routed)           0.000     1.885    conversor_i_7_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     2.097 r  conversor_i_2/O
                         net (fo=7, routed)           1.211     3.308    conversor/BCD_in[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I3_O)        0.299     3.607 r  conversor/segmentos[4]_INST_0/O
                         net (fo=1, routed)           2.770     6.377    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.870 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     9.870    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuentacorta/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 4.347ns (44.484%)  route 5.425ns (55.516%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE                         0.000     0.000 r  cuentacorta/count_reg[2]/C
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cuentacorta/count_reg[2]/Q
                         net (fo=13, routed)          1.329     1.807    contador8[2]
    SLICE_X44Y99         LUT3 (Prop_lut3_I0_O)        0.295     2.102 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.097     6.198    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.773 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.773    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuentacorta/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.736ns  (logic 4.926ns (50.599%)  route 4.810ns (49.401%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE                         0.000     0.000 r  cuentacorta/count_reg[0]/C
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  cuentacorta/count_reg[0]/Q
                         net (fo=19, routed)          1.054     1.572    contador8[0]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     1.696 r  conversor_i_11/O
                         net (fo=1, routed)           0.000     1.696    conversor_i_11_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     1.908 r  conversor_i_4/O
                         net (fo=7, routed)           1.033     2.940    conversor/BCD_in[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.327     3.267 r  conversor/segmentos[0]_INST_0/O
                         net (fo=1, routed)           2.723     5.991    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745     9.736 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     9.736    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuentacorta/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.188ns  (logic 4.326ns (47.087%)  route 4.862ns (52.913%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE                         0.000     0.000 r  cuentacorta/count_reg[2]/C
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cuentacorta/count_reg[2]/Q
                         net (fo=13, routed)          1.149     1.627    contador8[2]
    SLICE_X44Y99         LUT3 (Prop_lut3_I2_O)        0.295     1.922 r  AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.712     5.635    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     9.188 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.188    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuentacorta/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.022ns  (logic 4.194ns (46.485%)  route 4.828ns (53.515%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDCE                         0.000     0.000 r  cuentacorta/count_reg[0]/C
    SLICE_X46Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  cuentacorta/count_reg[0]/Q
                         net (fo=19, routed)          1.236     1.754    contador8[0]
    SLICE_X44Y99         LUT3 (Prop_lut3_I0_O)        0.124     1.878 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.592     5.470    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     9.022 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.022    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cuenta/count_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta/count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE                         0.000     0.000 r  cuenta/count_reg[31]/C
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[31]/Q
                         net (fo=2, routed)           0.118     0.259    cuenta/count[31]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  cuenta/count_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    cuenta/count_reg[31]_i_1_n_4
    SLICE_X51Y98         FDCE                                         r  cuenta/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta/count_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta/count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE                         0.000     0.000 r  cuenta/count_reg[27]/C
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    cuenta/count[27]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cuenta/count_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cuenta/count_reg[27]_i_1_n_4
    SLICE_X51Y97         FDCE                                         r  cuenta/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta/count_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE                         0.000     0.000 r  cuenta/count_reg[23]/C
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[23]/Q
                         net (fo=2, routed)           0.120     0.261    cuenta/count[23]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  cuenta/count_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    cuenta/count_reg[23]_i_1_n_4
    SLICE_X51Y96         FDCE                                         r  cuenta/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta/count_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE                         0.000     0.000 r  cuenta/count_reg[19]/C
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    cuenta/count[19]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  cuenta/count_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    cuenta/count_reg[19]_i_1_n_4
    SLICE_X51Y95         FDCE                                         r  cuenta/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta/count_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta/count_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE                         0.000     0.000 r  cuenta/count_reg[26]/C
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[26]/Q
                         net (fo=2, routed)           0.120     0.261    cuenta/count[26]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  cuenta/count_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    cuenta/count_reg[27]_i_1_n_5
    SLICE_X51Y97         FDCE                                         r  cuenta/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta/count_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta/count_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE                         0.000     0.000 r  cuenta/count_reg[28]/C
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    cuenta/count[28]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  cuenta/count_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    cuenta/count_reg[31]_i_1_n_7
    SLICE_X51Y98         FDCE                                         r  cuenta/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta/count_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE                         0.000     0.000 r  cuenta/count_reg[16]/C
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[16]/Q
                         net (fo=2, routed)           0.117     0.258    cuenta/count[16]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  cuenta/count_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    cuenta/count_reg[19]_i_1_n_7
    SLICE_X51Y95         FDCE                                         r  cuenta/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta/count_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta/count_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE                         0.000     0.000 r  cuenta/count_reg[30]/C
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[30]/Q
                         net (fo=2, routed)           0.122     0.263    cuenta/count[30]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  cuenta/count_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    cuenta/count_reg[31]_i_1_n_5
    SLICE_X51Y98         FDCE                                         r  cuenta/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.599%)  route 0.131ns (34.401%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE                         0.000     0.000 r  cuenta/count_reg[11]/C
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[11]/Q
                         net (fo=3, routed)           0.131     0.272    cuenta/count[11]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  cuenta/count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    cuenta/count_reg[11]_i_1_n_4
    SLICE_X51Y93         FDCE                                         r  cuenta/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.249ns (65.283%)  route 0.132ns (34.717%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE                         0.000     0.000 r  cuenta/count_reg[15]/C
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[15]/Q
                         net (fo=3, routed)           0.132     0.273    cuenta/count[15]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.381 r  cuenta/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.381    cuenta/count_reg[15]_i_1_n_4
    SLICE_X51Y94         FDCE                                         r  cuenta/count_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.371ns  (logic 4.884ns (42.957%)  route 6.486ns (57.043%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.635     5.238    Double_Dabble/clk
    SLICE_X49Y99         FDCE                                         r  Double_Dabble/bcd_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  Double_Dabble/bcd_reg[22]/Q
                         net (fo=1, routed)           1.114     6.807    salidadd[22]
    SLICE_X49Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.931 r  conversor_i_8/O
                         net (fo=1, routed)           0.000     6.931    conversor_i_8_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  conversor_i_2/O
                         net (fo=7, routed)           1.211     8.360    conversor/BCD_in[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I3_O)        0.324     8.684 r  conversor/segmentos[5]_INST_0/O
                         net (fo=1, routed)           4.161    12.845    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.763    16.608 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    16.608    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.809ns  (logic 4.673ns (43.234%)  route 6.136ns (56.766%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.221    Double_Dabble/clk
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  Double_Dabble/bcd_reg[20]/Q
                         net (fo=1, routed)           1.239     6.917    salidadd[20]
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  conversor_i_12/O
                         net (fo=1, routed)           0.000     7.041    conversor_i_12_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     7.258 r  conversor_i_4/O
                         net (fo=7, routed)           1.049     8.306    conversor/BCD_in[0]
    SLICE_X45Y99         LUT4 (Prop_lut4_I2_O)        0.299     8.605 r  conversor/segmentos[6]_INST_0/O
                         net (fo=1, routed)           3.848    12.453    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.030 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    16.030    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.716ns  (logic 4.657ns (43.457%)  route 6.059ns (56.543%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.221    Double_Dabble/clk
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  Double_Dabble/bcd_reg[20]/Q
                         net (fo=1, routed)           1.239     6.917    salidadd[20]
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  conversor_i_12/O
                         net (fo=1, routed)           0.000     7.041    conversor_i_12_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     7.258 r  conversor_i_4/O
                         net (fo=7, routed)           1.033     8.290    conversor/BCD_in[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.299     8.589 r  conversor/segmentos[1]_INST_0/O
                         net (fo=1, routed)           3.787    12.376    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.937 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    15.937    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.424ns  (logic 4.630ns (44.411%)  route 5.795ns (55.589%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.635     5.238    Double_Dabble/clk
    SLICE_X49Y99         FDCE                                         r  Double_Dabble/bcd_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  Double_Dabble/bcd_reg[22]/Q
                         net (fo=1, routed)           1.114     6.807    salidadd[22]
    SLICE_X49Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.931 r  conversor_i_8/O
                         net (fo=1, routed)           0.000     6.931    conversor_i_8_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  conversor_i_2/O
                         net (fo=7, routed)           1.210     8.358    conversor/BCD_in[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I2_O)        0.299     8.657 r  conversor/segmentos[2]_INST_0/O
                         net (fo=1, routed)           3.471    12.128    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.662 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.662    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.126ns  (logic 4.879ns (48.186%)  route 5.247ns (51.814%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.635     5.238    Double_Dabble/clk
    SLICE_X49Y99         FDCE                                         r  Double_Dabble/bcd_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  Double_Dabble/bcd_reg[22]/Q
                         net (fo=1, routed)           1.114     6.807    salidadd[22]
    SLICE_X49Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.931 r  conversor_i_8/O
                         net (fo=1, routed)           0.000     6.931    conversor_i_8_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  conversor_i_2/O
                         net (fo=7, routed)           1.210     8.358    conversor/BCD_in[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I2_O)        0.329     8.687 r  conversor/segmentos[3]_INST_0/O
                         net (fo=1, routed)           2.923    11.610    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.753    15.364 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    15.364    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 4.869ns (49.362%)  route 4.995ns (50.638%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.619     5.221    Double_Dabble/clk
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  Double_Dabble/bcd_reg[20]/Q
                         net (fo=1, routed)           1.239     6.917    salidadd[20]
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.124     7.041 r  conversor_i_12/O
                         net (fo=1, routed)           0.000     7.041    conversor_i_12_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     7.258 r  conversor_i_4/O
                         net (fo=7, routed)           1.033     8.290    conversor/BCD_in[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.327     8.617 r  conversor/segmentos[0]_INST_0/O
                         net (fo=1, routed)           2.723    11.341    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    15.086 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    15.086    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.684ns  (logic 4.589ns (47.390%)  route 5.095ns (52.610%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.635     5.238    Double_Dabble/clk
    SLICE_X49Y99         FDCE                                         r  Double_Dabble/bcd_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  Double_Dabble/bcd_reg[22]/Q
                         net (fo=1, routed)           1.114     6.807    salidadd[22]
    SLICE_X49Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.931 r  conversor_i_8/O
                         net (fo=1, routed)           0.000     6.931    conversor_i_8_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  conversor_i_2/O
                         net (fo=7, routed)           1.211     8.360    conversor/BCD_in[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I3_O)        0.299     8.659 r  conversor/segmentos[4]_INST_0/O
                         net (fo=1, routed)           2.770    11.428    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.921 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    14.921    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.553ns (56.565%)  route 1.193ns (43.435%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Double_Dabble/clk
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141     1.621 f  Double_Dabble/bcd_reg[24]/Q
                         net (fo=1, routed)           0.122     1.743    salidadd[24]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.788 f  conversor_i_12/O
                         net (fo=1, routed)           0.000     1.788    conversor_i_12_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.853 f  conversor_i_4/O
                         net (fo=7, routed)           0.252     2.105    conversor/BCD_in[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.108     2.213 r  conversor/segmentos[4]_INST_0/O
                         net (fo=1, routed)           0.819     3.032    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.226 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     4.226    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 1.668ns (57.015%)  route 1.258ns (42.985%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Double_Dabble/clk
    SLICE_X47Y101        FDCE                                         r  Double_Dabble/bcd_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  Double_Dabble/bcd_reg[18]/Q
                         net (fo=1, routed)           0.095     1.717    salidadd[18]
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  conversor_i_8/O
                         net (fo=1, routed)           0.000     1.762    conversor_i_8_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.827 r  conversor_i_2/O
                         net (fo=7, routed)           0.305     2.132    conversor/BCD_in[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I2_O)        0.112     2.244 r  conversor/segmentos[0]_INST_0/O
                         net (fo=1, routed)           0.857     3.101    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.305     4.406 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     4.406    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.948ns  (logic 1.672ns (56.718%)  route 1.276ns (43.282%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Double_Dabble/clk
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  Double_Dabble/bcd_reg[24]/Q
                         net (fo=1, routed)           0.122     1.743    salidadd[24]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  conversor_i_12/O
                         net (fo=1, routed)           0.000     1.788    conversor_i_12_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.853 r  conversor_i_4/O
                         net (fo=7, routed)           0.255     2.108    conversor/BCD_in[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I3_O)        0.105     2.213 r  conversor/segmentos[3]_INST_0/O
                         net (fo=1, routed)           0.899     3.112    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.316     4.428 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     4.428    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.197ns  (logic 1.593ns (49.833%)  route 1.604ns (50.167%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Double_Dabble/clk
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  Double_Dabble/bcd_reg[24]/Q
                         net (fo=1, routed)           0.122     1.743    salidadd[24]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  conversor_i_12/O
                         net (fo=1, routed)           0.000     1.788    conversor_i_12_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.853 r  conversor_i_4/O
                         net (fo=7, routed)           0.255     2.108    conversor/BCD_in[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I3_O)        0.108     2.216 r  conversor/segmentos[2]_INST_0/O
                         net (fo=1, routed)           1.227     3.443    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.678 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.678    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.290ns  (logic 1.636ns (49.733%)  route 1.654ns (50.267%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.486    Double_Dabble/clk
    SLICE_X47Y99         FDCE                                         r  Double_Dabble/bcd_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  Double_Dabble/bcd_reg[21]/Q
                         net (fo=1, routed)           0.170     1.798    salidadd[21]
    SLICE_X47Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  conversor_i_10/O
                         net (fo=1, routed)           0.000     1.843    conversor_i_10_n_0
    SLICE_X47Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.908 r  conversor_i_3/O
                         net (fo=7, routed)           0.131     2.039    conversor/BCD_in[1]
    SLICE_X45Y99         LUT4 (Prop_lut4_I3_O)        0.108     2.147 r  conversor/segmentos[6]_INST_0/O
                         net (fo=1, routed)           1.353     3.499    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.777 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     4.777    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.338ns  (logic 1.620ns (48.547%)  route 1.717ns (51.453%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Double_Dabble/clk
    SLICE_X47Y101        FDCE                                         r  Double_Dabble/bcd_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  Double_Dabble/bcd_reg[18]/Q
                         net (fo=1, routed)           0.095     1.717    salidadd[18]
    SLICE_X49Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  conversor_i_8/O
                         net (fo=1, routed)           0.000     1.762    conversor_i_8_n_0
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.827 r  conversor_i_2/O
                         net (fo=7, routed)           0.305     2.132    conversor/BCD_in[2]
    SLICE_X44Y100        LUT4 (Prop_lut4_I2_O)        0.108     2.240 r  conversor/segmentos[1]_INST_0/O
                         net (fo=1, routed)           1.317     3.557    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.818 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     4.818    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble/bcd_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.598ns  (logic 1.679ns (46.663%)  route 1.919ns (53.337%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.561     1.480    Double_Dabble/clk
    SLICE_X48Y100        FDCE                                         r  Double_Dabble/bcd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  Double_Dabble/bcd_reg[24]/Q
                         net (fo=1, routed)           0.122     1.743    salidadd[24]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  conversor_i_12/O
                         net (fo=1, routed)           0.000     1.788    conversor_i_12_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.853 r  conversor_i_4/O
                         net (fo=7, routed)           0.252     2.105    conversor/BCD_in[0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.105     2.210 r  conversor/segmentos[5]_INST_0/O
                         net (fo=1, routed)           1.545     3.756    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.323     5.079 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     5.079    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clkdivider/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.862ns  (logic 1.631ns (23.767%)  route 5.231ns (76.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.825    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  clkdivider_i_1/O
                         net (fo=148, routed)         1.913     6.862    clkdivider/reset
    SLICE_X48Y93         FDCE                                         f  clkdivider/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513     4.936    clkdivider/CLK100MHZ
    SLICE_X48Y93         FDCE                                         r  clkdivider/counter_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 1.631ns (24.328%)  route 5.073ns (75.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.825    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  clkdivider_i_1/O
                         net (fo=148, routed)         1.755     6.704    Double_Dabble/reset
    SLICE_X50Y95         FDCE                                         f  Double_Dabble/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511     4.934    Double_Dabble/clk
    SLICE_X50Y95         FDCE                                         r  Double_Dabble/counter_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 1.631ns (24.328%)  route 5.073ns (75.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.825    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  clkdivider_i_1/O
                         net (fo=148, routed)         1.755     6.704    Double_Dabble/reset
    SLICE_X50Y95         FDCE                                         f  Double_Dabble/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511     4.934    Double_Dabble/clk
    SLICE_X50Y95         FDCE                                         r  Double_Dabble/counter_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 1.631ns (24.328%)  route 5.073ns (75.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.825    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  clkdivider_i_1/O
                         net (fo=148, routed)         1.755     6.704    Double_Dabble/reset
    SLICE_X50Y95         FDCE                                         f  Double_Dabble/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511     4.934    Double_Dabble/clk
    SLICE_X50Y95         FDCE                                         r  Double_Dabble/counter_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clkdivider/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.575ns  (logic 1.631ns (24.807%)  route 4.944ns (75.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.825    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  clkdivider_i_1/O
                         net (fo=148, routed)         1.625     6.575    clkdivider/reset
    SLICE_X46Y93         FDCE                                         f  clkdivider/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513     4.936    clkdivider/CLK100MHZ
    SLICE_X46Y93         FDCE                                         r  clkdivider/counter_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clkdivider/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.575ns  (logic 1.631ns (24.807%)  route 4.944ns (75.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.825    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  clkdivider_i_1/O
                         net (fo=148, routed)         1.625     6.575    clkdivider/reset
    SLICE_X46Y93         FDCE                                         f  clkdivider/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513     4.936    clkdivider/CLK100MHZ
    SLICE_X46Y93         FDCE                                         r  clkdivider/counter_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clkdivider/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.575ns  (logic 1.631ns (24.807%)  route 4.944ns (75.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.825    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  clkdivider_i_1/O
                         net (fo=148, routed)         1.625     6.575    clkdivider/reset
    SLICE_X46Y93         FDCE                                         f  clkdivider/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513     4.936    clkdivider/CLK100MHZ
    SLICE_X46Y93         FDCE                                         r  clkdivider/counter_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clkdivider/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.575ns  (logic 1.631ns (24.807%)  route 4.944ns (75.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.825    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  clkdivider_i_1/O
                         net (fo=148, routed)         1.625     6.575    clkdivider/reset
    SLICE_X46Y93         FDCE                                         f  clkdivider/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513     4.936    clkdivider/CLK100MHZ
    SLICE_X46Y93         FDCE                                         r  clkdivider/counter_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            clkdivider/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.575ns  (logic 1.631ns (24.807%)  route 4.944ns (75.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.825    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  clkdivider_i_1/O
                         net (fo=148, routed)         1.625     6.575    clkdivider/reset
    SLICE_X46Y93         FDCE                                         f  clkdivider/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.513     4.936    clkdivider/CLK100MHZ
    SLICE_X46Y93         FDCE                                         r  clkdivider/counter_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.554ns  (logic 1.631ns (24.887%)  route 4.923ns (75.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.318     4.825    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.949 f  clkdivider_i_1/O
                         net (fo=148, routed)         1.604     6.554    Double_Dabble/reset
    SLICE_X50Y96         FDCE                                         f  Double_Dabble/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.511     4.934    Double_Dabble/clk
    SLICE_X50Y96         FDCE                                         r  Double_Dabble/counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cuenta/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Double_Dabble/bcd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.369ns (57.979%)  route 0.267ns (42.021%))
  Logic Levels:           4  (FDCE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE                         0.000     0.000 r  cuenta/count_reg[25]/C
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[25]/Q
                         net (fo=2, routed)           0.066     0.207    Double_Dabble/in[25]
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.252 r  Double_Dabble/bcd[0]_i_13/O
                         net (fo=1, routed)           0.000     0.252    Double_Dabble/bcd[0]_i_13_n_0
    SLICE_X50Y97         MUXF7 (Prop_muxf7_I1_O)      0.075     0.327 r  Double_Dabble/bcd_reg[0]_i_5/O
                         net (fo=2, routed)           0.201     0.528    Double_Dabble/bcd_reg[0]_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.108     0.636 r  Double_Dabble/bcd[0]_i_1/O
                         net (fo=1, routed)           0.000     0.636    Double_Dabble/bcd[0]_i_1_n_0
    SLICE_X49Y97         FDCE                                         r  Double_Dabble/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.838     2.003    Double_Dabble/clk
    SLICE_X49Y97         FDCE                                         r  Double_Dabble/bcd_reg[0]/C

Slack:                    inf
  Source:                 cuenta/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Double_Dabble/shift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.396ns (59.486%)  route 0.270ns (40.514%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE                         0.000     0.000 r  cuenta/count_reg[25]/C
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cuenta/count_reg[25]/Q
                         net (fo=2, routed)           0.066     0.207    Double_Dabble/in[25]
    SLICE_X50Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.252 r  Double_Dabble/bcd[0]_i_13/O
                         net (fo=1, routed)           0.000     0.252    Double_Dabble/bcd[0]_i_13_n_0
    SLICE_X50Y97         MUXF7 (Prop_muxf7_I1_O)      0.075     0.327 r  Double_Dabble/bcd_reg[0]_i_5/O
                         net (fo=2, routed)           0.000     0.327    Double_Dabble/bcd_reg[0]_i_5_n_0
    SLICE_X50Y97         MUXF8 (Prop_muxf8_I0_O)      0.022     0.349 r  Double_Dabble/shift_reg[0]_i_2/O
                         net (fo=1, routed)           0.203     0.553    Double_Dabble/shift_reg[0]_i_2_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.113     0.666 r  Double_Dabble/shift[0]_i_1/O
                         net (fo=1, routed)           0.000     0.666    Double_Dabble/shift[0]_i_1_n_0
    SLICE_X49Y98         FDCE                                         r  Double_Dabble/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.838     2.003    Double_Dabble/clk
    SLICE_X49Y98         FDCE                                         r  Double_Dabble/shift_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/shift_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.905ns  (logic 0.320ns (16.776%)  route 1.585ns (83.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.653    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.698 f  clkdivider_i_1/O
                         net (fo=148, routed)         0.207     1.905    Double_Dabble/reset
    SLICE_X45Y101        FDCE                                         f  Double_Dabble/shift_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.998    Double_Dabble/clk
    SLICE_X45Y101        FDCE                                         r  Double_Dabble/shift_reg[16]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/shift_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.905ns  (logic 0.320ns (16.776%)  route 1.585ns (83.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.653    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.698 f  clkdivider_i_1/O
                         net (fo=148, routed)         0.207     1.905    Double_Dabble/reset
    SLICE_X45Y101        FDCE                                         f  Double_Dabble/shift_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.998    Double_Dabble/clk
    SLICE_X45Y101        FDCE                                         r  Double_Dabble/shift_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/shift_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.905ns  (logic 0.320ns (16.776%)  route 1.585ns (83.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.653    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.698 f  clkdivider_i_1/O
                         net (fo=148, routed)         0.207     1.905    Double_Dabble/reset
    SLICE_X45Y101        FDCE                                         f  Double_Dabble/shift_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.998    Double_Dabble/clk
    SLICE_X45Y101        FDCE                                         r  Double_Dabble/shift_reg[18]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/shift_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.905ns  (logic 0.320ns (16.776%)  route 1.585ns (83.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.653    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.698 f  clkdivider_i_1/O
                         net (fo=148, routed)         0.207     1.905    Double_Dabble/reset
    SLICE_X45Y101        FDCE                                         f  Double_Dabble/shift_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.833     1.998    Double_Dabble/clk
    SLICE_X45Y101        FDCE                                         r  Double_Dabble/shift_reg[19]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/bcd_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.320ns (16.296%)  route 1.641ns (83.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.653    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.698 f  clkdivider_i_1/O
                         net (fo=148, routed)         0.263     1.961    Double_Dabble/reset
    SLICE_X47Y100        FDCE                                         f  Double_Dabble/bcd_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X47Y100        FDCE                                         r  Double_Dabble/bcd_reg[29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/bcd_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.320ns (16.296%)  route 1.641ns (83.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.653    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.698 f  clkdivider_i_1/O
                         net (fo=148, routed)         0.263     1.961    Double_Dabble/reset
    SLICE_X47Y100        FDCE                                         f  Double_Dabble/bcd_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X47Y100        FDCE                                         r  Double_Dabble/bcd_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/bcd_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.320ns (16.296%)  route 1.641ns (83.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.653    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.698 f  clkdivider_i_1/O
                         net (fo=148, routed)         0.263     1.961    Double_Dabble/reset
    SLICE_X47Y100        FDCE                                         f  Double_Dabble/bcd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X47Y100        FDCE                                         r  Double_Dabble/bcd_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble/bcd_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.320ns (16.296%)  route 1.641ns (83.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.378     1.653    CPU_RESETN_IBUF
    SLICE_X41Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.698 f  clkdivider_i_1/O
                         net (fo=148, routed)         0.263     1.961    Double_Dabble/reset
    SLICE_X47Y100        FDCE                                         f  Double_Dabble/bcd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.832     1.997    Double_Dabble/clk
    SLICE_X47Y100        FDCE                                         r  Double_Dabble/bcd_reg[7]/C





