<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <meta name="author" content="" />
  <title>RISC-V Vector Quick Intro</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    div.columns{display: flex; gap: min(4vw, 1.5em);}
    div.column{flex: auto; overflow-x: auto;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    /* The extra [class] is a hack that increases specificity enough to
       override a similar rule in reveal.js */
    ul.task-list[class]{list-style: none;}
    ul.task-list li input[type="checkbox"] {
      font-size: inherit;
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="../style.css" />
</head>
<body>
<header id="title-block-header">
<h1 class="title">RISC-V Vector Quick Intro</h1>
<p class="author"></p>
<p class="date">11th May 2025</p>
</header>
<p>This is a simple and quick intro to the RISC-V vector extension. Read
to <a href="#the-end">The End</a> for a fun visualisation.</p>
<h2 id="registers">Registers</h2>
<p>There are 32 vector registers. <code>v0</code> is special in that it
can optionally be used as a mask register. Each register is
<code>VLEN</code> bits wide.</p>
<p><img src="registers.drawio.svg" /></p>
<p><code>VLEN</code> is an implementation-defined constant value that
can’t be changed at runtime. It must be a power of 2, and must be no
greater than 65536. A typical value might be 128 or 512 bits.</p>
<p>There is a read-only constant CSR <code>vlenb</code> that contains
<code>VLEN</code> in bytes (i.e. <code>VLEN/8</code>).</p>
<h2 id="elements">Elements</h2>
<p>Vector operations operate on <em>elements</em>, i.e. single numbers.
The way vector registers can be grouped and divided into elements is
really flexible.</p>
<p>The <em>maximum</em> element width in bits is <code>ELEN</code>. Like
<code>VLEN</code>, <code>ELEN</code> is implementation-defined and
constant. It must be a power of 2, and <code>VLEN ≥ ELEN ≥ 8</code>. So
you are guaranteed to be able to operate on bytes, and you can’t have an
element that is bigger than a register. The maximum <code>ELEN</code> is
64, and in practice <code>ELEN</code> is probably 64.</p>
<p>The <em>Selected</em> Element Width is <code>SEW</code> (with
<code>SEW ≤ ELEN</code>). This <em>can</em> be varied at runtime. There
is a CSR called <code>vtype</code> that has a 3-bit field
<code>vsew</code> to change <code>SEW</code>. This CSR is read-only, if
accessed via the normal CSR functions. There are special
<code>vset{i}vl{i}</code> instructions that are used to modify it.</p>
<p><img src="vtype_fields.svg" /></p>
<p>For example if <code>VLEN=128</code>:</p>
<p><img src="sew.drawio.svg" /></p>
<p>Widths higher than 64 are currently reserved, so you can’t do
calculations on 128-bit values.</p>
<h2 id="masking-and-vector-length">Masking and Vector Length</h2>
<p>Sometimes you don’t want to process all of the elements in a register
group. There are two ways to select a subset: masking and vector
length.</p>
<h3 id="masking">Masking</h3>
<p>Masking is activated using the mask version of an instruction. For
example instead of</p>
<pre><code>vor.vv v1, v2, v3</code></pre>
<p>we use</p>
<pre><code>vor.vv v1, v2, v3, v0.t</code></pre>
<p>This sets the <code>vm</code> bit (bit 25) of the instruction opcode
to <code>0</code> (masked) rather than <code>1</code> (unmasked).</p>
<blockquote>
<p><code>v0.t</code> is the only option here. Only <code>v0</code> can
be used for masking and the <code>.t</code> is supposed to be a mnemonic
for <code>true</code> (i.e. it only calculates elements where
<code>v0[i]=1</code>). You can’t use <code>v0.f</code>.</p>
</blockquote>
<p>For each element, a single bit from <code>v0</code> is used to decide
whether to write that element to the destination element (1=yes).</p>
<p><img src="masking.drawio.svg" /></p>
<p>For elements that have a mask bit of 0, there are two
possibilities:</p>
<ol type="1">
<li>The original value is left undisturbed.</li>
<li>The destination element is written with all 1s.</li>
</ol>
<p>If <code>vtype.vma</code> (Vector Mask Agnostic) is set to 1, then
either option is allowed. If it is 0 then the first option (undisturbed)
must be used.</p>
<h3 id="vector-length">Vector Length</h3>
<p>The second option to avoid writing all destination elements is
<code>vl</code>, the Vector Length. Like <code>vtype</code> this is a
read-only CSR that can only be updated via <code>vset{i}vl{i}</code>
instructions (and First-Only-Fault instructions; see <a
href="#strcmp-example">the <code>strcmp</code> example below</a>).</p>
<p>It is similar to masking except instead of a bit per element, there
is a single integer specifying the number of elements to calculate.</p>
<p>Elements beyond <code>vl</code> are in the “tail” and
<code>vtype.vta</code> controls whether they are written with 1s or not.
The mask has no effect on elements in the tail.</p>
<p><img src="vector_length.drawio.svg" /></p>
<p>VLMAX is the maximum number of elements that can be processed with
the current settings. This is dynamic and changes based on LMUL
(described below) and SEW, with VLMAX = LMUL*VLEN/SEW.</p>
<h2 id="register-grouping">Register Grouping</h2>
<p>As well as operating on single vector registers you can group
multiple registers together and operate on whole groups. For example
suppose you want to calculate</p>
<pre><code>v8  = v0 + v4
v9  = v1 + v5
v10 = v2 + v6
v11 = v3 + v7</code></pre>
<p>Instead of executing 4 instructions you can group the registers into
fours and issue one instruction.</p>
<p>This is achieved by setting LMUL (Length MULtiplier) to 4, and then
calculating</p>
<pre><code>v8 = v0 + v4</code></pre>
<p>This groups the registers, as if they were one bigger register. This
diagram shows LMUL = 2.</p>
<p><img src="lmul.drawio.svg" /></p>
<p>When LMUL is 4, only v0, v4, v8, v12, etc. are valid. Attempting to
use e.g. v3 is illegal.</p>
<p>The valid integer values of LMUL are 1, 2, 4 and 8 and it is set via
the <code>vlmul</code> field in <code>vtype</code>.</p>
<h3 id="fractional-lmul">Fractional LMUL</h3>
<p>As well as using LMUL = 1, 2, 4, 8 to use more than one vector
register as operands, you can use LMUL = 1/2, 1/4 or 1/8 to use less
than one vector register. If LMUL = 1/2 then only the low half of the
register is used.</p>
<p>This is intended for mixed-width operations. For example suppose you
want to do a widening left shift of 2 16-bit values to 32 bits, and
<code>VLEN=64</code>. In Sail, this operation:</p>
<pre><code>let element_0 = vs[15 .. 0];
let element_1 = vs[31 .. 16];
let wide_element_0 : bits(32) = zero_extend(element_0);
let wide_element_1 : bits(32) = zero_extend(element_1);
vd[63 .. 0] = (wide_element_1 &lt;&lt; shamt) @ (wide_element_0 &lt;&lt; shamt);</code></pre>
<p>You could calculate this by setting <code>vl=2</code>,
<code>LMUL=1</code> as follows</p>
<pre><code># x0: Destination register to write the value of vl, we&#39;ll ignore it.
# 2: Requested vl
# e16: SEW=16 bits
# m1: LMUL=1
# ta: Tail Agnostic (if omitted the default is tu)
# ma: Mask Agnostic (if omitted the default is mu)
vsetivli x0, 2, e16, m1, ta, ma

# Vector Widening Shift Left Logical . Vector * Immediate
# v8 = destination register, v4 = source register, 4 = shift amount.
vwsll.vi v8, v4, 4</code></pre>
<p>However this will actually write to <code>v9</code> as well as
<code>v8</code>, because the <em>effective</em> grouping multiplier
(EMUL) for the destination is <code>LMUL*2</code>, since we have doubled
the width of the input elements. Also <code>ESEW = SEW*2</code>.</p>
<p>So it writes to a group of 2 registers even though we don’t need the
second one at all. Instead if we set LMUL to 1/2, then
<code>EMUL = LMUL*2 = (1/2)*2 = 1</code> and it will only write to
<code>v8</code>.</p>
<p><img src="lmul_fractional.drawio.svg" /></p>
<h2 id="vstart"><code>vstart</code></h2>
<p>Since vector instructions may take a long time, they can be
interrupted mid-instruction by interrupts or memory exceptions. In this
case implementations have the option to set <code>vstart</code> to a
non-zero value, which means when the vector instruction is started again
it won’t start from element 0; it will start from element
<code>vstart</code>.</p>
<p><code>vstart</code> is a normal read/write CSR, but it is not
intended to be written with arbitrary non-zero values by software;
normally it is written by hardware on trap. Software can safely write 0
to it to completely restart operations, and it can also be
saved/restored on context switches. Writing an arbitrary non-zero value
may raise an illegal-instruction exception because hardware is not
required to support all values (e.g. some hardware may not support
<code>vstart</code> at all and only allow 0 to be written).</p>
<p>Not all instructions can have a non-zero <code>vstart</code> -
e.g. it doesn’t make any sense for reductions so they require it to be 0
and don’t change it on traps.</p>
<h2 id="avl">AVL</h2>
<p>AVL is the Application Vector Length. When application software wants
to perform an operation on a large array of values, the length of the
array is AVL. For example in this loop:</p>
<pre><code>void vvaddint32(size_t n, const int* x, const int* y, int* z) {
    for (size_t i = 0; i &lt; n; ++i) {
        z[i] = x[i] + y[i];
    }
}</code></pre>
<p>The AVL is <code>n</code>. The ISA manual gives <a
href="https://riscv-specs.timhutt.co.uk/spec/riscv-isa-release-7ea3b58-2025-05-06/riscv-unprivileged.html#_vector_vector_add_example">this
vector implementation</a></p>
<pre><code>    # a0 = n, a1 = x, a2 = y, a3 = z
    # Non-vector instructions are indented
vvaddint32:
    vsetvli t0, a0, e32, m1, ta, ma  # Set vector length based on 32-bit vectors
    vle32.v v0, (a1)         # Get first vector
      sub a0, a0, t0         # Decrement number done
      slli t0, t0, 2         # Multiply number done by 4 bytes
      add a1, a1, t0         # Bump pointer
    vle32.v v1, (a2)         # Get second vector
      add a2, a2, t0         # Bump pointer
    vadd.vv v2, v0, v1       # Sum vectors
    vse32.v v2, (a3)         # Store result
      add a3, a3, t0         # Bump pointer
      bnez a0, vvaddint32    # Loop back
      ret                    # Finished</code></pre>
<p>The <code>vsetvli</code> instruction sets <code>LMUL=1</code>
(<code>m1</code>), <code>SEW=32</code> (<code>e32</code>), and then
requests setting <code>vl</code> (the number of elements to process) to
<code>AVL=a0</code> (<code>n</code>). The hardware then figures out what
<code>vl</code> to use and writes the actual value to <code>t0</code>.
This is the number of elements of the arrays that will be actually
processed, which is why we bump the pointers by
<code>t0 * 4 bytes</code> in all of the <code>add</code>s, and decrement
the “elements remaining” <code>a0</code> by <code>t0</code> with the
<code>sub</code>.</p>
<p>The actual <code>vl</code> is decided <a
href="https://riscv-specs.timhutt.co.uk/spec/riscv-isa-release-7ea3b58-2025-05-06/riscv-unprivileged.html#constraints-on-setting-vl">as
follows</a>.</p>
<ol type="1">
<li>If <code>AVL ≤ VLMAX</code> then we can process the entire array
with one iteration, so return <code>vl = AVL</code>.</li>
<li>If <code>AVL ≥ 2 * VLMAX</code> then we require at least two
iterations, so just do as much as we can this time, returning
<code>vl = VLMAX</code>.</li>
<li>Otherwise, we can process the array in exactly two iterations. In
this case the implementation is free to return any <code>vl</code> that
would get the job done in two iterations,
i.e. <code>ceil(AVL/2) ≤ vl ≤ VLMAX</code>.</li>
</ol>
<p>Why the special case for 2 iterations? We could require
<code>vl = min(AVL, VLMAX)</code>. Unfortunately the ISA manual doesn’t
give motivation. It does give the freedom to balance the final two
operations, for example with <code>AVL=65</code>, <code>VLMAX=16</code>
you might see <code>vl=[16, 16, 16, 8, 9]</code> instead of
<code>vl=[16, 16, 16, 16, 1]</code>. Presumably this helps some
implementations, and balancing more than two iterations is
complicated.</p>
<p>Note <code>vl = min(AVL, VLMAX)</code> is compatible with the above
requirements.</p>
<h1 id="assembly-examples">Assembly Examples</h1>
<p>The RISC-V ISA manual has <a
href="https://riscv-specs.timhutt.co.uk/spec/riscv-isa-release-7ea3b58-2025-05-06/riscv-unprivileged.html#_vector_vector_add_example">a
number of vector examples</a>. I’m going to explain some of them with
diagrams.</p>
<h2 id="memcpy-example">Memcpy Example</h2>
<p><a
href="https://riscv-specs.timhutt.co.uk/spec/riscv-isa-release-7ea3b58-2025-05-06/riscv-unprivileged.html#_memcpy_example">The
<code>memcpy</code> example</a> implements the standard
<code>memcpy()</code> function:</p>
<pre><code># void* memcpy(void* dest, const void* src, size_t n)
#                      a0               a1         a2

memcpy:
    mv a3, a0 # Copy destination
loop:
  vsetvli t0, a2, e8, m8, ta, ma   # Vectors of 8b
  vle8.v v0, (a1)               # Load bytes
    add a1, a1, t0              # Bump pointer
    sub a2, a2, t0              # Decrement count
  vse8.v v0, (a3)               # Store bytes
    add a3, a3, t0              # Bump pointer
    bnez a2, loop               # Any more?
    ret                         # Return</code></pre>
<p>Looking at the instructions in turn:</p>
<pre><code>vsetvli t0, a2, e8, m8, ta, ma</code></pre>
<p>Set <code>SEW=8</code> (1-byte elements), <code>LMUL=8</code> (use
groups of 8 registers), tail agnostic, mask agnostic.
<code>AVL=a2</code> (<code>n</code>), and store the resulting
<code>vl</code> in <code>t0</code>.</p>
<pre><code>vle8.v v0, (a1)</code></pre>
<p><code>vle8.v</code> is a typically overly terse way of saying
<code>v</code>ector <code>l</code>oad of <code>e</code>lements that are
<code>8</code> bits, and the source is a <code>v</code>ector register.
So we try to load <code>vl</code> bytes from <code>src</code> into
<code>v0 .. v7</code> (since LMUL=8). For example if
<code>VLEN=256</code> this would load up to 256 bytes.</p>
<pre><code>add a1, a1, t0
sub a2, a2, t0</code></pre>
<p><code>t0</code> contains <code>vl</code>, the number of elements
(bytes in this case) processed by <code>vle8.v</code>, so increment
<code>src</code> and decrement <code>n</code> by that amount.</p>
<pre><code>vse8.v v0, (a3)</code></pre>
<p>This is the <code>s</code>tore equivalent of <code>vle8.v</code> so
it just stores the same data at <code>dest</code>.</p>
<pre><code>add a3, a3, t0
bnez a2, loop
ret</code></pre>
<p>Increment <code>dest</code> by <code>vl</code>, then check if
<code>n</code> is non-0, and ret</p>
<h2 id="strcmp-example">Strcmp Example</h2>
<p><a
href="https://riscv-specs.timhutt.co.uk/spec/riscv-isa-release-7ea3b58-2025-05-06/riscv-unprivileged.html#_c_standard_library_strcmp_example">The
<code>strcmp</code> example</a> implements the standard
<code>strcmp()</code> function.</p>
<pre><code># int strcmp(const char* src1, const char* src2)
# a0                       a0                a1

strcmp:
  # Using LMUL=2, but same register names work for larger LMULs
  li t1, 0                # Initial pointer bump
loop:
    vsetvli t0, x0, e8, m2, ta, ma  # Max length vectors of bytes
  add a0, a0, t1          # Bump src1 pointer
    vle8ff.v v8, (a0)     # Get src1 bytes
  add a1, a1, t1          # Bump src2 pointer
    vle8ff.v v16, (a1)    # Get src2 bytes

    vmseq.vi v0, v8, 0    # Flag zero bytes in src1
    vmsne.vv v1, v8, v16  # Flag if src1 != src2
    vmor.mm v0, v0, v1    # Combine exit conditions

    vfirst.m a2, v0       # ==0 or != ?
  csrr t1, vl             # Get number of bytes fetched

  bltz a2, loop           # Loop if all same and no zero byte

  add a0, a0, a2          # Get src1 element address
  lbu a3, (a0)            # Get src1 byte from memory

  add a1, a1, a2          # Get src2 element address
  lbu a4, (a1)            # Get src2 byte from memory

  sub a0, a3, a4          # Return value.

  ret</code></pre>
<p>Let’s start with</p>
<pre><code>li t1, 0</code></pre>
<p>This loads 0 into <code>t1</code>, which will store the amount that
we increment the pointers by???</p>
<pre><code>vsetvli t0, x0, e8, m2, ta, ma</code></pre>
<p>We’re operation on 8-byte elements (<code>m8</code>,
<code>SEW=8</code>), with register grouping <code>m2</code>
(<code>LMUL=2</code>), tail agnostic, mask agnostic. Passing
<code>x0</code> as the requested AVL means we’re asking for the maximum
possible vector length <code>vl</code>. The result is stored in
<code>t0</code>.</p>
<pre><code>add a0, a0, t1</code></pre>
<p>Increment <code>src1</code> by <code>t1</code>, which is initially
0.</p>
<pre><code>vle8ff.v v8, (a0)</code></pre>
<p><code>vle8ff.v</code> means <code>v</code>ector <code>l</code>oad,
<code>e</code>lements are <code>8</code>-bits,
<code>f</code>ault-only-<code>f</code>irst . <code>v</code>ector input
register. It’s the same as <code>vle8.v</code> that we saw in
<code>memcpy()</code> except that it is a Fault-Only-First variant. This
is used for memory operations where you don’t know the exact number of
elements to access in advance. It means only faults caused by the
<em>first</em> element will cause a trap.</p>
<p>Null terminated string operations are the main motivation. For
example to implement <code>strlen()</code> you might easily be reading
256 bytes in one instruction. This might read outside your string (which
can be any length) and e.g. read into a PMP protected area or an
unmapped page, and cause an unwanted trap.</p>
<p>To avoid this you can use the <code>ff</code> variant which only
traps for faults on the first element. If a later element <em>would</em>
have trapped, <code>vl</code> is set to the index of that element and
the elements in the destination register might be updated with any
value.</p>
<p>So at this point we have loaded at least 1 byte from
<code>src1</code> into <code>v8..v9</code>. We do the same with
<code>src2</code> into <code>v16..v17</code>.</p>
<pre><code>add a1, a1, t1
vle8ff.v v16, (a1)</code></pre>
<p>Now…</p>
<pre><code>vmseq.vi v0, v8, 0</code></pre>
<p><em><code>v</code>ector <code>m</code>ask <code>s</code>et if
<code>eq</code>ual . <code>v</code>ector, <code>i</code>mmediate</em>
calculates for each element if <code>v8[element i] == 0</code>. It
stores the result (yes=1, no=0) in <code>v0[bit i]</code>. Recall
<code>v0</code> is the mask register. You can use any destination
register here but you’d just have to move it into <code>v0</code> anyway
to use it as a mask.</p>
<p>So this identifies all elements in <code>src1</code> that are null
bytes.</p>
<pre><code>vmsne.vv v1, v8, v16</code></pre>
<p>This should be more obvious now - <em><code>v</code>ector
<code>m</code>ask <code>s</code>et <code>n</code>ot <code>e</code>qual .
<code>v</code>ector <code>v</code>ector</em>. So we find all the
characters that are not equal.</p>
<pre><code>vmor.mm v0, v0, v1</code></pre>
<p><em><code>v</code>ector <code>m</code>ask <code>or</code> .
<code>m</code>ask, <code>m</code>ask</em> ORs two mask registers. We use
the mask instruction rather than the normal <code>vor.vv</code> bitwise
OR because that would require changing LMUL and maybe <code>vl</code>,
and then restoring them. The mask instructions already use the correct
number of bits for masks.</p>
<p><code>v0</code> now contains the characters in <code>src1</code> that
are null <em>or</em> differ from <code>src2</code>.</p>
<pre><code>vfirst.m a2, v0</code></pre>
<p><code>vfirst.m</code> finds the first mask bit in <code>v0</code>
that is set, and writes its index to <code>a2</code>, or -1 if none are
set. So if <code>a2</code> is -1 we can continue; otherwise we need to
compare the byte at <code>a0+a2</code> with the byte at
<code>a1+a2</code>.</p>
<pre><code>csrr t1, vl</code></pre>
<p>Just before we loop, read the number of bytes/elements we have
processed into <code>t1</code> (recall we increment the pointer by this
much at the start of the loop).</p>
<pre><code>bltz a2, loop</code></pre>
<p>This checks if <code>a2</code> is -1 (well technically if it is less
than zero, but since the maximum supported <code>vl</code> is 65536 this
is sufficient). If it is then all the bytes matched in this iteration,
and none of them were null so we can continue.</p>
<p>Finally we load the mismatched/null byte from each string
(<code>a0+a2</code>, <code>a1+a2</code>)…</p>
<pre><code>add a0, a0, a2
lbu a3, (a0)

add a1, a1, a2
lbu a4, (a1)</code></pre>
<p>And return the difference between them.</p>
<pre><code>sub a0, a3, a4
ret</code></pre>
<h1 id="the-end">The End</h1>
<p>I’ll leave you with <a href="visualiser.html">this mostly
AI-generated visualisation of LMUL, AVL, VLEN and SEW</a>.</p>
</body>
</html>
