# Edge-Detection-using-Low-Power-Sobel-Filter
Attempt to create a low power sobel filter for real time application in DIP for edge detection

Code is executed on EDA Playground thus have limited memory.
Used 64X64 size image for test.

Hardware Descriptive Language: Verilog
Hardware Veriffication Language: System Verilog

RGB IMAGE -> GRAYSCALE IMAGE -> GRAYSCALE MEM FILE ->    SOBEL FILTER     -> RESULT MEM FILE 
