

================================================================
== Vivado HLS Report for 'PN_GEN'
================================================================
* Date:           Wed Mar  3 15:36:30 2021

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mini_project_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.06|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3237|  3237|  3237|  3237|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_x1  |  1599|  1599|         1|          -|          -|  1600|    no    |
        |- memset_x2  |  1599|  1599|         1|          -|          -|  1600|    no    |
        |- Loop 3     |    35|    35|        37|          1|          1|     0|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    722|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|   15981|  12166|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    165|
|Register         |        0|      -|   11538|    112|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|   27519|  13165|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|      25|     24|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |PN_GEN_srem_32ns_bkb_U1  |PN_GEN_srem_32ns_bkb  |        0|      0|  2283|  1738|
    |PN_GEN_srem_32ns_bkb_U2  |PN_GEN_srem_32ns_bkb  |        0|      0|  2283|  1738|
    |PN_GEN_srem_32ns_bkb_U3  |PN_GEN_srem_32ns_bkb  |        0|      0|  2283|  1738|
    |PN_GEN_srem_32ns_bkb_U4  |PN_GEN_srem_32ns_bkb  |        0|      0|  2283|  1738|
    |PN_GEN_srem_32ns_bkb_U5  |PN_GEN_srem_32ns_bkb  |        0|      0|  2283|  1738|
    |PN_GEN_srem_32ns_bkb_U6  |PN_GEN_srem_32ns_bkb  |        0|      0|  2283|  1738|
    |PN_GEN_srem_32ns_bkb_U7  |PN_GEN_srem_32ns_bkb  |        0|      0|  2283|  1738|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      0| 15981| 12166|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |count_2_fu_712_p2          |     +    |      0|  0|  39|          32|           2|
    |grp_fu_381_p0              |     +    |      0|  0|  39|           2|          32|
    |grp_fu_399_p0              |     +    |      0|  0|  39|           5|          32|
    |grp_fu_411_p0              |     +    |      0|  0|  39|           2|          32|
    |grp_fu_435_p0              |     +    |      0|  0|  39|           3|          32|
    |grp_fu_447_p0              |     +    |      0|  0|  39|           6|          32|
    |indvarinc9_fu_221_p2       |     +    |      0|  0|  18|          11|           1|
    |indvarinc_fu_187_p2        |     +    |      0|  0|  18|          11|           1|
    |tmp_6_fu_284_p2            |     +    |      0|  0|  39|          11|          32|
    |tmp_6_op_op_fu_297_p2      |     +    |      0|  0|  39|          11|          32|
    |p_neg_fu_310_p2            |     -    |      0|  0|  39|          12|          32|
    |p_neg_t_fu_325_p2          |     -    |      0|  0|  38|           1|          31|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state40_io        |    and   |      0|  0|   8|           1|           1|
    |tmp_33_fu_724_p2           |    and   |      0|  0|   8|           1|           1|
    |tmp_25_fu_370_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_207_p2            |   icmp   |      0|  0|  13|          11|          10|
    |tmp_31_fu_453_p2           |   icmp   |      0|  0|  18|          32|          11|
    |tmp_32_fu_718_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_4_fu_241_p2            |   icmp   |      0|  0|  13|          11|          10|
    |grp_fu_423_p0              |    or    |      0|  0|  39|          32|           1|
    |count_fu_276_p3            |  select  |      0|  0|   2|           1|           2|
    |res_V_fu_741_p3            |  select  |      0|  0|   2|           1|           2|
    |tmp_20_fu_341_p3           |  select  |      0|  0|  31|           1|          31|
    |tmp_21_fu_349_p3           |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    |bit1_fu_690_p2             |    xor   |      0|  0|   8|           1|           1|
    |bit2_fu_706_p2             |    xor   |      0|  0|   8|           1|           1|
    |tmp5_fu_543_p2             |    xor   |      0|  0|   8|           1|           1|
    |tmp6_fu_549_p2             |    xor   |      0|  0|   8|           1|           1|
    |tmp7_fu_643_p2             |    xor   |      0|  0|   8|           1|           1|
    |tmp8_fu_649_p2             |    xor   |      0|  0|   8|           1|           1|
    |tmp_16_fu_555_p2           |    xor   |      0|  0|   8|           1|           1|
    |tmp_23_fu_591_p2           |    xor   |      0|  0|   8|           1|           1|
    |tmp_29_fu_655_p2           |    xor   |      0|  0|   8|           1|           1|
    |tmp_8_fu_483_p2            |    xor   |      0|  0|   8|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 722|         275|         438|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+------+-----------+
    |              Name             | LUT| Input Size| Bits | Total Bits|
    +-------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                      |  33|          6|     1|          6|
    |ap_enable_reg_pp0_iter35       |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter36       |  15|          3|     1|          3|
    |ap_phi_mux_n_phi_fu_158_p4     |   9|          2|    32|         64|
    |ap_phi_mux_x1_1_phi_fu_178_p4  |   9|          2|  1600|       3200|
    |ap_phi_mux_x2_1_phi_fu_169_p4  |   9|          2|  1600|       3200|
    |ap_sig_ioackin_out_V_V_TREADY  |   9|          2|     1|          2|
    |count_1_fu_108                 |   9|          2|    32|         64|
    |invdar8_reg_143                |   9|          2|    11|         22|
    |invdar_reg_132                 |   9|          2|    11|         22|
    |last                           |   9|          2|     1|          2|
    |n_reg_154                      |   9|          2|    32|         64|
    |out_V_V_TDATA_blk_n            |   9|          2|     1|          2|
    |x1_1_reg_175                   |   9|          2|  1600|       3200|
    |x2_1_reg_166                   |   9|          2|  1600|       3200|
    +-------------------------------+----+-----------+------+-----------+
    |Total                          | 165|         35|  6524|      13053|
    +-------------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------------+------+----+------+-----------+
    |              Name             |  FF  | LUT| Bits | Const Bits|
    +-------------------------------+------+----+------+-----------+
    |ap_CS_fsm                      |     5|   0|     5|          0|
    |ap_enable_reg_pp0_iter0        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter15       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter16       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter17       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter18       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter19       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter20       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter21       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter22       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter23       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter24       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter25       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter26       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter27       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter28       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter29       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter30       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter31       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter32       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter33       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter34       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter35       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter36       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8        |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9        |     1|   0|     1|          0|
    |ap_reg_ioackin_out_V_V_TREADY  |     1|   0|     1|          0|
    |count_1_fu_108                 |    32|   0|    32|          0|
    |invdar8_reg_143                |    11|   0|    11|          0|
    |invdar_reg_132                 |    11|   0|    11|          0|
    |last_preg                      |     1|   0|     1|          0|
    |n_1_reg_843                    |    32|   0|    32|          0|
    |n_reg_154                      |    32|   0|    32|          0|
    |tmp_13_reg_819                 |     1|   0|     1|          0|
    |tmp_24_reg_824                 |    31|   0|    32|          1|
    |tmp_25_reg_829                 |     1|   0|     1|          0|
    |tmp_31_reg_864                 |     1|   0|     1|          0|
    |tmp_47_reg_868                 |    12|   0|    12|          0|
    |tmp_61_reg_886                 |     1|   0|     1|          0|
    |tmp_62_reg_891                 |     1|   0|     1|          0|
    |x1_1_reg_175                   |  1600|   0|  1600|          0|
    |x1_2_reg_779                   |  1600|   0|  1600|          0|
    |x1_5_reg_874                   |  1600|   0|  1600|          0|
    |x1_fu_100                      |  1600|   0|  1600|          0|
    |x2_1_reg_166                   |  1600|   0|  1600|          0|
    |x2_5_reg_880                   |  1600|   0|  1600|          0|
    |x2_fu_104                      |  1600|   0|  1600|          0|
    |tmp_25_reg_829                 |    64|  56|     1|          0|
    |tmp_31_reg_864                 |    64|  56|     1|          0|
    +-------------------------------+------+----+------+-----------+
    |Total                          | 11538| 112| 11413|          1|
    +-------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    PN_GEN    | return value |
|ap_rst_n        |  in |    1| ap_ctrl_hs |    PN_GEN    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    PN_GEN    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    PN_GEN    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    PN_GEN    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    PN_GEN    | return value |
|length_r        |  in |   32|   ap_none  |   length_r   |    scalar    |
|out_V_V_TDATA   | out |    8|    axis    |    out_V_V   |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |    out_V_V   |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |    out_V_V   |    pointer   |
|last            | out |    1|   ap_none  |     last     |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

