Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Mar  3 18:13:50 2024
| Host         : strange running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -hierarchical_percentages -file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/bin/etl_test_fw-v3.2.3-hog00d785c/reports/hierarchical_utilization.txt
| Design       : etl_test_fw
| Device       : xcku040ffva1156-2
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------+------------+-------------+----------------+-------------+----------+----------+------------+
|                                                            Instance                                                            |                                      Module                                     |   Total LUTs   |   Logic LUTs   |   LUTRAMs  |     SRLs    |       FFs      |    RAMB36   |  RAMB18  |   URAM   | DSP Blocks |
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------+------------+-------------+----------------+-------------+----------+----------+------------+
| etl_test_fw                                                                                                                    |                                                                           (top) | 137334(56.66%) | 134833(55.62%) | 436(0.39%) | 2065(1.83%) | 176571(36.42%) | 353(58.83%) | 9(0.75%) | 0(0.00%) |   2(0.10%) |
|   (etl_test_fw)                                                                                                                |                                                                           (top) |      63(0.03%) |      63(0.03%) |   0(0.00%) |    0(0.00%) |     626(0.13%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   clock_strobe_inst                                                                                                            |                                                                    clock_strobe |       3(0.01%) |       2(0.01%) |   0(0.00%) |    1(0.01%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   control_inst                                                                                                                 |                                                                         control |    3179(1.31%) |    3179(1.31%) |   0(0.00%) |    0(0.00%) |    5139(1.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (control_inst)                                                                                                             |                                                                         control |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     FW_INFO_wb_map                                                                                                             |                                                                  FW_INFO_wb_map |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      33(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     SYSTEM_wb_map                                                                                                              |                                                                   SYSTEM_wb_map |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |     148(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ipbus_arb_inst                                                                                                             |                                                                       ipbus_arb |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     rbgen[0].rb_en.READOUT_BOARD_wb_map_inst                                                                                   |                                                            READOUT_BOARD_wb_map |     612(0.25%) |     612(0.25%) |   0(0.00%) |    0(0.00%) |     978(0.20%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     rbgen[1].rb_en.READOUT_BOARD_wb_map_inst                                                                                   |                                                       READOUT_BOARD_wb_map_2047 |     623(0.26%) |     623(0.26%) |   0(0.00%) |    0(0.00%) |     978(0.20%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     rbgen[2].rb_en.READOUT_BOARD_wb_map_inst                                                                                   |                                                       READOUT_BOARD_wb_map_2048 |     623(0.26%) |     623(0.26%) |   0(0.00%) |    0(0.00%) |     978(0.20%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     rbgen[3].rb_en.READOUT_BOARD_wb_map_inst                                                                                   |                                                       READOUT_BOARD_wb_map_2049 |     623(0.26%) |     623(0.26%) |   0(0.00%) |    0(0.00%) |     978(0.20%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     rbgen[4].rb_en.READOUT_BOARD_wb_map_inst                                                                                   |                                                       READOUT_BOARD_wb_map_2050 |     655(0.27%) |     655(0.27%) |   0(0.00%) |    0(0.00%) |     978(0.20%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   cylon1_inst                                                                                                                  |                                                                          cylon1 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      33(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   cylon2_inst                                                                                                                  |                                                                          cylon2 |      18(0.01%) |      17(0.01%) |   0(0.00%) |    1(0.01%) |      25(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[0].mgt_cdc_fpga_to_lpgbt                                                                                             |                                           fifo_async__parameterized0__xdcDup__2 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                       xpm_fifo_async__parameterized1__xdcDup__2 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                        xpm_fifo_base__parameterized2__xdcDup__2 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                        xpm_fifo_base__parameterized2__xdcDup__2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__77 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_2035 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_2036 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__76 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_2037 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2044 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2045 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2046 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__38 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_2038 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_2039 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_2040 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_2041 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_2042 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_2043 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__122 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__122 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__557 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__556 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[0].mgt_cdc_lpgbt_to_fpga                                                                                             |                                           fifo_async__parameterized0__xdcDup__1 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                       xpm_fifo_async__parameterized1__xdcDup__1 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                        xpm_fifo_base__parameterized2__xdcDup__1 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                        xpm_fifo_base__parameterized2__xdcDup__1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                    xpm_cdc_gray |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_2023 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_2024 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__78 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_2025 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2032 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2033 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2034 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                                 xpm_memory_base__parameterized2 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_2026 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_2027 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_2028 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_2029 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_2030 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_2031 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__121 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__121 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                                xpm_cdc_sync_rst |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__558 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[0].xlx_ku_mgt_10g24_inst                                                                                             |                                                     xlx_ku_mgt_10g24__xdcDup__1 |     100(0.04%) |     100(0.04%) |   0(0.00%) |    0(0.00%) |     253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[0].xlx_ku_mgt_10g24_inst)                                                                                         |                                                     xlx_ku_mgt_10g24__xdcDup__1 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                           xlx_ku_mgt_ip_reset_synchronizer_2022 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                        xlx_ku_mgt_ip_10g24_HD10 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                           xlx_ku_mgt_ip_10g24_gtwizard_top_HD11 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                         xlx_ku_mgt_ip_10g24_gtwizard_gthe3_HD12 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                  xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper_HD13 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel_HD14 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_HD15 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0_HD16 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD17 |      91(0.04%) |      91(0.04%) |   0(0.00%) |    0(0.00%) |     188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD17 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3_HD18 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4_HD19 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5_HD20 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6_HD21 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7_HD22 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8_HD23 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9_HD24 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10_HD25 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11_HD26 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12_HD27 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_HD28 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13_HD29 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14_HD30 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15_HD31 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16_HD32 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17_HD33 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18_HD34 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    |  xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19_HD35 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    |  xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20_HD36 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21_HD37 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD38 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD38 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2_HD40 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_HD41 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[0].xpm_cdc_sync_rst_inst                                                                                             |                                                xpm_cdc_sync_rst__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[1].mgt_cdc_fpga_to_lpgbt                                                                                             |                                           fifo_async__parameterized0__xdcDup__4 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                       xpm_fifo_async__parameterized1__xdcDup__4 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                        xpm_fifo_base__parameterized2__xdcDup__4 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                        xpm_fifo_base__parameterized2__xdcDup__4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__73 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_2010 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_2011 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__72 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_2012 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2019 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2020 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2021 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__36 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_2013 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_2014 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_2015 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_2016 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_2017 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_2018 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__124 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__124 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__553 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__552 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[1].mgt_cdc_lpgbt_to_fpga                                                                                             |                                           fifo_async__parameterized0__xdcDup__3 |      67(0.03%) |      47(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                       xpm_fifo_async__parameterized1__xdcDup__3 |      67(0.03%) |      47(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                        xpm_fifo_base__parameterized2__xdcDup__3 |      67(0.03%) |      47(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                        xpm_fifo_base__parameterized2__xdcDup__3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__75 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1998 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1999 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__74 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_2000 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2007 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2008 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_2009 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__37 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_2001 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_2002 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_2003 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_2004 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_2005 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_2006 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__123 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__123 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__555 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__554 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[1].xlx_ku_mgt_10g24_inst                                                                                             |                                                     xlx_ku_mgt_10g24__xdcDup__2 |      98(0.04%) |      98(0.04%) |   0(0.00%) |    0(0.00%) |     253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[1].xlx_ku_mgt_10g24_inst)                                                                                         |                                                     xlx_ku_mgt_10g24__xdcDup__2 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                           xlx_ku_mgt_ip_reset_synchronizer_1997 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                        xlx_ku_mgt_ip_10g24_HD42 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                           xlx_ku_mgt_ip_10g24_gtwizard_top_HD43 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                         xlx_ku_mgt_ip_10g24_gtwizard_gthe3_HD44 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                  xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper_HD45 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel_HD46 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_HD47 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0_HD48 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD49 |      91(0.04%) |      91(0.04%) |   0(0.00%) |    0(0.00%) |     188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD49 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3_HD50 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4_HD51 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5_HD52 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6_HD53 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7_HD54 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8_HD55 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9_HD56 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10_HD57 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11_HD58 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12_HD59 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_HD60 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13_HD61 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14_HD62 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15_HD63 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16_HD64 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17_HD65 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18_HD66 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    |  xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19_HD67 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    |  xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20_HD68 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21_HD69 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD70 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD70 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2_HD72 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_HD73 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[1].xpm_cdc_sync_rst_inst                                                                                             |                                            xpm_cdc_sync_rst__parameterized1__18 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[2].mgt_cdc_fpga_to_lpgbt                                                                                             |                                           fifo_async__parameterized0__xdcDup__6 |      96(0.04%) |      76(0.03%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[2].mgt_cdc_fpga_to_lpgbt)                                                                                         |                                           fifo_async__parameterized0__xdcDup__6 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                       xpm_fifo_async__parameterized1__xdcDup__6 |      64(0.03%) |      44(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                        xpm_fifo_base__parameterized2__xdcDup__6 |      64(0.03%) |      44(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                        xpm_fifo_base__parameterized2__xdcDup__6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__69 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1985 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1986 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__68 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1987 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1994 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1995 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1996 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__34 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1988 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1989 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1990 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1991 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1992 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1993 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__126 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__126 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__549 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__548 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[2].mgt_cdc_lpgbt_to_fpga                                                                                             |                                           fifo_async__parameterized0__xdcDup__5 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                       xpm_fifo_async__parameterized1__xdcDup__5 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                        xpm_fifo_base__parameterized2__xdcDup__5 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                        xpm_fifo_base__parameterized2__xdcDup__5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__71 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1973 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1974 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__70 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1975 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1982 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1983 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1984 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__35 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1976 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1977 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1978 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1979 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1980 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1981 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__125 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__125 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__551 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__550 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[2].xlx_ku_mgt_10g24_inst                                                                                             |                                                     xlx_ku_mgt_10g24__xdcDup__3 |     123(0.05%) |     123(0.05%) |   0(0.00%) |    0(0.00%) |     253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[2].xlx_ku_mgt_10g24_inst)                                                                                         |                                                     xlx_ku_mgt_10g24__xdcDup__3 |      26(0.01%) |      26(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                           xlx_ku_mgt_ip_reset_synchronizer_1972 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                        xlx_ku_mgt_ip_10g24_HD74 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                           xlx_ku_mgt_ip_10g24_gtwizard_top_HD75 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                         xlx_ku_mgt_ip_10g24_gtwizard_gthe3_HD76 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                  xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper_HD77 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel_HD78 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_HD79 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0_HD80 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD81 |      92(0.04%) |      92(0.04%) |   0(0.00%) |    0(0.00%) |     188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD81 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3_HD82 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4_HD83 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5_HD84 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6_HD85 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7_HD86 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8_HD87 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9_HD88 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10_HD89 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11_HD90 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12_HD91 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |         xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_HD92 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13_HD93 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14_HD94 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15_HD95 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16_HD96 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17_HD97 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |      xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18_HD98 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    |  xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19_HD99 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20_HD100 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21_HD101 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD102 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD102 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2_HD104 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |    xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_HD105 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[2].xpm_cdc_sync_rst_inst                                                                                             |                                            xpm_cdc_sync_rst__parameterized1__17 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[3].mgt_cdc_fpga_to_lpgbt                                                                                             |                                           fifo_async__parameterized0__xdcDup__8 |      96(0.04%) |      76(0.03%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[3].mgt_cdc_fpga_to_lpgbt)                                                                                         |                                           fifo_async__parameterized0__xdcDup__8 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                       xpm_fifo_async__parameterized1__xdcDup__8 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                        xpm_fifo_base__parameterized2__xdcDup__8 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                        xpm_fifo_base__parameterized2__xdcDup__8 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__65 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1960 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1961 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__64 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1962 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1969 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1970 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1971 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__32 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1963 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1964 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1965 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1966 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1967 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1968 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__128 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__128 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__545 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__544 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[3].mgt_cdc_lpgbt_to_fpga                                                                                             |                                           fifo_async__parameterized0__xdcDup__7 |      67(0.03%) |      47(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                       xpm_fifo_async__parameterized1__xdcDup__7 |      67(0.03%) |      47(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                        xpm_fifo_base__parameterized2__xdcDup__7 |      67(0.03%) |      47(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                        xpm_fifo_base__parameterized2__xdcDup__7 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__67 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1948 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1949 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__66 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1950 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1957 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1958 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1959 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__33 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1951 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1952 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1953 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1954 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1955 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1956 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__127 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__127 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__547 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__546 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[3].xlx_ku_mgt_10g24_inst                                                                                             |                                                     xlx_ku_mgt_10g24__xdcDup__4 |     121(0.05%) |     121(0.05%) |   0(0.00%) |    0(0.00%) |     253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[3].xlx_ku_mgt_10g24_inst)                                                                                         |                                                     xlx_ku_mgt_10g24__xdcDup__4 |      25(0.01%) |      25(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                           xlx_ku_mgt_ip_reset_synchronizer_1947 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                       xlx_ku_mgt_ip_10g24_HD106 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                          xlx_ku_mgt_ip_10g24_gtwizard_top_HD107 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                        xlx_ku_mgt_ip_10g24_gtwizard_gthe3_HD108 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                 xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper_HD109 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel_HD110 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_HD111 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0_HD112 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD113 |      91(0.04%) |      91(0.04%) |   0(0.00%) |    0(0.00%) |     188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD113 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3_HD114 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4_HD115 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5_HD116 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6_HD117 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7_HD118 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8_HD119 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9_HD120 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10_HD121 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11_HD122 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12_HD123 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_HD124 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13_HD125 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14_HD126 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15_HD127 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16_HD128 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17_HD129 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18_HD130 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19_HD131 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20_HD132 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21_HD133 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD134 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD134 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2_HD136 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |    xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_HD137 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[3].xpm_cdc_sync_rst_inst                                                                                             |                                            xpm_cdc_sync_rst__parameterized1__16 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[4].mgt_cdc_fpga_to_lpgbt                                                                                             |                                          fifo_async__parameterized0__xdcDup__10 |      86(0.04%) |      66(0.03%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[4].mgt_cdc_fpga_to_lpgbt)                                                                                         |                                          fifo_async__parameterized0__xdcDup__10 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__10 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__10 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__10 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__61 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1935 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1936 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__60 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1937 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1944 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1945 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1946 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__30 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1938 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1939 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1940 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1941 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1942 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1943 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__130 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__130 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__541 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__540 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[4].mgt_cdc_lpgbt_to_fpga                                                                                             |                                           fifo_async__parameterized0__xdcDup__9 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                       xpm_fifo_async__parameterized1__xdcDup__9 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                        xpm_fifo_base__parameterized2__xdcDup__9 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                        xpm_fifo_base__parameterized2__xdcDup__9 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__63 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1923 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1924 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__62 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1925 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1932 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1933 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1934 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__31 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1926 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1927 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1928 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1929 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1930 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1931 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__129 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__129 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__543 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__542 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[4].xlx_ku_mgt_10g24_inst                                                                                             |                                                     xlx_ku_mgt_10g24__xdcDup__5 |     121(0.05%) |     121(0.05%) |   0(0.00%) |    0(0.00%) |     253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[4].xlx_ku_mgt_10g24_inst)                                                                                         |                                                     xlx_ku_mgt_10g24__xdcDup__5 |      24(0.01%) |      24(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                           xlx_ku_mgt_ip_reset_synchronizer_1922 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                       xlx_ku_mgt_ip_10g24_HD138 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                          xlx_ku_mgt_ip_10g24_gtwizard_top_HD139 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                        xlx_ku_mgt_ip_10g24_gtwizard_gthe3_HD140 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                 xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper_HD141 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel_HD142 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_HD143 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0_HD144 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD145 |      92(0.04%) |      92(0.04%) |   0(0.00%) |    0(0.00%) |     188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD145 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3_HD146 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4_HD147 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5_HD148 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6_HD149 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7_HD150 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8_HD151 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9_HD152 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10_HD153 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11_HD154 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12_HD155 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_HD156 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13_HD157 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14_HD158 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15_HD159 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16_HD160 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17_HD161 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18_HD162 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19_HD163 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20_HD164 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21_HD165 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD166 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD166 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2_HD168 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |    xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_HD169 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[4].xpm_cdc_sync_rst_inst                                                                                             |                                            xpm_cdc_sync_rst__parameterized1__15 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[5].mgt_cdc_fpga_to_lpgbt                                                                                             |                                          fifo_async__parameterized0__xdcDup__12 |      91(0.04%) |      71(0.03%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[5].mgt_cdc_fpga_to_lpgbt)                                                                                         |                                          fifo_async__parameterized0__xdcDup__12 |      26(0.01%) |      26(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__12 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__12 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__12 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__57 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1910 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1911 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__56 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1912 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1919 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1920 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1921 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__28 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1913 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1914 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1915 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1916 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1917 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1918 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__132 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__132 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__537 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__536 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[5].mgt_cdc_lpgbt_to_fpga                                                                                             |                                          fifo_async__parameterized0__xdcDup__11 |      67(0.03%) |      47(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__11 |      67(0.03%) |      47(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__11 |      67(0.03%) |      47(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__11 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__59 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1898 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1899 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__58 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1900 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1907 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1908 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1909 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__29 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1901 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1902 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1903 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1904 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1905 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1906 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__131 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__131 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__539 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__538 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[5].xlx_ku_mgt_10g24_inst                                                                                             |                                                     xlx_ku_mgt_10g24__xdcDup__6 |     122(0.05%) |     122(0.05%) |   0(0.00%) |    0(0.00%) |     253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[5].xlx_ku_mgt_10g24_inst)                                                                                         |                                                     xlx_ku_mgt_10g24__xdcDup__6 |      25(0.01%) |      25(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                           xlx_ku_mgt_ip_reset_synchronizer_1897 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                       xlx_ku_mgt_ip_10g24_HD170 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                          xlx_ku_mgt_ip_10g24_gtwizard_top_HD171 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                        xlx_ku_mgt_ip_10g24_gtwizard_gthe3_HD172 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                 xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper_HD173 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel_HD174 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_HD175 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0_HD176 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD177 |      92(0.04%) |      92(0.04%) |   0(0.00%) |    0(0.00%) |     188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD177 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3_HD178 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4_HD179 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5_HD180 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6_HD181 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7_HD182 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8_HD183 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9_HD184 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10_HD185 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11_HD186 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12_HD187 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_HD188 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13_HD189 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14_HD190 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15_HD191 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16_HD192 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17_HD193 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18_HD194 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19_HD195 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20_HD196 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21_HD197 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD198 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD198 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2_HD200 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |    xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_HD201 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[5].xpm_cdc_sync_rst_inst                                                                                             |                                            xpm_cdc_sync_rst__parameterized1__14 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[6].mgt_cdc_fpga_to_lpgbt                                                                                             |                                          fifo_async__parameterized0__xdcDup__14 |      88(0.04%) |      68(0.03%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[6].mgt_cdc_fpga_to_lpgbt)                                                                                         |                                          fifo_async__parameterized0__xdcDup__14 |      25(0.01%) |      25(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__14 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__14 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__14 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__53 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1885 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1886 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__52 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1887 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1894 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1895 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1896 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__26 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1888 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1889 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1890 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1891 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1892 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1893 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__134 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__134 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__533 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__532 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[6].mgt_cdc_lpgbt_to_fpga                                                                                             |                                          fifo_async__parameterized0__xdcDup__13 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__13 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__13 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__13 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__55 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1873 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1874 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__54 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1875 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1882 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1883 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1884 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__27 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1876 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1877 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1878 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1879 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1880 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1881 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__133 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__133 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__535 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__534 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[6].xlx_ku_mgt_10g24_inst                                                                                             |                                                     xlx_ku_mgt_10g24__xdcDup__7 |     118(0.05%) |     118(0.05%) |   0(0.00%) |    0(0.00%) |     253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[6].xlx_ku_mgt_10g24_inst)                                                                                         |                                                     xlx_ku_mgt_10g24__xdcDup__7 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                           xlx_ku_mgt_ip_reset_synchronizer_1872 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                       xlx_ku_mgt_ip_10g24_HD202 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                          xlx_ku_mgt_ip_10g24_gtwizard_top_HD203 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                        xlx_ku_mgt_ip_10g24_gtwizard_gthe3_HD204 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                 xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper_HD205 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel_HD206 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_HD207 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0_HD208 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD209 |      92(0.04%) |      92(0.04%) |   0(0.00%) |    0(0.00%) |     188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD209 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3_HD210 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4_HD211 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5_HD212 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6_HD213 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7_HD214 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8_HD215 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9_HD216 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10_HD217 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11_HD218 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12_HD219 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_HD220 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13_HD221 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14_HD222 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15_HD223 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16_HD224 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17_HD225 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18_HD226 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19_HD227 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20_HD228 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21_HD229 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD230 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD230 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2_HD232 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |    xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_HD233 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[6].xpm_cdc_sync_rst_inst                                                                                             |                                            xpm_cdc_sync_rst__parameterized1__13 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[7].mgt_cdc_fpga_to_lpgbt                                                                                             |                                          fifo_async__parameterized0__xdcDup__16 |      88(0.04%) |      68(0.03%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[7].mgt_cdc_fpga_to_lpgbt)                                                                                         |                                          fifo_async__parameterized0__xdcDup__16 |      23(0.01%) |      23(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__16 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__16 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__16 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__49 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1860 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1861 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__48 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1862 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1869 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1870 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1871 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__24 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1863 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1864 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1865 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1866 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1867 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1868 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__136 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__136 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__529 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__528 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[7].mgt_cdc_lpgbt_to_fpga                                                                                             |                                          fifo_async__parameterized0__xdcDup__15 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__15 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__15 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__15 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__51 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1848 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1849 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__50 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1850 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1857 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1858 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1859 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__25 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1851 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1852 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1853 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1854 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1855 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1856 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__135 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__135 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__531 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__530 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[7].xlx_ku_mgt_10g24_inst                                                                                             |                                                     xlx_ku_mgt_10g24__xdcDup__8 |     125(0.05%) |     125(0.05%) |   0(0.00%) |    0(0.00%) |     253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[7].xlx_ku_mgt_10g24_inst)                                                                                         |                                                     xlx_ku_mgt_10g24__xdcDup__8 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                           xlx_ku_mgt_ip_reset_synchronizer_1847 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                       xlx_ku_mgt_ip_10g24_HD234 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                          xlx_ku_mgt_ip_10g24_gtwizard_top_HD235 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                        xlx_ku_mgt_ip_10g24_gtwizard_gthe3_HD236 |      95(0.04%) |      95(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                 xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper_HD237 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel_HD238 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_HD239 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0_HD240 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD241 |      91(0.04%) |      91(0.04%) |   0(0.00%) |    0(0.00%) |     188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD241 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3_HD242 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4_HD243 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5_HD244 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6_HD245 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7_HD246 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8_HD247 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9_HD248 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10_HD249 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11_HD250 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12_HD251 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_HD252 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13_HD253 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14_HD254 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15_HD255 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16_HD256 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17_HD257 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18_HD258 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19_HD259 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20_HD260 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21_HD261 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD262 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD262 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2_HD264 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |    xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_HD265 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[7].xpm_cdc_sync_rst_inst                                                                                             |                                            xpm_cdc_sync_rst__parameterized1__12 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[8].mgt_cdc_fpga_to_lpgbt                                                                                             |                                          fifo_async__parameterized0__xdcDup__18 |      93(0.04%) |      73(0.03%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[8].mgt_cdc_fpga_to_lpgbt)                                                                                         |                                          fifo_async__parameterized0__xdcDup__18 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__18 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__18 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__18 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__45 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1835 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1836 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__44 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1837 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1844 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1845 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1846 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__22 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1838 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1839 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1840 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1841 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1842 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1843 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__138 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__138 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__525 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__524 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[8].mgt_cdc_lpgbt_to_fpga                                                                                             |                                          fifo_async__parameterized0__xdcDup__17 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__17 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__17 |      66(0.03%) |      46(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__17 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__47 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1823 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1824 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__46 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1825 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1832 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1833 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1834 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__23 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1826 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1827 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1828 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1829 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1830 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1831 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__137 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__137 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__527 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__526 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[8].xlx_ku_mgt_10g24_inst                                                                                             |                                                     xlx_ku_mgt_10g24__xdcDup__9 |     117(0.05%) |     117(0.05%) |   0(0.00%) |    0(0.00%) |     253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[8].xlx_ku_mgt_10g24_inst)                                                                                         |                                                     xlx_ku_mgt_10g24__xdcDup__9 |      20(0.01%) |      20(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                           xlx_ku_mgt_ip_reset_synchronizer_1822 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                       xlx_ku_mgt_ip_10g24_HD266 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                          xlx_ku_mgt_ip_10g24_gtwizard_top_HD267 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                        xlx_ku_mgt_ip_10g24_gtwizard_gthe3_HD268 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                 xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper_HD269 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel_HD270 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_HD271 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0_HD272 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD273 |      92(0.04%) |      92(0.04%) |   0(0.00%) |    0(0.00%) |     188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset_HD273 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3_HD274 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4_HD275 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5_HD276 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6_HD277 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7_HD278 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8_HD279 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9_HD280 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10_HD281 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11_HD282 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12_HD283 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_HD284 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13_HD285 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14_HD286 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15_HD287 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16_HD288 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17_HD289 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18_HD290 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19_HD291 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    | xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20_HD292 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21_HD293 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD294 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx_HD294 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |        xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2_HD296 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |    xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_HD297 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[8].xpm_cdc_sync_rst_inst                                                                                             |                                            xpm_cdc_sync_rst__parameterized1__11 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[9].mgt_cdc_fpga_to_lpgbt                                                                                             |                                                      fifo_async__parameterized0 |      90(0.04%) |      70(0.03%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[9].mgt_cdc_fpga_to_lpgbt)                                                                                         |                                                      fifo_async__parameterized0 |      25(0.01%) |      25(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                                  xpm_fifo_async__parameterized1 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                                   xpm_fifo_base__parameterized2 |      65(0.03%) |      45(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                                   xpm_fifo_base__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__41 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1810 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1811 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__40 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                           xpm_reg_pipe_bit__parameterized0_1812 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1819 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1820 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1821 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__20 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1813 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1814 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1815 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1816 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1817 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                          xpm_counter_updn__parameterized13_1818 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                                    xpm_fifo_rst |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                                    xpm_fifo_rst |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__521 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__520 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[9].mgt_cdc_lpgbt_to_fpga                                                                                             |                                          fifo_async__parameterized0__xdcDup__19 |      68(0.03%) |      48(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_fifo_async_inst                                                                                                        |                                      xpm_fifo_async__parameterized1__xdcDup__19 |      68(0.03%) |      48(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gnuram_async_fifo.xpm_fifo_base_inst                                                                                     |                                       xpm_fifo_base__parameterized2__xdcDup__19 |      68(0.03%) |      48(0.02%) |  20(0.02%) |    0(0.00%) |     205(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (gnuram_async_fifo.xpm_fifo_base_inst)                                                                                 |                                       xpm_fifo_base__parameterized2__xdcDup__19 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rd_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__43 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.rpw_gray_reg                                                                                              |                                                xpm_fifo_reg_vec__parameterized1 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wpr_gray_reg                                                                                              |                                           xpm_fifo_reg_vec__parameterized1_1803 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_cdc_pntr.wr_pntr_cdc_inst                                                                                          |                                                                xpm_cdc_gray__42 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_regce_std.regce_pipe_inst                                                                                          |                                                xpm_reg_pipe_bit__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[0].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1807 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[1].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1808 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pipe_bit[2].pipe_bit_inst                                                                                        |                                                           xpm_fifo_reg_bit_1809 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_sdpram.xpm_memory_base_inst                                                                                        |                                             xpm_memory_base__parameterized2__21 |      20(0.01%) |       0(0.00%) |  20(0.02%) |    0(0.00%) |     130(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdp_inst                                                                                                               |                                               xpm_counter_updn__parameterized11 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rdpp1_inst                                                                                                             |                                               xpm_counter_updn__parameterized12 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rst_d1_inst                                                                                                            |                                                           xpm_fifo_reg_bit_1804 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrp_inst                                                                                                               |                                          xpm_counter_updn__parameterized11_1805 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp1_inst                                                                                                             |                                          xpm_counter_updn__parameterized12_1806 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         wrpp2_inst                                                                                                             |                                               xpm_counter_updn__parameterized13 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_rst_inst                                                                                                      |                                                       xpm_fifo_rst__xdcDup__139 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_rst_inst)                                                                                                  |                                                       xpm_fifo_rst__xdcDup__139 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.rrst_wr_inst                                                                                              |                                                           xpm_cdc_sync_rst__523 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_rst_ic.wrst_rd_inst                                                                                              |                                                           xpm_cdc_sync_rst__522 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[9].xlx_ku_mgt_10g24_inst                                                                                             |                                                                xlx_ku_mgt_10g24 |     123(0.05%) |     123(0.05%) |   0(0.00%) |    0(0.00%) |     253(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (datagen[9].xlx_ku_mgt_10g24_inst)                                                                                         |                                                                xlx_ku_mgt_10g24 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     resetDoneSynch_rx                                                                                                          |                                                xlx_ku_mgt_ip_reset_synchronizer |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xlx_ku_mgt_std_i                                                                                                           |                                                             xlx_ku_mgt_ip_10g24 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                                                                     |                                                xlx_ku_mgt_ip_10g24_gtwizard_top |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst                                                         |                                              xlx_ku_mgt_ip_10g24_gtwizard_gthe3 |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     214(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst                           |                                       xlx_ku_mgt_ip_10g24_gthe3_channel_wrapper |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             channel_inst                                                                                                       |                   xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gthe3_channel |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |                xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset |      92(0.04%) |      92(0.04%) |   0(0.00%) |    0(0.00%) |     188(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                     xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_reset |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      88(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtpowergood_inst                                                                                  |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_3 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_5 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_6 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_7 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_8 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_9 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_rx_inst                                                                                   |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_10 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_plllock_tx_inst                                                                                   |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_11 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             bit_synchronizer_rxcdrlock_inst                                                                                    |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_12 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_all_inst                                                                            |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_13 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_14 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_15 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_16 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_17 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_18 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_rx_done_inst                                                                                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_19 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_tx_done_inst                                                                                    |       xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer_20 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_synchronizer_txprogdivreset_inst                                                                             |           xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_synchronizer_21 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst                        |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst)                    |             xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_gtwiz_buffbypass_rx |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst                                    |              xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_bit_synchronizer_2 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst                                       |          xlx_ku_mgt_ip_10g24_gtwizard_ultrascale_v1_7_10_reset_inv_synchronizer |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   datagen[9].xpm_cdc_sync_rst_inst                                                                                             |                                            xpm_cdc_sync_rst__parameterized1__10 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   dbg_hub                                                                                                                      |                                                                         dbg_hub |     500(0.21%) |     480(0.20%) |  20(0.02%) |    0(0.00%) |     810(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (dbg_hub)                                                                                                                  |                                                                         dbg_hub |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                                                                       |                                                      dbg_hub_xsdbm_v3_0_0_xsdbm |     500(0.21%) |     480(0.20%) |  20(0.02%) |    0(0.00%) |     810(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       BSCANID.u_xsdbm_id                                                                                                       |                                                   dbg_hub_xsdbm_v3_0_0_xsdbm_id |     500(0.21%) |     480(0.20%) |  20(0.02%) |    0(0.00%) |     810(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (BSCANID.u_xsdbm_id)                                                                                                   |                                                   dbg_hub_xsdbm_v3_0_0_xsdbm_id |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         CORE_XSDB.UUT_MASTER                                                                                                   |                                                  dbg_hub_xsdbm_v3_0_0_icon2xsdb |     329(0.14%) |     309(0.13%) |  20(0.02%) |    0(0.00%) |     623(0.13%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_ICON_INTERFACE                                                                                                     |                                                         dbg_hub_xsdbm_v3_0_0_if |     177(0.07%) |     157(0.06%) |  20(0.02%) |    0(0.00%) |     486(0.10%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (U_ICON_INTERFACE)                                                                                                 |                                                         dbg_hub_xsdbm_v3_0_0_if |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD1                                                                                                             |                                                    dbg_hub_xsdbm_v3_0_0_ctl_reg |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD2                                                                                                             |                                                   dbg_hub_xsdbm_v3_0_0_stat_reg |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD3                                                                                                             |                                   dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0 |      10(0.01%) |      10(0.01%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD4                                                                                                             |                                    dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      62(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD5                                                                                                             |                                    dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD6_RD                                                                                                          |                                                      dbg_hub_xsdbm_v3_0_0_rdreg |      64(0.03%) |      54(0.02%) |  10(0.01%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (U_CMD6_RD)                                                                                                      |                                                      dbg_hub_xsdbm_v3_0_0_rdreg |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_RD_FIFO                                                                                                        |                                                     dbg_hub_xsdbm_v3_0_0_rdfifo |      62(0.03%) |      52(0.02%) |  10(0.01%) |    0(0.00%) |     114(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (U_RD_FIFO)                                                                                                    |                                                     dbg_hub_xsdbm_v3_0_0_rdfifo |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                          |                                  dbg_hub_fifo_generator_v13_1_4__parameterized0 |      43(0.02%) |      33(0.01%) |  10(0.01%) |    0(0.00%) |     114(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst)                                                                      |                                  dbg_hub_fifo_generator_v13_1_4__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_fifo_gen                                                                                                |                            dbg_hub_fifo_generator_v13_1_4_synth__parameterized0 |      43(0.02%) |      33(0.01%) |  10(0.01%) |    0(0.00%) |     114(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gconvfifo.rf                                                                                               |                                      dbg_hub_fifo_generator_top__parameterized0 |      43(0.02%) |      33(0.01%) |  10(0.01%) |    0(0.00%) |     114(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       grf.rf                                                                                                   |                                  dbg_hub_fifo_generator_ramfifo__parameterized0 |      43(0.02%) |      33(0.01%) |  10(0.01%) |    0(0.00%) |     114(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gcx.clkx                                                                             |                                                           dbg_hub_clk_x_pntrs_6 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (gntv_or_sync_fifo.gcx.clkx)                                                                         |                                                           dbg_hub_clk_x_pntrs_6 |      10(0.01%) |      10(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                 |                                      dbg_hub_synchronizer_ff__parameterized0_18 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                 |                                      dbg_hub_synchronizer_ff__parameterized0_19 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                 |                                      dbg_hub_synchronizer_ff__parameterized0_20 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                 |                                      dbg_hub_synchronizer_ff__parameterized0_21 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                                                               |                                                dbg_hub_rd_logic__parameterized0 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gr1.gr1_int.rfwft                                                                                    |                                                                 dbg_hub_rd_fwft |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gras.rsts                                                                                            |                                                   dbg_hub_rd_status_flags_as_16 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grhf.rhf                                                                                             |                                    dbg_hub_rd_handshaking_flags__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           rpntr                                                                                                |                                                          dbg_hub_rd_bin_cntr_17 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                                                               |                                                dbg_hub_wr_logic__parameterized0 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwas.wsts                                                                                            |                                                   dbg_hub_wr_status_flags_as_13 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwhf.whf                                                                                             |                                                 dbg_hub_wr_handshaking_flags_14 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           wpntr                                                                                                |                                                          dbg_hub_wr_bin_cntr_15 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.mem                                                                                  |                                                  dbg_hub_memory__parameterized0 |      10(0.01%) |       0(0.00%) |  10(0.01%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                                                              |                                                  dbg_hub_memory__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gdm.dm_gen.dm                                                                                        |                                                                 dbg_hub_dmem_12 |      10(0.01%) |       0(0.00%) |  10(0.01%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rstblk                                                                                                 |                                                     dbg_hub_reset_blk_ramfifo_7 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (rstblk)                                                                                             |                                                     dbg_hub_reset_blk_ramfifo_7 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                             |                                                       dbg_hub_synchronizer_ff_8 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                             |                                                       dbg_hub_synchronizer_ff_9 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                             |                                                      dbg_hub_synchronizer_ff_10 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                             |                                                      dbg_hub_synchronizer_ff_11 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD6_WR                                                                                                          |                                                      dbg_hub_xsdbm_v3_0_0_wrreg |      42(0.02%) |      32(0.01%) |  10(0.01%) |    0(0.00%) |     110(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (U_CMD6_WR)                                                                                                      |                                                      dbg_hub_xsdbm_v3_0_0_wrreg |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_WR_FIFO                                                                                                        |                                                     dbg_hub_xsdbm_v3_0_0_wrfifo |      40(0.02%) |      30(0.01%) |  10(0.01%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (U_WR_FIFO)                                                                                                    |                                                     dbg_hub_xsdbm_v3_0_0_wrfifo |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                          |                                                  dbg_hub_fifo_generator_v13_1_4 |      39(0.02%) |      29(0.01%) |  10(0.01%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst)                                                                      |                                                  dbg_hub_fifo_generator_v13_1_4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst_fifo_gen                                                                                                |                                            dbg_hub_fifo_generator_v13_1_4_synth |      39(0.02%) |      29(0.01%) |  10(0.01%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     gconvfifo.rf                                                                                               |                                                      dbg_hub_fifo_generator_top |      39(0.02%) |      29(0.01%) |  10(0.01%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       grf.rf                                                                                                   |                                                  dbg_hub_fifo_generator_ramfifo |      39(0.02%) |      29(0.01%) |  10(0.01%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gcx.clkx                                                                             |                                                             dbg_hub_clk_x_pntrs |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (gntv_or_sync_fifo.gcx.clkx)                                                                         |                                                             dbg_hub_clk_x_pntrs |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                 |                                         dbg_hub_synchronizer_ff__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                 |                                       dbg_hub_synchronizer_ff__parameterized0_3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                 |                                       dbg_hub_synchronizer_ff__parameterized0_4 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                 |                                       dbg_hub_synchronizer_ff__parameterized0_5 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                                                               |                                                                dbg_hub_rd_logic |      10(0.01%) |      10(0.01%) |   0(0.00%) |    0(0.00%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gras.rsts                                                                                            |                                                      dbg_hub_rd_status_flags_as |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grhf.rhf                                                                                             |                                                    dbg_hub_rd_handshaking_flags |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           rpntr                                                                                                |                                                             dbg_hub_rd_bin_cntr |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                                                               |                                                                dbg_hub_wr_logic |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwas.wsts                                                                                            |                                                      dbg_hub_wr_status_flags_as |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gwhf.whf                                                                                             |                                                    dbg_hub_wr_handshaking_flags |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           wpntr                                                                                                |                                                             dbg_hub_wr_bin_cntr |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gntv_or_sync_fifo.mem                                                                                  |                                                                  dbg_hub_memory |      10(0.01%) |       0(0.00%) |  10(0.01%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           gdm.dm_gen.dm                                                                                        |                                                                    dbg_hub_dmem |      10(0.01%) |       0(0.00%) |  10(0.01%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         rstblk                                                                                                 |                                                       dbg_hub_reset_blk_ramfifo |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (rstblk)                                                                                             |                                                       dbg_hub_reset_blk_ramfifo |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                             |                                                         dbg_hub_synchronizer_ff |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                             |                                                       dbg_hub_synchronizer_ff_0 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                             |                                                       dbg_hub_synchronizer_ff_1 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                             |                                                       dbg_hub_synchronizer_ff_2 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD7_CTL                                                                                                         |                                    dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized2 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CMD7_STAT                                                                                                        |                                   dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized1 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_STATIC_STATUS                                                                                                    |                                           dbg_hub_xsdbm_v3_0_0_if_static_status |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |       7(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                            |                                                   dbg_hub_xsdbm_v3_0_0_addr_ctl |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                       |                                            dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_BUS_CONTROLLER                                                                                                |                                                    dbg_hub_xsdbm_v3_0_0_bus_ctl |      79(0.03%) |      79(0.03%) |   0(0.00%) |    0(0.00%) |      81(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (U_XSDB_BUS_CONTROLLER)                                                                                            |                                                    dbg_hub_xsdbm_v3_0_0_bus_ctl |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      70(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_RD_ABORT_FLAG                                                                                                    |                                dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_RD_REQ_FLAG                                                                                                      |                                                dbg_hub_xsdbm_v3_0_0_bus_ctl_flg |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_TIMER                                                                                                            |                                                dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt |      62(0.03%) |      62(0.03%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                        |                                             dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (U_XSDB_BUS_MSTR2SL_PORT_IFACE)                                                                                    |                                             dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_RD_DIN_BUS_MUX                                                                                                   |                                                dbg_hub_ltlib_v1_0_0_generic_mux |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         CORE_XSDB.U_ICON                                                                                                       |                                                       dbg_hub_xsdbm_v3_0_0_icon |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (CORE_XSDB.U_ICON)                                                                                                   |                                                       dbg_hub_xsdbm_v3_0_0_icon |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_CMD                                                                                                                |                                                 dbg_hub_xsdbm_v3_0_0_cmd_decode |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_STAT                                                                                                               |                                                       dbg_hub_xsdbm_v3_0_0_stat |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |       7(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           U_SYNC                                                                                                               |                                                       dbg_hub_xsdbm_v3_0_0_sync |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                          |                                                      dbg_hub_ltlib_v1_0_0_bscan |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                        |                                               dbg_hub_xsdbm_v3_0_0_bscan_switch |     122(0.05%) |     122(0.05%) |   0(0.00%) |    0(0.00%) |     125(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   device_dna_inst                                                                                                              |                                                                      device_dna |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |      73(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   eth.eth_infra_inst                                                                                                           |                                                                       eth_infra |    3999(1.65%) |    3932(1.62%) |  16(0.01%) |   51(0.05%) |    4399(0.91%) |   18(3.00%) | 3(0.25%) | 0(0.00%) |   0(0.00%) |
|     (eth.eth_infra_inst)                                                                                                       |                                                                       eth_infra |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     eth                                                                                                                        |                                                                  eth_sgmii_lvds |    1023(0.42%) |     998(0.41%) |  16(0.01%) |    9(0.01%) |    1286(0.27%) |    2(0.33%) | 2(0.17%) | 0(0.00%) |   0(0.00%) |
|       (eth)                                                                                                                    |                                                                  eth_sgmii_lvds |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       clkdiv                                                                                                                   |                                                                 ipbus_clock_div |      10(0.01%) |       9(0.01%) |   0(0.00%) |    1(0.01%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       eth_mac_1g_inst                                                                                                          |                                                                 eth_mac_1g_fifo |     385(0.16%) |     385(0.16%) |   0(0.00%) |    0(0.00%) |     451(0.09%) |    2(0.33%) | 2(0.17%) | 0(0.00%) |   0(0.00%) |
|         eth_mac_1g_inst                                                                                                        |                                                                      eth_mac_1g |     168(0.07%) |     168(0.07%) |   0(0.00%) |    0(0.00%) |     166(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           axis_gmii_rx_inst                                                                                                    |                                                                    axis_gmii_rx |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      96(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (axis_gmii_rx_inst)                                                                                                |                                                                    axis_gmii_rx |      25(0.01%) |      25(0.01%) |   0(0.00%) |    0(0.00%) |      96(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             eth_crc_8                                                                                                          |                                                                       lfsr_1802 |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           axis_gmii_tx_inst                                                                                                    |                                                                    axis_gmii_tx |     109(0.04%) |     109(0.04%) |   0(0.00%) |    0(0.00%) |      70(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (axis_gmii_tx_inst)                                                                                                |                                                                    axis_gmii_tx |      75(0.03%) |      75(0.03%) |   0(0.00%) |    0(0.00%) |      70(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             eth_crc_8                                                                                                          |                                                                            lfsr |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_fifo                                                                                                                |                                         axis_async_fifo_adapter__parameterized0 |     118(0.05%) |     118(0.05%) |   0(0.00%) |    0(0.00%) |     142(0.03%) |    1(0.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           fifo_inst                                                                                                            |                                                 axis_async_fifo__parameterized0 |     118(0.05%) |     118(0.05%) |   0(0.00%) |    0(0.00%) |     142(0.03%) |    1(0.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         tx_fifo                                                                                                                |                                                         axis_async_fifo_adapter |     100(0.04%) |     100(0.04%) |   0(0.00%) |    0(0.00%) |     143(0.03%) |    1(0.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           fifo_inst                                                                                                            |                                                                 axis_async_fifo |     100(0.04%) |     100(0.04%) |   0(0.00%) |    0(0.00%) |     143(0.03%) |    1(0.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       sgmii                                                                                                                    |                                            gig_eth_pcs_pma_gmii_to_sgmii_bridge |     624(0.26%) |     600(0.25%) |  16(0.01%) |    8(0.01%) |     796(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         U0                                                                                                                     |                                    gig_eth_pcs_pma_gmii_to_sgmii_bridge_support |     624(0.26%) |     600(0.25%) |  16(0.01%) |    8(0.01%) |     796(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           core_clocking_i                                                                                                      |                          gig_eth_pcs_pma_gmii_to_sgmii_bridge_sgmii_phy_clk_gen |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           core_resets_i                                                                                                        |                        gig_eth_pcs_pma_gmii_to_sgmii_bridge_sgmii_phy_reset_gen |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (core_resets_i)                                                                                                    |                        gig_eth_pcs_pma_gmii_to_sgmii_bridge_sgmii_phy_reset_gen |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       7(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sync_block_mmcm_locked                                                                                             |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block_12 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           pcs_pma_block_i                                                                                                      |                                      gig_eth_pcs_pma_gmii_to_sgmii_bridge_block |     622(0.26%) |     598(0.25%) |  16(0.01%) |    8(0.01%) |     783(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gig_eth_pcs_pma_gmii_to_sgmii_bridge_core                                                                          |               gig_eth_pcs_pma_gmii_to_sgmii_bridge_gig_ethernet_pcs_pma_v16_2_4 |     286(0.12%) |     278(0.11%) |   0(0.00%) |    8(0.01%) |     410(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gpcs_pma_inst                                                                                                    |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_GPCS_PMA_GEN |     286(0.12%) |     278(0.11%) |   0(0.00%) |    8(0.01%) |     410(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (gpcs_pma_inst)                                                                                                |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_GPCS_PMA_GEN |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      45(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION                                                           |                                   gig_eth_pcs_pma_gmii_to_sgmii_bridge_AUTO_NEG |      61(0.03%) |      61(0.03%) |   0(0.00%) |    0(0.00%) |     109(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 HAS_MANAGEMENT.MDIO                                                                                            |                                 gig_eth_pcs_pma_gmii_to_sgmii_bridge_MANAGEMENT |      74(0.03%) |      74(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (HAS_MANAGEMENT.MDIO)                                                                                        |                                 gig_eth_pcs_pma_gmii_to_sgmii_bridge_MANAGEMENT |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      26(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   MDIO_IF_ENABLE.MDIO_INTERFACE_1                                                                              |                             gig_eth_pcs_pma_gmii_to_sgmii_bridge_MDIO_INTERFACE |      30(0.01%) |      30(0.01%) |   0(0.00%) |    0(0.00%) |      46(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   SYNC_MDC                                                                                                     |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block_10 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   SYNC_MDIO_IN                                                                                                 |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block_11 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER                                                                        |                                         gig_eth_pcs_pma_gmii_to_sgmii_bridge_TX |      55(0.02%) |      55(0.02%) |   0(0.00%) |    0(0.00%) |      63(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 MGT_RESET.SYNC_ASYNC_RESET                                                                                     |                           gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_block |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK                                                                          |                                         gig_eth_pcs_pma_gmii_to_sgmii_bridge_RX |      73(0.03%) |      65(0.03%) |   0(0.00%) |    8(0.01%) |      79(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 RX_GMII_AT_TXOUTCLK.SYNCHRONISATION                                                                            |                                gig_eth_pcs_pma_gmii_to_sgmii_bridge_SYNCHRONISE |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 SYNC_SIGNAL_DETECT                                                                                             |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block_1 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             lvds_transceiver_mw                                                                                                |                      gig_eth_pcs_pma_gmii_to_sgmii_bridge_lvds_transceiver_ser8 |     300(0.12%) |     284(0.12%) |  16(0.01%) |    0(0.00%) |     250(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (lvds_transceiver_mw)                                                                                            |                      gig_eth_pcs_pma_gmii_to_sgmii_bridge_lvds_transceiver_ser8 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               decode_8b10b                                                                                                     |                      gig_eth_pcs_pma_gmii_to_sgmii_bridge_decode_8b10b_lut_base |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               encode_8b10b                                                                                                     |                      gig_eth_pcs_pma_gmii_to_sgmii_bridge_encode_8b10b_lut_base |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               serdes_10_to_1_ser8_i                                                                                            |                        gig_eth_pcs_pma_gmii_to_sgmii_bridge_serdes_10_to_1_ser8 |      25(0.01%) |      17(0.01%) |   8(0.01%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (serdes_10_to_1_ser8_i)                                                                                        |                        gig_eth_pcs_pma_gmii_to_sgmii_bridge_serdes_10_to_1_ser8 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gb0                                                                                                            |                            gig_eth_pcs_pma_gmii_to_sgmii_bridge_gearbox_10_to_4 |      25(0.01%) |      17(0.01%) |   8(0.01%) |    0(0.00%) |      26(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (gb0)                                                                                                        |                            gig_eth_pcs_pma_gmii_to_sgmii_bridge_gearbox_10_to_4 |      24(0.01%) |      16(0.01%) |   8(0.01%) |    0(0.00%) |      20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   reset_sync_output_clk                                                                                        |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_7 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 reset_sync_inter_clk                                                                                           |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               serdes_1_to_10_ser8_i                                                                                            |                        gig_eth_pcs_pma_gmii_to_sgmii_bridge_serdes_1_to_10_ser8 |     254(0.10%) |     246(0.10%) |   8(0.01%) |    0(0.00%) |     194(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (serdes_1_to_10_ser8_i)                                                                                        |                        gig_eth_pcs_pma_gmii_to_sgmii_bridge_serdes_1_to_10_ser8 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 dc_inst                                                                                                        |                      gig_eth_pcs_pma_gmii_to_sgmii_bridge_delay_controller_wrap |      92(0.04%) |      92(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gb0                                                                                                            |                            gig_eth_pcs_pma_gmii_to_sgmii_bridge_gearbox_4_to_10 |      28(0.01%) |      20(0.01%) |   8(0.01%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 reset_rxclk_div4                                                                                               |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 reset_rxclk_div4_1                                                                                             |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 reset_rxclk_div4_2                                                                                             |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 reset_sync_rxclk_div4                                                                                          |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync_5 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reset_wtd_timer                                                                                                    |                            gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_wtd_timer |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      31(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sgmii_logic                                                                                                        |                                gig_eth_pcs_pma_gmii_to_sgmii_bridge_sgmii_adapt |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      86(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               clock_generation                                                                                                 |                                    gig_eth_pcs_pma_gmii_to_sgmii_bridge_clk_gen |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (clock_generation)                                                                                             |                                    gig_eth_pcs_pma_gmii_to_sgmii_bridge_clk_gen |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 clk_div_stage1                                                                                                 |                               gig_eth_pcs_pma_gmii_to_sgmii_bridge_johnson_cntr |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 clk_div_stage2                                                                                                 |                             gig_eth_pcs_pma_gmii_to_sgmii_bridge_johnson_cntr_1 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_sync_reset                                                                                                   |                                 gig_eth_pcs_pma_gmii_to_sgmii_bridge_reset_sync |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               receiver                                                                                                         |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_rx_rate_adapt |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               resync_speed_100                                                                                                 |                 gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               resync_speed_10_100                                                                                              |               gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block__parameterized1_0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               transmitter                                                                                                      |                              gig_eth_pcs_pma_gmii_to_sgmii_bridge_tx_rate_adapt |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sync_block_mmcm_locked                                                                                             |                                 gig_eth_pcs_pma_gmii_to_sgmii_bridge_sync_block |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ipbus                                                                                                                      |                                                                      ipbus_ctrl |    2979(1.23%) |    2937(1.21%) |   0(0.00%) |   42(0.04%) |    3112(0.64%) |   16(2.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       (ipbus)                                                                                                                  |                                                                      ipbus_ctrl |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       trans                                                                                                                    |                                                                      transactor |    1107(0.46%) |    1107(0.46%) |   0(0.00%) |    0(0.00%) |     312(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         cfg                                                                                                                    |                                                                  transactor_cfg |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         iface                                                                                                                  |                                                                   transactor_if |     169(0.07%) |     169(0.07%) |   0(0.00%) |    0(0.00%) |     135(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sm                                                                                                                     |                                                                   transactor_sm |     938(0.39%) |     938(0.39%) |   0(0.00%) |    0(0.00%) |     176(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       udp_if                                                                                                                   |                                                                          UDP_if |    1870(0.77%) |    1828(0.75%) |   0(0.00%) |   42(0.04%) |    2800(0.58%) |   16(2.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         (udp_if)                                                                                                               |                                                                          UDP_if |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ARP                                                                                                                    |                                                                   udp_build_arp |      96(0.04%) |      96(0.04%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         IPADDR                                                                                                                 |                                                                udp_ipaddr_block |      64(0.03%) |      62(0.03%) |   0(0.00%) |    2(0.01%) |     103(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         RARP_block                                                                                                             |                                                                  udp_rarp_block |     200(0.08%) |     200(0.08%) |   0(0.00%) |    0(0.00%) |     350(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         clock_crossing_if                                                                                                      |                                                           udp_clock_crossing_if |      26(0.01%) |      26(0.01%) |   0(0.00%) |    0(0.00%) |      59(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         internal_ram                                                                                                           |                                                                 udp_DualPortRAM |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         internal_ram_selector                                                                                                  |                                                             udp_buffer_selector |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         internal_ram_shim                                                                                                      |                                                                  udp_rxram_shim |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ipbus_rx_ram                                                                                                           |                                                              udp_DualPortRAM_rx |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    8(1.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ipbus_tx_ram                                                                                                           |                                                              udp_DualPortRAM_tx |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    7(1.17%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         payload                                                                                                                |                                                               udp_build_payload |     184(0.08%) |     184(0.08%) |   0(0.00%) |    0(0.00%) |     196(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ping                                                                                                                   |                                                                  udp_build_ping |     118(0.05%) |     118(0.05%) |   0(0.00%) |    0(0.00%) |     106(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         resend                                                                                                                 |                                                                udp_build_resend |       9(0.01%) |       8(0.01%) |   0(0.00%) |    1(0.01%) |      19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_byte_sum                                                                                                            |                                                                    udp_byte_sum |      25(0.01%) |      25(0.01%) |   0(0.00%) |    0(0.00%) |      49(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_packet_parser                                                                                                       |                                                               udp_packet_parser |     150(0.06%) |     111(0.05%) |   0(0.00%) |   39(0.03%) |     454(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_ram_mux                                                                                                             |                                                                   udp_rxram_mux |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      36(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_ram_selector                                                                                                        |                                             udp_buffer_selector__parameterized0 |      58(0.02%) |      58(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_reset_block                                                                                                         |                                                                 udp_do_rx_reset |      10(0.01%) |      10(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rx_transactor                                                                                                          |                                                             udp_rxtransactor_if |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         status                                                                                                                 |                                                                udp_build_status |      40(0.02%) |      40(0.02%) |   0(0.00%) |    0(0.00%) |     171(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         status_buffer                                                                                                          |                                                               udp_status_buffer |     368(0.15%) |     368(0.15%) |   0(0.00%) |    0(0.00%) |     434(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         tx_byte_sum                                                                                                            |                                                               udp_byte_sum_1801 |      24(0.01%) |      24(0.01%) |   0(0.00%) |    0(0.00%) |      49(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         tx_main                                                                                                                |                                                                      udp_tx_mux |     220(0.09%) |     220(0.09%) |   0(0.00%) |    0(0.00%) |     221(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         tx_ram_selector                                                                                                        |                                             udp_buffer_selector__parameterized1 |      78(0.03%) |      78(0.03%) |   0(0.00%) |    0(0.00%) |      59(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         tx_transactor                                                                                                          |                                                             udp_txtransactor_if |     176(0.07%) |     176(0.07%) |   0(0.00%) |    0(0.00%) |     264(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   ext_trigger_inst                                                                                                             |                                                                     ext_trigger |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   fader_inst                                                                                                                   |                                                                           fader |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.clk125_frequency_counter_inst                                                                                  |                                                               frequency_counter |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.clk300_frequency_counter_inst                                                                                  |                                                             frequency_counter_0 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.clk320_frequency_counter_inst                                                                                  |                                                             frequency_counter_1 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.clk40_frequency_counter_inst                                                                                   |                                                             frequency_counter_2 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.refclk_frequency_counter_inst                                                                                  |                                                             frequency_counter_3 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[0].rxclk_frequency_counter_inst                                                                       |                                                             frequency_counter_4 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[0].txclk_frequency_counter_inst                                                                       |                                                             frequency_counter_5 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[1].rxclk_frequency_counter_inst                                                                       |                                                             frequency_counter_6 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[1].txclk_frequency_counter_inst                                                                       |                                                             frequency_counter_7 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[2].rxclk_frequency_counter_inst                                                                       |                                                             frequency_counter_8 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[2].txclk_frequency_counter_inst                                                                       |                                                             frequency_counter_9 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[3].rxclk_frequency_counter_inst                                                                       |                                                            frequency_counter_10 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[3].txclk_frequency_counter_inst                                                                       |                                                            frequency_counter_11 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[4].rxclk_frequency_counter_inst                                                                       |                                                            frequency_counter_12 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[4].txclk_frequency_counter_inst                                                                       |                                                            frequency_counter_13 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[5].rxclk_frequency_counter_inst                                                                       |                                                            frequency_counter_14 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[5].txclk_frequency_counter_inst                                                                       |                                                            frequency_counter_15 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[6].rxclk_frequency_counter_inst                                                                       |                                                            frequency_counter_16 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[6].txclk_frequency_counter_inst                                                                       |                                                            frequency_counter_17 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[7].rxclk_frequency_counter_inst                                                                       |                                                            frequency_counter_18 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[7].txclk_frequency_counter_inst                                                                       |                                                            frequency_counter_19 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[8].rxclk_frequency_counter_inst                                                                       |                                                            frequency_counter_20 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[8].txclk_frequency_counter_inst                                                                       |                                                            frequency_counter_21 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[9].rxclk_frequency_counter_inst                                                                       |                                                            frequency_counter_22 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   freq_counters.txrxclks[9].txclk_frequency_counter_inst                                                                       |                                                            frequency_counter_23 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |     138(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   progress_bar_inst                                                                                                            |                                                                    progress_bar |      38(0.02%) |      38(0.02%) |   0(0.00%) |    0(0.00%) |      86(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbdata[0].xpm_cdc_pulse_inst                                                                                                 |                                                        xpm_cdc_pulse__xdcDup__1 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rbdata[0].xpm_cdc_pulse_inst)                                                                                             |                                                        xpm_cdc_pulse__xdcDup__1 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_cdc_single_inst                                                                                                        |                                                              xpm_cdc_single__10 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbdata[1].xpm_cdc_pulse_inst                                                                                                 |                                                        xpm_cdc_pulse__xdcDup__2 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rbdata[1].xpm_cdc_pulse_inst)                                                                                             |                                                        xpm_cdc_pulse__xdcDup__2 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_cdc_single_inst                                                                                                        |                                                              xpm_cdc_single__11 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbdata[2].xpm_cdc_pulse_inst                                                                                                 |                                                        xpm_cdc_pulse__xdcDup__3 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rbdata[2].xpm_cdc_pulse_inst)                                                                                             |                                                        xpm_cdc_pulse__xdcDup__3 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_cdc_single_inst                                                                                                        |                                                              xpm_cdc_single__12 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbdata[3].xpm_cdc_pulse_inst                                                                                                 |                                                        xpm_cdc_pulse__xdcDup__4 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rbdata[3].xpm_cdc_pulse_inst)                                                                                             |                                                        xpm_cdc_pulse__xdcDup__4 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_cdc_single_inst                                                                                                        |                                                              xpm_cdc_single__13 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbdata[4].xpm_cdc_pulse_inst                                                                                                 |                                                        xpm_cdc_pulse__xdcDup__5 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rbdata[4].xpm_cdc_pulse_inst)                                                                                             |                                                        xpm_cdc_pulse__xdcDup__5 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_cdc_single_inst                                                                                                        |                                                              xpm_cdc_single__14 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbdata[5].xpm_cdc_pulse_inst                                                                                                 |                                                        xpm_cdc_pulse__xdcDup__6 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rbdata[5].xpm_cdc_pulse_inst)                                                                                             |                                                        xpm_cdc_pulse__xdcDup__6 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_cdc_single_inst                                                                                                        |                                                              xpm_cdc_single__15 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbdata[6].xpm_cdc_pulse_inst                                                                                                 |                                                        xpm_cdc_pulse__xdcDup__7 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rbdata[6].xpm_cdc_pulse_inst)                                                                                             |                                                        xpm_cdc_pulse__xdcDup__7 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_cdc_single_inst                                                                                                        |                                                              xpm_cdc_single__16 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbdata[7].xpm_cdc_pulse_inst                                                                                                 |                                                        xpm_cdc_pulse__xdcDup__8 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rbdata[7].xpm_cdc_pulse_inst)                                                                                             |                                                        xpm_cdc_pulse__xdcDup__8 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_cdc_single_inst                                                                                                        |                                                              xpm_cdc_single__17 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbdata[8].xpm_cdc_pulse_inst                                                                                                 |                                                        xpm_cdc_pulse__xdcDup__9 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rbdata[8].xpm_cdc_pulse_inst)                                                                                             |                                                        xpm_cdc_pulse__xdcDup__9 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_cdc_single_inst                                                                                                        |                                                              xpm_cdc_single__18 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbdata[9].xpm_cdc_pulse_inst                                                                                                 |                                                                   xpm_cdc_pulse |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (rbdata[9].xpm_cdc_pulse_inst)                                                                                             |                                                                   xpm_cdc_pulse |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     xpm_cdc_single_inst                                                                                                        |                                                                  xpm_cdc_single |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbgen[0].readout_board_inst                                                                                                  |                                                                   readout_board |  29817(12.30%) |  28833(11.89%) |   0(0.00%) |  984(0.87%) |   37219(7.68%) |  79(13.17%) | 2(0.17%) | 0(0.00%) |   0(0.00%) |
|     (rbgen[0].readout_board_inst)                                                                                              |                                                                   readout_board |     391(0.16%) |     390(0.16%) |   0(0.00%) |    1(0.01%) |     750(0.15%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     debug.ila_lpgbt_inst                                                                                                       |                                                                       ila_lpgbt |    1510(0.62%) |    1081(0.45%) |   0(0.00%) |  429(0.38%) |    4495(0.93%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (debug.ila_lpgbt_inst)                                                                                                   |                                                                       ila_lpgbt |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U0                                                                                                                       |                                                       ila_lpgbt_ila_v6_2_11_ila |    1510(0.62%) |    1081(0.45%) |   0(0.00%) |  429(0.38%) |    4495(0.93%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (U0)                                                                                                                   |                                                       ila_lpgbt_ila_v6_2_11_ila |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |    1601(0.33%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ila_core_inst                                                                                                          |                                                  ila_lpgbt_ila_v6_2_11_ila_core |    1509(0.62%) |    1080(0.45%) |   0(0.00%) |  429(0.38%) |    2894(0.60%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (ila_core_inst)                                                                                                      |                                                  ila_lpgbt_ila_v6_2_11_ila_core |     160(0.07%) |       0(0.00%) |   0(0.00%) |  160(0.14%) |     362(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ila_trace_memory_inst                                                                                                |                                          ila_lpgbt_ila_v6_2_11_ila_trace_memory |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                           |                                                    ila_lpgbt_blk_mem_gen_v8_4_4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst_blk_mem_gen                                                                                                 |                                              ila_lpgbt_blk_mem_gen_v8_4_4_synth |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                                           |                                    ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_top |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   valid.cstr                                                                                                   |                           ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    9(1.50%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[0].ram.r                                                                                           |                             ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |                           ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[1].ram.r                                                                                           |             ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |           ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[2].ram.r                                                                                           |             ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |           ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[3].ram.r                                                                                           |             ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |           ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[4].ram.r                                                                                           |             ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |           ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[5].ram.r                                                                                           |             ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |           ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[6].ram.r                                                                                           |             ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |           ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[7].ram.r                                                                                           |             ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |           ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[8].ram.r                                                                                           |             ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized7 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |           ila_lpgbt_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized7 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_ila_cap_ctrl                                                                                                       |                                       ila_lpgbt_ila_v6_2_11_ila_cap_ctrl_legacy |      78(0.03%) |      31(0.01%) |   0(0.00%) |   47(0.04%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_ila_cap_ctrl)                                                                                                   |                                       ila_lpgbt_ila_v6_2_11_ila_cap_ctrl_legacy |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CDONE                                                                                                            |                                  ila_lpgbt_ltlib_v1_0_0_cfglut6__parameterized0 |       4(0.01%) |       2(0.01%) |   0(0.00%) |    2(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_NS0                                                                                                              |                                                  ila_lpgbt_ltlib_v1_0_0_cfglut7 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_NS1                                                                                                              |                                               ila_lpgbt_ltlib_v1_0_0_cfglut7_99 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_cap_addrgen                                                                                                      |                                           ila_lpgbt_ila_v6_2_11_ila_cap_addrgen |      63(0.03%) |      26(0.01%) |   0(0.00%) |   37(0.03%) |     111(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_cap_addrgen)                                                                                                  |                                           ila_lpgbt_ila_v6_2_11_ila_cap_addrgen |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |      68(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_CMPRESET                                                                                                       |                                                  ila_lpgbt_ltlib_v1_0_0_cfglut6 |       3(0.01%) |       1(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_sample_counter                                                                                             |                                    ila_lpgbt_ila_v6_2_11_ila_cap_sample_counter |      32(0.01%) |      19(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_sample_counter)                                                                                         |                                    ila_lpgbt_ila_v6_2_11_ila_cap_sample_counter |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_SCE                                                                                                          |                                              ila_lpgbt_ltlib_v1_0_0_cfglut4_106 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_SCMPCE                                                                                                       |                                              ila_lpgbt_ltlib_v1_0_0_cfglut5_107 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_SCRST                                                                                                        |                                              ila_lpgbt_ltlib_v1_0_0_cfglut6_108 |       5(0.01%) |       3(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_scnt_cmp                                                                                                     |                                        ila_lpgbt_ltlib_v1_0_0_match_nodelay_109 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                   ila_lpgbt_ltlib_v1_0_0_allx_typeA_nodelay_110 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                   ila_lpgbt_ltlib_v1_0_0_allx_typeA_nodelay_110 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3_111 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3_111 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized1_112 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized2_113 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_window_counter                                                                                             |                                    ila_lpgbt_ila_v6_2_11_ila_cap_window_counter |      28(0.01%) |       7(0.01%) |   0(0.00%) |   21(0.02%) |      22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_window_counter)                                                                                         |                                    ila_lpgbt_ila_v6_2_11_ila_cap_window_counter |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_WCE                                                                                                          |                                                  ila_lpgbt_ltlib_v1_0_0_cfglut4 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_WHCMPCE                                                                                                      |                                                  ila_lpgbt_ltlib_v1_0_0_cfglut5 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_WLCMPCE                                                                                                      |                                              ila_lpgbt_ltlib_v1_0_0_cfglut5_100 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_wcnt_hcmp                                                                                                    |                                            ila_lpgbt_ltlib_v1_0_0_match_nodelay |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                   ila_lpgbt_ltlib_v1_0_0_allx_typeA_nodelay_102 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3_103 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                            ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3_103 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized1_104 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                      ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized2_105 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_wcnt_lcmp                                                                                                    |                                        ila_lpgbt_ltlib_v1_0_0_match_nodelay_101 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                       ila_lpgbt_ltlib_v1_0_0_allx_typeA_nodelay |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                       ila_lpgbt_ltlib_v1_0_0_allx_typeA_nodelay |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                                ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                                ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized3 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                          ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized1 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                          ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized2 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_ila_regs                                                                                                           |                                              ila_lpgbt_ila_v6_2_11_ila_register |     901(0.37%) |     900(0.37%) |   0(0.00%) |    1(0.01%) |    1353(0.28%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_ila_regs)                                                                                                       |                                              ila_lpgbt_ila_v6_2_11_ila_register |     118(0.05%) |     117(0.05%) |   0(0.00%) |    1(0.01%) |     162(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[0].mu_srl_reg                                                                                               |                                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[10].mu_srl_reg                                                                                              |                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized9 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[11].mu_srl_reg                                                                                              |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized10 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[12].mu_srl_reg                                                                                              |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized11 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[13].mu_srl_reg                                                                                              |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized12 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[1].mu_srl_reg                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized0 |      60(0.02%) |      60(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[2].mu_srl_reg                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized1 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[3].mu_srl_reg                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized2 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[4].mu_srl_reg                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized3 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[5].mu_srl_reg                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized4 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[6].mu_srl_reg                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized5 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[7].mu_srl_reg                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized6 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[8].mu_srl_reg                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized7 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[9].mu_srl_reg                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized8 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             TC_SRL[0].tc_srl_reg                                                                                               |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized13 |      30(0.01%) |      30(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_XSDB_SLAVE                                                                                                       |                                                    ila_lpgbt_xsdbs_v1_0_2_xsdbs |      76(0.03%) |      76(0.03%) |   0(0.00%) |    0(0.00%) |     213(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_15                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized52 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl_97 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_16                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized53 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl_96 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_17                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized54 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl_95 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_18                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized55 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl_94 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_19                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized56 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl_93 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_1a                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized57 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl__parameterized1_92 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_6                                                                                                              |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized37 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl_91 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_7                                                                                                              |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized38 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_ctl__parameterized0 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_8                                                                                                              |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized39 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                              ila_lpgbt_xsdbs_v1_0_2_reg_stat_90 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_80                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized58 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl__parameterized1_89 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_81                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized59 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl_88 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_82                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized60 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                  ila_lpgbt_xsdbs_v1_0_2_reg_ctl__parameterized1 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_83                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized61 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl_87 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_84                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized62 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl_86 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_85                                                                                                             |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized63 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                               ila_lpgbt_xsdbs_v1_0_2_reg_ctl_85 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_887                                                                                                            |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized65 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                              ila_lpgbt_xsdbs_v1_0_2_reg_stat_84 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_88d                                                                                                            |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized67 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                              ila_lpgbt_xsdbs_v1_0_2_reg_stat_83 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_890                                                                                                            |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized70 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (reg_890)                                                                                                        |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized70 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                              ila_lpgbt_xsdbs_v1_0_2_reg_stat_98 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_9                                                                                                              |                                     ila_lpgbt_xsdbs_v1_0_2_reg__parameterized40 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                              ila_lpgbt_xsdbs_v1_0_2_reg_stat_82 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_srl_fff                                                                                                        |                                 ila_lpgbt_xsdbs_v1_0_2_reg_p2s__parameterized14 |      48(0.02%) |      48(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_stream_ffd                                                                                                     |                                               ila_lpgbt_xsdbs_v1_0_2_reg_stream |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                                  ila_lpgbt_xsdbs_v1_0_2_reg_ctl |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_stream_ffe                                                                                                     |                               ila_lpgbt_xsdbs_v1_0_2_reg_stream__parameterized0 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                                 ila_lpgbt_xsdbs_v1_0_2_reg_stat |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_ila_reset_ctrl                                                                                                     |                                            ila_lpgbt_ila_v6_2_11_ila_reset_ctrl |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_ila_reset_ctrl)                                                                                                 |                                            ila_lpgbt_ila_v6_2_11_ila_reset_ctrl |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             arm_detection_inst                                                                                                 |                                    ila_lpgbt_ltlib_v1_0_0_rising_edge_detection |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.arm_in_transfer_inst                                                                         |                                          ila_lpgbt_ltlib_v1_0_0_async_edge_xfer |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.arm_out_transfer_inst                                                                        |                                       ila_lpgbt_ltlib_v1_0_0_async_edge_xfer_78 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.halt_in_transfer_inst                                                                        |                                       ila_lpgbt_ltlib_v1_0_0_async_edge_xfer_79 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.halt_out_transfer_inst                                                                       |                                       ila_lpgbt_ltlib_v1_0_0_async_edge_xfer_80 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             halt_detection_inst                                                                                                |                                 ila_lpgbt_ltlib_v1_0_0_rising_edge_detection_81 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_trig                                                                                                               |                                               ila_lpgbt_ila_v6_2_11_ila_trigger |     228(0.09%) |       9(0.01%) |   0(0.00%) |  219(0.19%) |     683(0.14%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_trig)                                                                                                           |                                               ila_lpgbt_ila_v6_2_11_ila_trigger |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                     |                                                    ila_lpgbt_ltlib_v1_0_0_match |      10(0.01%) |       1(0.01%) |   0(0.00%) |    9(0.01%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                                                                 |                                                    ila_lpgbt_ltlib_v1_0_0_match |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                          |                                               ila_lpgbt_ltlib_v1_0_0_allx_typeA |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                      |                                               ila_lpgbt_ltlib_v1_0_0_allx_typeA |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 DUT                                                                                                            |                                                ila_lpgbt_ltlib_v1_0_0_all_typeA |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (DUT)                                                                                                        |                                                ila_lpgbt_ltlib_v1_0_0_all_typeA |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_76 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                 |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_77 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_TM                                                                                                               |                                            ila_lpgbt_ila_v6_2_11_ila_trig_match |     218(0.09%) |       8(0.01%) |   0(0.00%) |  210(0.19%) |     666(0.14%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[0].U_M                                                                                          |                                    ila_lpgbt_ltlib_v1_0_0_match__parameterized0 |     121(0.05%) |       8(0.01%) |   0(0.00%) |  113(0.10%) |     450(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[0].U_M)                                                                                      |                                    ila_lpgbt_ltlib_v1_0_0_match__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                               ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized0 |     121(0.05%) |       8(0.01%) |   0(0.00%) |  113(0.10%) |     449(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                               ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized0 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |     448(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized0 |     113(0.05%) |       0(0.00%) |   0(0.00%) |  113(0.10%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized0 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_48 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_49 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_50 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_51 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_52 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_53 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_54 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_55 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_56 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_57 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_58 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_59 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_60 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_61 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_62 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_63 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_64 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_65 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                              |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_66 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                              |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_67 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_68 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_69 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_70 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_71 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_72 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_73 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_74 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_75 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[10].U_M                                                                                         |                                    ila_lpgbt_ltlib_v1_0_0_match__parameterized4 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[10].U_M)                                                                                     |                                    ila_lpgbt_ltlib_v1_0_0_match__parameterized4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                               ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized4 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       7(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                               ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_46 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_46 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_47 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[11].U_M                                                                                         |                                    ila_lpgbt_ltlib_v1_0_0_match__parameterized1 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[11].U_M)                                                                                     |                                    ila_lpgbt_ltlib_v1_0_0_match__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_43 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_43 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_44 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_44 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_45 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[12].U_M                                                                                         |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_0 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[12].U_M)                                                                                     |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_40 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_40 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_41 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_41 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_42 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[13].U_M                                                                                         |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_1 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[13].U_M)                                                                                     |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_37 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_37 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_38 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_38 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_39 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[1].U_M                                                                                          |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_2 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[1].U_M)                                                                                      |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_34 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_34 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_35 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_35 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_36 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[2].U_M                                                                                          |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_3 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[2].U_M)                                                                                      |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_31 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_31 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_32 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_32 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_33 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[3].U_M                                                                                          |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_4 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[3].U_M)                                                                                      |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_28 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_28 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_29 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_29 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_30 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[4].U_M                                                                                          |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_5 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[4].U_M)                                                                                      |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_25 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1_25 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_26 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_26 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_27 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[5].U_M                                                                                          |                                    ila_lpgbt_ltlib_v1_0_0_match__parameterized2 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[5].U_M)                                                                                      |                                    ila_lpgbt_ltlib_v1_0_0_match__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized2_22 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized2_22 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_23 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_23 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_24 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[6].U_M                                                                                          |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized2_6 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[6].U_M)                                                                                      |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized2_6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                               ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized2 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                               ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_20 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1_20 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_21 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[7].U_M                                                                                          |                                    ila_lpgbt_ltlib_v1_0_0_match__parameterized3 |      21(0.01%) |       0(0.00%) |   0(0.00%) |   21(0.02%) |      82(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[7].U_M)                                                                                      |                                    ila_lpgbt_ltlib_v1_0_0_match__parameterized3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized3_13 |      21(0.01%) |       0(0.00%) |   0(0.00%) |   21(0.02%) |      81(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                            ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized3_13 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      80(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized2_14 |      21(0.01%) |       0(0.00%) |   0(0.00%) |   21(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                             ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized2_14 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_15 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_16 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_17 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_18 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_19 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[8].U_M                                                                                          |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized3_7 |      21(0.01%) |       0(0.00%) |   0(0.00%) |   21(0.02%) |      82(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[8].U_M)                                                                                      |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized3_7 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                               ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized3 |      21(0.01%) |       0(0.00%) |   0(0.00%) |   21(0.02%) |      81(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                               ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      80(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized2 |      21(0.01%) |       0(0.00%) |   0(0.00%) |   21(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized2 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                          ila_lpgbt_ltlib_v1_0_0_all_typeA_slice |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                        ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_9 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_10 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                               |                                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice_11 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                               |                       ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0_12 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[9].U_M                                                                                          |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_8 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[9].U_M)                                                                                      |                                  ila_lpgbt_ltlib_v1_0_0_match__parameterized1_8 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                               ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                               ila_lpgbt_ltlib_v1_0_0_allx_typeA__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                ila_lpgbt_ltlib_v1_0_0_all_typeA__parameterized1 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                          ila_lpgbt_ltlib_v1_0_0_all_typeA_slice__parameterized0 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xsdb_memory_read_inst                                                                                                |                                            ila_lpgbt_ltlib_v1_0_0_generic_memrd |     130(0.05%) |     128(0.05%) |   0(0.00%) |    2(0.01%) |     345(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     dl_gen.etroc_tx_inst                                                                                                       |                                                                     etroc_tx__4 |      40(0.02%) |      40(0.02%) |   0(0.00%) |    0(0.00%) |      24(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     dl_gen.prbs_any_gen                                                                                                        |                                                                   PRBS_ANY_2051 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_fifo_inst                                                                                                            |                                                           etroc_fifo__xdcDup__1 |     165(0.07%) |     165(0.07%) |   0(0.00%) |    0(0.00%) |     198(0.04%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       fifo_sync_inst                                                                                                           |                                                            fifo_sync__xdcDup__1 |     141(0.06%) |     141(0.06%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (fifo_sync_inst)                                                                                                       |                                                            fifo_sync__xdcDup__1 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sync.xpm_fifo_sync_inst                                                                                                |                                                                xpm_fifo_sync__5 |     124(0.05%) |     124(0.05%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_base_inst                                                                                                   |                                                xpm_fifo_base__parameterized0__5 |     124(0.05%) |     124(0.05%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_base_inst)                                                                                               |                                                xpm_fifo_base__parameterized0__5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_regce_std.regce_pipe_inst                                                                                      |                                                           xpm_reg_pipe_bit_2411 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_pipe_bit[0].pipe_bit_inst                                                                                    |                                                           xpm_fifo_reg_bit_2418 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_sdpram.xpm_memory_base_inst                                                                                    |                                              xpm_memory_base__parameterized0__5 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      33(0.01%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdp_inst                                                                                                           |                                           xpm_counter_updn__parameterized6_2412 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdpp1_inst                                                                                                         |                                           xpm_counter_updn__parameterized7_2413 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rst_d1_inst                                                                                                        |                                                           xpm_fifo_reg_bit_2414 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrp_inst                                                                                                           |                                           xpm_counter_updn__parameterized3_2415 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrpp1_inst                                                                                                         |                                           xpm_counter_updn__parameterized4_2416 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xpm_fifo_rst_inst                                                                                                  |                                               xpm_fifo_rst__parameterized0_2417 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       lost_word_counter                                                                                                        |                                                                    counter_2409 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       wishbone_fifo_reader_inst                                                                                                |                                                       wishbone_fifo_reader_2410 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].dat_counter                                                                                            |                                                    counter__parameterized0_2052 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].err_counter                                                                                            |                                                    counter__parameterized0_2053 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].filler_rate_inst                                                                                       |                                               rate_counter__parameterized0_2054 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].pkt_counter                                                                                            |                                                    counter__parameterized0_2055 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].dat_counter                                                                                           |                                                    counter__parameterized0_2056 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].err_counter                                                                                           |                                                    counter__parameterized0_2057 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2058 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].pkt_counter                                                                                           |                                                    counter__parameterized0_2059 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].dat_counter                                                                                           |                                                    counter__parameterized0_2060 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].err_counter                                                                                           |                                                    counter__parameterized0_2061 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2062 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].pkt_counter                                                                                           |                                                    counter__parameterized0_2063 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].dat_counter                                                                                           |                                                    counter__parameterized0_2064 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].err_counter                                                                                           |                                                    counter__parameterized0_2065 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2066 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].pkt_counter                                                                                           |                                                    counter__parameterized0_2067 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].dat_counter                                                                                           |                                                    counter__parameterized0_2068 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].err_counter                                                                                           |                                                    counter__parameterized0_2069 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2070 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].pkt_counter                                                                                           |                                                    counter__parameterized0_2071 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].dat_counter                                                                                           |                                                    counter__parameterized0_2072 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].err_counter                                                                                           |                                                    counter__parameterized0_2073 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2074 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].pkt_counter                                                                                           |                                                    counter__parameterized0_2075 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].dat_counter                                                                                           |                                                    counter__parameterized0_2076 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].err_counter                                                                                           |                                                    counter__parameterized0_2077 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2078 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].pkt_counter                                                                                           |                                                    counter__parameterized0_2079 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].dat_counter                                                                                           |                                                    counter__parameterized0_2080 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].err_counter                                                                                           |                                                    counter__parameterized0_2081 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2082 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].pkt_counter                                                                                           |                                                    counter__parameterized0_2083 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].dat_counter                                                                                           |                                                    counter__parameterized0_2084 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].err_counter                                                                                           |                                                    counter__parameterized0_2085 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2086 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].pkt_counter                                                                                           |                                                    counter__parameterized0_2087 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].dat_counter                                                                                            |                                                    counter__parameterized0_2088 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].err_counter                                                                                            |                                                    counter__parameterized0_2089 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].filler_rate_inst                                                                                       |                                               rate_counter__parameterized0_2090 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].pkt_counter                                                                                            |                                                    counter__parameterized0_2091 |      20(0.01%) |      20(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].dat_counter                                                                                           |                                                    counter__parameterized0_2092 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].err_counter                                                                                           |                                                    counter__parameterized0_2093 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2094 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].pkt_counter                                                                                           |                                                    counter__parameterized0_2095 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].dat_counter                                                                                           |                                                    counter__parameterized0_2096 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].err_counter                                                                                           |                                                    counter__parameterized0_2097 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2098 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].pkt_counter                                                                                           |                                                    counter__parameterized0_2099 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].dat_counter                                                                                           |                                                    counter__parameterized0_2100 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].err_counter                                                                                           |                                                    counter__parameterized0_2101 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2102 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].pkt_counter                                                                                           |                                                    counter__parameterized0_2103 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].dat_counter                                                                                           |                                                    counter__parameterized0_2104 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].err_counter                                                                                           |                                                    counter__parameterized0_2105 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2106 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].pkt_counter                                                                                           |                                                    counter__parameterized0_2107 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].dat_counter                                                                                           |                                                    counter__parameterized0_2108 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].err_counter                                                                                           |                                                    counter__parameterized0_2109 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2110 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].pkt_counter                                                                                           |                                                    counter__parameterized0_2111 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].dat_counter                                                                                           |                                                    counter__parameterized0_2112 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].err_counter                                                                                           |                                                    counter__parameterized0_2113 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2114 |      65(0.03%) |      65(0.03%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].pkt_counter                                                                                           |                                                    counter__parameterized0_2115 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].dat_counter                                                                                           |                                                    counter__parameterized0_2116 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].err_counter                                                                                           |                                                    counter__parameterized0_2117 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2118 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].pkt_counter                                                                                           |                                                    counter__parameterized0_2119 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].dat_counter                                                                                           |                                                    counter__parameterized0_2120 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].err_counter                                                                                           |                                                    counter__parameterized0_2121 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2122 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].pkt_counter                                                                                           |                                                    counter__parameterized0_2123 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].dat_counter                                                                                           |                                                    counter__parameterized0_2124 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].err_counter                                                                                           |                                                    counter__parameterized0_2125 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2126 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].pkt_counter                                                                                           |                                                    counter__parameterized0_2127 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].dat_counter                                                                                           |                                                    counter__parameterized0_2128 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].err_counter                                                                                           |                                                    counter__parameterized0_2129 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2130 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].pkt_counter                                                                                           |                                                    counter__parameterized0_2131 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].dat_counter                                                                                            |                                                    counter__parameterized0_2132 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].err_counter                                                                                            |                                                    counter__parameterized0_2133 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].filler_rate_inst                                                                                       |                                               rate_counter__parameterized0_2134 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].pkt_counter                                                                                            |                                                    counter__parameterized0_2135 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].dat_counter                                                                                           |                                                    counter__parameterized0_2136 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].err_counter                                                                                           |                                                    counter__parameterized0_2137 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_2138 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].pkt_counter                                                                                           |                                                    counter__parameterized0_2139 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].dat_counter                                                                                            |                                                    counter__parameterized0_2140 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].err_counter                                                                                            |                                                    counter__parameterized0_2141 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].filler_rate_inst                                                                                       |                                               rate_counter__parameterized0_2142 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].pkt_counter                                                                                            |                                                    counter__parameterized0_2143 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].dat_counter                                                                                            |                                                    counter__parameterized0_2144 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].err_counter                                                                                            |                                                    counter__parameterized0_2145 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].filler_rate_inst                                                                                       |                                               rate_counter__parameterized0_2146 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].pkt_counter                                                                                            |                                                    counter__parameterized0_2147 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                           fifo_async__xdcDup__1 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                           fifo_async__xdcDup__1 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                       xpm_fifo_async__xdcDup__1 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                        xpm_fifo_base__xdcDup__1 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                        xpm_fifo_base__xdcDup__1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2383 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2384 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__143 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2385 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2386 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2387 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2388 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2389 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2390 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                         xpm_fifo_rst__xdcDup__1 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                         xpm_fifo_rst__xdcDup__1 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__327 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__326 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_2148 |     508(0.21%) |     508(0.21%) |   0(0.00%) |    0(0.00%) |     297(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_2148 |     102(0.04%) |     102(0.04%) |   0(0.00%) |    0(0.00%) |     174(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2382 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                           fifo_async__xdcDup__6 |     113(0.05%) |     113(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                           fifo_async__xdcDup__6 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                       xpm_fifo_async__xdcDup__6 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                        xpm_fifo_base__xdcDup__6 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                        xpm_fifo_base__xdcDup__6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2374 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2375 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__138 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2376 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2377 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2378 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2379 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2380 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2381 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                         xpm_fifo_rst__xdcDup__6 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                         xpm_fifo_rst__xdcDup__6 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__317 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__316 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2149 |     569(0.23%) |     569(0.23%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2149 |     163(0.07%) |     163(0.07%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2373 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                           fifo_async__xdcDup__7 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                           fifo_async__xdcDup__7 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                       xpm_fifo_async__xdcDup__7 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                        xpm_fifo_base__xdcDup__7 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                        xpm_fifo_base__xdcDup__7 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2365 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2366 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__137 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2367 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2368 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2369 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2370 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2371 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2372 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                         xpm_fifo_rst__xdcDup__7 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                         xpm_fifo_rst__xdcDup__7 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__315 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__314 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2150 |     508(0.21%) |     508(0.21%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2150 |     102(0.04%) |     102(0.04%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2364 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                           fifo_async__xdcDup__8 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                           fifo_async__xdcDup__8 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                       xpm_fifo_async__xdcDup__8 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                        xpm_fifo_base__xdcDup__8 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                        xpm_fifo_base__xdcDup__8 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2356 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2357 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__136 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2358 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2359 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2360 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2361 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2362 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2363 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                         xpm_fifo_rst__xdcDup__8 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                         xpm_fifo_rst__xdcDup__8 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__313 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__312 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2151 |     569(0.23%) |     569(0.23%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2151 |     163(0.07%) |     163(0.07%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2355 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                           fifo_async__xdcDup__9 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                           fifo_async__xdcDup__9 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                       xpm_fifo_async__xdcDup__9 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                        xpm_fifo_base__xdcDup__9 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                        xpm_fifo_base__xdcDup__9 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2347 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2348 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__135 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2349 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2350 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2351 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2352 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2353 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2354 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                         xpm_fifo_rst__xdcDup__9 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                         xpm_fifo_rst__xdcDup__9 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__311 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__310 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2152 |     508(0.21%) |     508(0.21%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2152 |     102(0.04%) |     102(0.04%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2346 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__10 |     113(0.05%) |     113(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__10 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__10 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__10 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__10 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2338 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2339 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__134 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2340 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2341 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2342 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2343 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2344 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2345 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__10 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__10 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__309 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__308 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2153 |     569(0.23%) |     569(0.23%) |   0(0.00%) |    0(0.00%) |     265(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2153 |     163(0.07%) |     163(0.07%) |   0(0.00%) |    0(0.00%) |     142(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2337 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__11 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__11 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__11 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__11 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__11 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2329 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2330 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__133 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2331 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2332 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2333 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2334 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2335 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2336 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__11 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__11 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__307 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__306 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2154 |     508(0.21%) |     508(0.21%) |   0(0.00%) |    0(0.00%) |     297(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2154 |     102(0.04%) |     102(0.04%) |   0(0.00%) |    0(0.00%) |     174(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2328 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__12 |     113(0.05%) |     113(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__12 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__12 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__12 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__12 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2320 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2321 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__132 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2322 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2323 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2324 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2325 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2326 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2327 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__12 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__12 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__305 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__304 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2155 |     569(0.23%) |     569(0.23%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2155 |     163(0.07%) |     163(0.07%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2319 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                           fifo_async__xdcDup__2 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                           fifo_async__xdcDup__2 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                       xpm_fifo_async__xdcDup__2 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                        xpm_fifo_base__xdcDup__2 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                        xpm_fifo_base__xdcDup__2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2311 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2312 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__142 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2313 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2314 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2315 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2316 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2317 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2318 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                         xpm_fifo_rst__xdcDup__2 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                         xpm_fifo_rst__xdcDup__2 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__325 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__324 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_2156 |     569(0.23%) |     569(0.23%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_2156 |     162(0.07%) |     162(0.07%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2310 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                           fifo_async__xdcDup__3 |      73(0.03%) |      73(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                           fifo_async__xdcDup__3 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                       xpm_fifo_async__xdcDup__3 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                        xpm_fifo_base__xdcDup__3 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                        xpm_fifo_base__xdcDup__3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2302 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2303 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__141 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2304 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2305 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2306 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2307 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2308 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2309 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                         xpm_fifo_rst__xdcDup__3 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                         xpm_fifo_rst__xdcDup__3 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__323 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__322 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_2157 |     508(0.21%) |     508(0.21%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_2157 |     102(0.04%) |     102(0.04%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2301 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                           fifo_async__xdcDup__4 |     113(0.05%) |     113(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                           fifo_async__xdcDup__4 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                       xpm_fifo_async__xdcDup__4 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                        xpm_fifo_base__xdcDup__4 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                        xpm_fifo_base__xdcDup__4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2293 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2294 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__140 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2295 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2296 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2297 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2298 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2299 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2300 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                         xpm_fifo_rst__xdcDup__4 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                         xpm_fifo_rst__xdcDup__4 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__321 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__320 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_2158 |     569(0.23%) |     569(0.23%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_2158 |     163(0.07%) |     163(0.07%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2292 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                           fifo_async__xdcDup__5 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                           fifo_async__xdcDup__5 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                       xpm_fifo_async__xdcDup__5 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                        xpm_fifo_base__xdcDup__5 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                        xpm_fifo_base__xdcDup__5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2284 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2285 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__139 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2286 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2287 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2288 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2289 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2290 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2291 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                         xpm_fifo_rst__xdcDup__5 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                         xpm_fifo_rst__xdcDup__5 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__319 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__318 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_2159 |     508(0.21%) |     508(0.21%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_2159 |     101(0.04%) |     101(0.04%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2283 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__13 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__13 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__13 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__13 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__13 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2275 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2276 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__131 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2277 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2278 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2279 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2280 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2281 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2282 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__13 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__13 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__303 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__302 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_2160 |     512(0.21%) |     512(0.21%) |   0(0.00%) |    0(0.00%) |     297(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_2160 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |     174(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2274 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__18 |     113(0.05%) |     113(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__18 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__18 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__18 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__18 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2266 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2267 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__126 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2268 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2269 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2270 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2271 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2272 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2273 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__18 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__18 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__293 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__292 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2161 |     569(0.23%) |     569(0.23%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2161 |     163(0.07%) |     163(0.07%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2265 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__19 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__19 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__19 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__19 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__19 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2257 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2258 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__125 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2259 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2260 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2261 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2262 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2263 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2264 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__19 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__19 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__291 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__290 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2162 |     508(0.21%) |     508(0.21%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2162 |     101(0.04%) |     101(0.04%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2256 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__20 |     113(0.05%) |     113(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__20 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__20 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__20 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__20 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2248 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2249 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__124 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2250 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2251 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2252 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2253 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2254 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2255 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__20 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__20 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__289 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__288 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2163 |     569(0.23%) |     569(0.23%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2163 |     163(0.07%) |     163(0.07%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2247 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__21 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__21 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__21 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__21 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__21 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2239 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2240 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__123 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2241 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2242 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2243 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2244 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2245 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2246 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__21 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__21 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__287 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__286 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2164 |     508(0.21%) |     508(0.21%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2164 |     102(0.04%) |     102(0.04%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2238 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__22 |     113(0.05%) |     113(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__22 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__22 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__22 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__22 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2230 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2231 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__122 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2232 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2233 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2234 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2235 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2236 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2237 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__22 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__22 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__285 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__284 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2165 |     569(0.23%) |     569(0.23%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2165 |     162(0.07%) |     162(0.07%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2229 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__23 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__23 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__23 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__23 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__23 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2221 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2222 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__121 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2223 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2224 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2225 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2226 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2227 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2228 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__23 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__23 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__283 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__282 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2166 |     514(0.21%) |     514(0.21%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2166 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2220 |     410(0.17%) |     410(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__24 |     155(0.06%) |     155(0.06%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__24 |      85(0.04%) |      85(0.04%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__24 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__24 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__24 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2212 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2213 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__120 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2214 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2215 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2216 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2217 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2218 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2219 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__24 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__24 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__281 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__280 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_2167 |     660(0.27%) |     660(0.27%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_2167 |     254(0.10%) |     254(0.10%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2211 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__14 |     156(0.06%) |     156(0.06%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__14 |      86(0.04%) |      86(0.04%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__14 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__14 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__14 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2203 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2204 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__130 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2205 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2206 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2207 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2208 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2209 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2210 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__14 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__14 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__301 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__300 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_2168 |     660(0.27%) |     660(0.27%) |   0(0.00%) |    0(0.00%) |     265(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_2168 |     254(0.10%) |     254(0.10%) |   0(0.00%) |    0(0.00%) |     142(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2202 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__15 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__15 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__15 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__15 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__15 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2194 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2195 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__129 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2196 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2197 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2198 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2199 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2200 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2201 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__15 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__15 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__299 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__298 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_2169 |     508(0.21%) |     508(0.21%) |   0(0.00%) |    0(0.00%) |     297(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_2169 |     102(0.04%) |     102(0.04%) |   0(0.00%) |    0(0.00%) |     174(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2193 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__16 |     113(0.05%) |     113(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__16 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__16 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__16 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__16 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2185 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2186 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__128 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2187 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2188 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2189 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2190 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2191 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2192 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__16 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__16 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__297 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__296 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_2170 |     569(0.23%) |     569(0.23%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_2170 |     162(0.07%) |     162(0.07%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2184 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__17 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__17 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__17 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__17 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__17 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2176 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_2177 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__127 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_2178 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2179 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2180 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_2181 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_2182 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_2183 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__17 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__17 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__295 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__294 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_2171 |     508(0.21%) |     508(0.21%) |   0(0.00%) |    0(0.00%) |     281(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_2171 |     102(0.04%) |     102(0.04%) |   0(0.00%) |    0(0.00%) |     158(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_2175 |     408(0.17%) |     408(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_selector_inst                                                                                                        |                                                               etroc_selector__4 |     225(0.09%) |     225(0.09%) |   0(0.00%) |    0(0.00%) |      92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     event_counter                                                                                                              |                                                                    counter__119 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_reset_extender                                                                                                        |                                                                    extender__13 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_sync_inst                                                                                                             |                                            fifo_sync__parameterized0__xdcDup__1 |     105(0.04%) |     105(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sync.xpm_fifo_sync_inst                                                                                                  |                                                xpm_fifo_sync__parameterized1__5 |     105(0.04%) |     105(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_base_inst                                                                                                     |                                                xpm_fifo_base__parameterized1__5 |     105(0.04%) |     105(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_base_inst)                                                                                                 |                                                xpm_fifo_base__parameterized1__5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gae_rptr_p2.rdpp2_inst                                                                                               |                                           xpm_counter_updn__parameterized5_2402 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                              xpm_memory_base__parameterized1__5 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                           xpm_counter_updn__parameterized3_2403 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized4_2404 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_2405 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                           xpm_counter_updn__parameterized8_2406 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized9_2407 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                               xpm_fifo_rst__parameterized0_2408 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     flash_inst                                                                                                                 |                                                                    flash_bit__4 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     lpgbt_link_wrapper                                                                                                         |                                                   lpgbt_link_wrapper__xdcDup__1 |    4336(1.79%) |    4336(1.79%) |   0(0.00%) |    0(0.00%) |    9193(1.90%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (lpgbt_link_wrapper)                                                                                                     |                                                   lpgbt_link_wrapper__xdcDup__1 |    3722(1.54%) |    3722(1.54%) |   0(0.00%) |    0(0.00%) |    1975(0.41%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       downlink_gen[0].downlink_inst                                                                                            |                                                   lpgbtfpga_downlink__xdcDup__1 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |     178(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (downlink_gen[0].downlink_inst)                                                                                        |                                                   lpgbtfpga_downlink__xdcDup__1 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_scrambler_inst                                                                                               |                                                  lpgbtfpga_scrambler__xdcDup__1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      36(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_txGearbox_inst                                                                                               |                                                  lpgbtfpga_txGearbox__xdcDup__1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     137(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].fec_mux_mode_uplink_gen[0].uplink_inst                                                                     |                                                     lpgbtfpga_uplink__xdcDup__1 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |    1804(0.37%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].fec_mux_mode_uplink_gen[0].uplink_inst)                                                                 |                                                     lpgbtfpga_uplink__xdcDup__1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                            lpgbtfpga_decoder__sblockDup__1_2424 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     234(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                lpgbtfpga_descrambler__xdcDup__1 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |     460(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_h0_inst                                                                             |                                              descrambler58bitOrder58__xdcDup__3 |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l0_inst                                                                             |                                              descrambler58bitOrder58__xdcDup__1 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l1_inst                                                                             |                                              descrambler58bitOrder58__xdcDup__2 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler60bitOrder58_h1_inst                                                                             |                                              descrambler60bitOrder58__xdcDup__1 |      30(0.01%) |      30(0.01%) |   0(0.00%) |    0(0.00%) |     112(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                       lpgbtfpga_framealigner__sblockDup__1_2425 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                          lpgbtfpga_rxGearbox__sblockDup__1_2426 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].fec_mux_mode_uplink_gen[1].uplink_inst                                                                     |                                     lpgbtfpga_uplink__parameterized0__xdcDup__1 |     180(0.07%) |     180(0.07%) |   0(0.00%) |    0(0.00%) |    1720(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].fec_mux_mode_uplink_gen[1].uplink_inst)                                                                 |                                     lpgbtfpga_uplink__parameterized0__xdcDup__1 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                            lpgbtfpga_decoder__parameterized1__sblockDup__1_2421 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                lpgbtfpga_descrambler__parameterized1__xdcDup__1 |     178(0.07%) |     178(0.07%) |   0(0.00%) |    0(0.00%) |     402(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                              descrambler51bitOrder49__xdcDup__3 |      47(0.02%) |      47(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                              descrambler51bitOrder49__xdcDup__1 |      51(0.02%) |      51(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                              descrambler51bitOrder49__xdcDup__2 |      39(0.02%) |      39(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                              descrambler53bitOrder49__xdcDup__1 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |     102(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                       lpgbtfpga_framealigner__sblockDup__1_2422 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                          lpgbtfpga_rxGearbox__sblockDup__1_2423 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].fec_mux_mode_uplink_gen[0].uplink_inst                                                                     |                                                     lpgbtfpga_uplink__xdcDup__2 |     129(0.05%) |     129(0.05%) |   0(0.00%) |    0(0.00%) |    1802(0.37%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].fec_mux_mode_uplink_gen[0].uplink_inst)                                                                 |                                                     lpgbtfpga_uplink__xdcDup__2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                                 lpgbtfpga_decoder__sblockDup__1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     234(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                lpgbtfpga_descrambler__xdcDup__2 |     129(0.05%) |     129(0.05%) |   0(0.00%) |    0(0.00%) |     456(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_h0_inst                                                                             |                                              descrambler58bitOrder58__xdcDup__6 |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l0_inst                                                                             |                                              descrambler58bitOrder58__xdcDup__4 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l1_inst                                                                             |                                              descrambler58bitOrder58__xdcDup__5 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler60bitOrder58_h1_inst                                                                             |                                              descrambler60bitOrder58__xdcDup__2 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |     108(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                       lpgbtfpga_framealigner__sblockDup__1_2419 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                          lpgbtfpga_rxGearbox__sblockDup__1_2420 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].fec_mux_mode_uplink_gen[1].uplink_inst                                                                     |                                     lpgbtfpga_uplink__parameterized0__xdcDup__2 |     174(0.07%) |     174(0.07%) |   0(0.00%) |    0(0.00%) |    1714(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].fec_mux_mode_uplink_gen[1].uplink_inst)                                                                 |                                     lpgbtfpga_uplink__parameterized0__xdcDup__2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                 lpgbtfpga_decoder__parameterized1__sblockDup__1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                lpgbtfpga_descrambler__parameterized1__xdcDup__2 |     174(0.07%) |     174(0.07%) |   0(0.00%) |    0(0.00%) |     398(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                              descrambler51bitOrder49__xdcDup__6 |      47(0.02%) |      47(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                              descrambler51bitOrder49__xdcDup__4 |      51(0.02%) |      51(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                              descrambler51bitOrder49__xdcDup__5 |      39(0.02%) |      39(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                              descrambler53bitOrder49__xdcDup__2 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      98(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                            lpgbtfpga_framealigner__sblockDup__1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                               lpgbtfpga_rxGearbox__sblockDup__1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     pkt_counter_inst                                                                                                           |                                                               rate_counter_2172 |      20(0.01%) |      20(0.01%) |   0(0.00%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     sc_gen.gbt_controller_wrapper_inst                                                                                         |                                               gbt_controller_wrapper__xdcDup__1 |    2125(0.88%) |    1869(0.77%) |   0(0.00%) |  256(0.23%) |    4027(0.83%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       (sc_gen.gbt_controller_wrapper_inst)                                                                                     |                                               gbt_controller_wrapper__xdcDup__1 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gbt_ic_rx_1                                                                                                              |                                                                  gbt_ic_rx_2391 |      48(0.02%) |      48(0.02%) |   0(0.00%) |    0(0.00%) |      92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       master_gbtsc_top_inst                                                                                                    |                                                                    gbtsc_top__5 |     650(0.27%) |     650(0.27%) |   0(0.00%) |    0(0.00%) |     756(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ic_inst                                                                                                                |                                                                     ic_top_2392 |     309(0.13%) |     309(0.13%) |   0(0.00%) |    0(0.00%) |     433(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rx_inst                                                                                                              |                                                                      ic_rx_2398 |      80(0.03%) |      80(0.03%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             Deserializer_inst                                                                                                  |                                                            ic_deserializer_2400 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ic_rx_fifo_inst                                                                                                    |                                                                 ic_rx_fifo_2401 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      89(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           tx_inst                                                                                                              |                                                                      ic_tx_2399 |     229(0.09%) |     229(0.09%) |   0(0.00%) |    0(0.00%) |     316(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sca_inst                                                                                                               |                                                                    sca_top_2393 |     341(0.14%) |     341(0.14%) |   0(0.00%) |    0(0.00%) |     323(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (sca_inst)                                                                                                           |                                                                    sca_top_2393 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].rx_inst                                                                                                   |                                                                     sca_rx_2394 |     180(0.07%) |     180(0.07%) |   0(0.00%) |    0(0.00%) |     211(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (sca_gen[0].rx_inst)                                                                                               |                                                                     sca_rx_2394 |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_deserializer_inst                                                                                              |                                                           sca_deserializer_2396 |     118(0.05%) |     118(0.05%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_rx_fifo_inst                                                                                                   |                                                                sca_rx_fifo_2397 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |     154(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].tx_inst                                                                                                   |                                                                     sca_tx_2395 |     161(0.07%) |     161(0.07%) |   0(0.00%) |    0(0.00%) |     108(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sca_ila_gen.ila_sca_inst                                                                                                 |                                                                         ila_sca |    1423(0.59%) |    1167(0.48%) |   0(0.00%) |  256(0.23%) |    3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         (sca_ila_gen.ila_sca_inst)                                                                                             |                                                                         ila_sca |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         U0                                                                                                                     |                                                         ila_sca_ila_v6_2_11_ila |    1423(0.59%) |    1167(0.48%) |   0(0.00%) |  256(0.23%) |    3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           (U0)                                                                                                                 |                                                         ila_sca_ila_v6_2_11_ila |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |     736(0.15%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ila_core_inst                                                                                                        |                                                    ila_sca_ila_v6_2_11_ila_core |    1422(0.59%) |    1166(0.48%) |   0(0.00%) |  256(0.23%) |    2435(0.50%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|             (ila_core_inst)                                                                                                    |                                                    ila_sca_ila_v6_2_11_ila_core |      74(0.03%) |       0(0.00%) |   0(0.00%) |   74(0.07%) |     189(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ila_trace_memory_inst                                                                                              |                                            ila_sca_ila_v6_2_11_ila_trace_memory |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                         |                                                      ila_sca_blk_mem_gen_v8_4_4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                 inst_blk_mem_gen                                                                                               |                                                ila_sca_blk_mem_gen_v8_4_4_synth |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                         |                                      ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_top |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                     valid.cstr                                                                                                 |                             ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[0].ram.r                                                                                         |                               ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |                             ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[1].ram.r                                                                                         |               ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |             ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[2].ram.r                                                                                         |               ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |             ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[3].ram.r                                                                                         |               ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |             ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[4].ram.r                                                                                         |               ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |             ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_cap_ctrl                                                                                                     |                                         ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy |      78(0.03%) |      31(0.01%) |   0(0.00%) |   47(0.04%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_cap_ctrl)                                                                                                 |                                         ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_CDONE                                                                                                          |                                    ila_sca_ltlib_v1_0_0_cfglut6__parameterized0 |       4(0.01%) |       2(0.01%) |   0(0.00%) |    2(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS0                                                                                                            |                                                    ila_sca_ltlib_v1_0_0_cfglut7 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS1                                                                                                            |                                                 ila_sca_ltlib_v1_0_0_cfglut7_94 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_addrgen                                                                                                    |                                             ila_sca_ila_v6_2_11_ila_cap_addrgen |      63(0.03%) |      26(0.01%) |   0(0.00%) |   37(0.03%) |     111(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_addrgen)                                                                                                |                                             ila_sca_ila_v6_2_11_ila_cap_addrgen |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |      68(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_CMPRESET                                                                                                     |                                                    ila_sca_ltlib_v1_0_0_cfglut6 |       3(0.01%) |       1(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_sample_counter                                                                                           |                                      ila_sca_ila_v6_2_11_ila_cap_sample_counter |      32(0.01%) |      19(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_sample_counter)                                                                                       |                                      ila_sca_ila_v6_2_11_ila_cap_sample_counter |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCE                                                                                                        |                                                ila_sca_ltlib_v1_0_0_cfglut4_101 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCMPCE                                                                                                     |                                                ila_sca_ltlib_v1_0_0_cfglut5_102 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCRST                                                                                                      |                                                ila_sca_ltlib_v1_0_0_cfglut6_103 |       5(0.01%) |       3(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_scnt_cmp                                                                                                   |                                          ila_sca_ltlib_v1_0_0_match_nodelay_104 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                     ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                                     ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                              ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_107 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_108 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_window_counter                                                                                           |                                      ila_sca_ila_v6_2_11_ila_cap_window_counter |      28(0.01%) |       7(0.01%) |   0(0.00%) |   21(0.02%) |      22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_window_counter)                                                                                       |                                      ila_sca_ila_v6_2_11_ila_cap_window_counter |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WCE                                                                                                        |                                                    ila_sca_ltlib_v1_0_0_cfglut4 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WHCMPCE                                                                                                    |                                                    ila_sca_ltlib_v1_0_0_cfglut5 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WLCMPCE                                                                                                    |                                                 ila_sca_ltlib_v1_0_0_cfglut5_95 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_hcmp                                                                                                  |                                              ila_sca_ltlib_v1_0_0_match_nodelay |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                      ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_97 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_99 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                        ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_100 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_lcmp                                                                                                  |                                           ila_sca_ltlib_v1_0_0_match_nodelay_96 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                         ila_sca_ltlib_v1_0_0_allx_typeA_nodelay |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                                         ila_sca_ltlib_v1_0_0_allx_typeA_nodelay |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                                  ila_sca_ltlib_v1_0_0_all_typeA__parameterized2 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                                  ila_sca_ltlib_v1_0_0_all_typeA__parameterized2 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                            ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                            ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_regs                                                                                                         |                                                ila_sca_ila_v6_2_11_ila_register |    1036(0.43%) |    1035(0.43%) |   0(0.00%) |    1(0.01%) |    1572(0.32%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_regs)                                                                                                     |                                                ila_sca_ila_v6_2_11_ila_register |     114(0.05%) |     113(0.05%) |   0(0.00%) |    1(0.01%) |     166(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[0].mu_srl_reg                                                                                             |                                                    ila_sca_xsdbs_v1_0_2_reg_p2s |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[10].mu_srl_reg                                                                                            |                                    ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized9 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[11].mu_srl_reg                                                                                            |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized10 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[12].mu_srl_reg                                                                                            |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized11 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[13].mu_srl_reg                                                                                            |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized12 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[14].mu_srl_reg                                                                                            |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized13 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[15].mu_srl_reg                                                                                            |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized14 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[16].mu_srl_reg                                                                                            |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized15 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[17].mu_srl_reg                                                                                            |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized16 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[18].mu_srl_reg                                                                                            |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized17 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[1].mu_srl_reg                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized0 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[2].mu_srl_reg                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized1 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[3].mu_srl_reg                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized2 |      26(0.01%) |      26(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[4].mu_srl_reg                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized3 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[5].mu_srl_reg                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized4 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[6].mu_srl_reg                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized5 |      26(0.01%) |      26(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[7].mu_srl_reg                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized6 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[8].mu_srl_reg                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized7 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[9].mu_srl_reg                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized8 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               TC_SRL[0].tc_srl_reg                                                                                             |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized18 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_XSDB_SLAVE                                                                                                     |                                                      ila_sca_xsdbs_v1_0_2_xsdbs |      76(0.03%) |      76(0.03%) |   0(0.00%) |    0(0.00%) |     213(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_15                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized62 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                 ila_sca_xsdbs_v1_0_2_reg_ctl_92 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_16                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized63 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                 ila_sca_xsdbs_v1_0_2_reg_ctl_91 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_17                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized64 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                 ila_sca_xsdbs_v1_0_2_reg_ctl_90 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_18                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized65 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                 ila_sca_xsdbs_v1_0_2_reg_ctl_89 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_19                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized66 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                 ila_sca_xsdbs_v1_0_2_reg_ctl_88 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_1a                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized67 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                 ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_87 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_6                                                                                                            |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized47 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                 ila_sca_xsdbs_v1_0_2_reg_ctl_86 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_7                                                                                                            |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized48 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized0 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_8                                                                                                            |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized49 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                                ila_sca_xsdbs_v1_0_2_reg_stat_85 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_80                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized68 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                 ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_84 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_81                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized69 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                 ila_sca_xsdbs_v1_0_2_reg_ctl_83 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_82                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized70 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                    ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_83                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized71 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                 ila_sca_xsdbs_v1_0_2_reg_ctl_82 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_84                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized72 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                 ila_sca_xsdbs_v1_0_2_reg_ctl_81 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_85                                                                                                           |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized73 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                 ila_sca_xsdbs_v1_0_2_reg_ctl_80 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_887                                                                                                          |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized75 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                                ila_sca_xsdbs_v1_0_2_reg_stat_79 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_88d                                                                                                          |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized77 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                                ila_sca_xsdbs_v1_0_2_reg_stat_78 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_890                                                                                                          |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized80 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (reg_890)                                                                                                      |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized80 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                                ila_sca_xsdbs_v1_0_2_reg_stat_93 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_9                                                                                                            |                                       ila_sca_xsdbs_v1_0_2_reg__parameterized50 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                                ila_sca_xsdbs_v1_0_2_reg_stat_77 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_srl_fff                                                                                                      |                                   ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized19 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffd                                                                                                   |                                                 ila_sca_xsdbs_v1_0_2_reg_stream |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                                    ila_sca_xsdbs_v1_0_2_reg_ctl |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffe                                                                                                   |                                 ila_sca_xsdbs_v1_0_2_reg_stream__parameterized0 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                                   ila_sca_xsdbs_v1_0_2_reg_stat |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_reset_ctrl                                                                                                   |                                              ila_sca_ila_v6_2_11_ila_reset_ctrl |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_reset_ctrl)                                                                                               |                                              ila_sca_ila_v6_2_11_ila_reset_ctrl |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               arm_detection_inst                                                                                               |                                      ila_sca_ltlib_v1_0_0_rising_edge_detection |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_in_transfer_inst                                                                       |                                            ila_sca_ltlib_v1_0_0_async_edge_xfer |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_out_transfer_inst                                                                      |                                         ila_sca_ltlib_v1_0_0_async_edge_xfer_73 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_in_transfer_inst                                                                      |                                         ila_sca_ltlib_v1_0_0_async_edge_xfer_74 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_out_transfer_inst                                                                     |                                         ila_sca_ltlib_v1_0_0_async_edge_xfer_75 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               halt_detection_inst                                                                                              |                                   ila_sca_ltlib_v1_0_0_rising_edge_detection_76 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_trig                                                                                                             |                                                 ila_sca_ila_v6_2_11_ila_trigger |     141(0.06%) |       9(0.01%) |   0(0.00%) |  132(0.12%) |     352(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_trig)                                                                                                         |                                                 ila_sca_ila_v6_2_11_ila_trigger |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                   |                                                      ila_sca_ltlib_v1_0_0_match |      14(0.01%) |       1(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                                                               |                                                      ila_sca_ltlib_v1_0_0_match |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                                                 ila_sca_ltlib_v1_0_0_allx_typeA |      13(0.01%) |       0(0.00%) |   0(0.00%) |   13(0.01%) |      20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                                                 ila_sca_ltlib_v1_0_0_allx_typeA |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                                  ila_sca_ltlib_v1_0_0_all_typeA |      13(0.01%) |       0(0.00%) |   0(0.00%) |   13(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                                  ila_sca_ltlib_v1_0_0_all_typeA |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                         ila_sca_ltlib_v1_0_0_all_typeA_slice_70 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                         ila_sca_ltlib_v1_0_0_all_typeA_slice_71 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_72 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_TM                                                                                                             |                                              ila_sca_ila_v6_2_11_ila_trig_match |     127(0.05%) |       8(0.01%) |   0(0.00%) |  119(0.11%) |     330(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[0].U_M                                                                                        |                                      ila_sca_ltlib_v1_0_0_match__parameterized0 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[0].U_M)                                                                                    |                                      ila_sca_ltlib_v1_0_0_match__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_69 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[10].U_M                                                                                       |                                      ila_sca_ltlib_v1_0_0_match__parameterized2 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[10].U_M)                                                                                   |                                      ila_sca_ltlib_v1_0_0_match__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_66 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[11].U_M                                                                                       |                                    ila_sca_ltlib_v1_0_0_match__parameterized2_0 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[11].U_M)                                                                                   |                                    ila_sca_ltlib_v1_0_0_match__parameterized2_0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_63 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[12].U_M                                                                                       |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_1 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[12].U_M)                                                                                   |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_60 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[13].U_M                                                                                       |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_2 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[13].U_M)                                                                                   |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_57 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[14].U_M                                                                                       |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_3 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[14].U_M)                                                                                   |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_54 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[15].U_M                                                                                       |                                      ila_sca_ltlib_v1_0_0_match__parameterized1 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[15].U_M)                                                                                   |                                      ila_sca_ltlib_v1_0_0_match__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                         ila_sca_ltlib_v1_0_0_all_typeA_slice_48 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                         ila_sca_ltlib_v1_0_0_all_typeA_slice_49 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                         ila_sca_ltlib_v1_0_0_all_typeA_slice_50 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_51 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[16].U_M                                                                                       |                                      ila_sca_ltlib_v1_0_0_match__parameterized3 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[16].U_M)                                                                                   |                                      ila_sca_ltlib_v1_0_0_match__parameterized3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_45 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[17].U_M                                                                                       |                                    ila_sca_ltlib_v1_0_0_match__parameterized3_4 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[17].U_M)                                                                                   |                                    ila_sca_ltlib_v1_0_0_match__parameterized3_4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                 ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                 ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_42 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[18].U_M                                                                                       |                                    ila_sca_ltlib_v1_0_0_match__parameterized2_5 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[18].U_M)                                                                                   |                                    ila_sca_ltlib_v1_0_0_match__parameterized2_5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_40 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[1].U_M                                                                                        |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_6 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[1].U_M)                                                                                    |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_37 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[2].U_M                                                                                        |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_7 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[2].U_M)                                                                                    |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_7 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_34 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[3].U_M                                                                                        |                                    ila_sca_ltlib_v1_0_0_match__parameterized1_8 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[3].U_M)                                                                                    |                                    ila_sca_ltlib_v1_0_0_match__parameterized1_8 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                 ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                 ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                                  ila_sca_ltlib_v1_0_0_all_typeA__parameterized1 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                                  ila_sca_ltlib_v1_0_0_all_typeA__parameterized1 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                            ila_sca_ltlib_v1_0_0_all_typeA_slice |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                         ila_sca_ltlib_v1_0_0_all_typeA_slice_29 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                         ila_sca_ltlib_v1_0_0_all_typeA_slice_30 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_31 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[4].U_M                                                                                        |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_9 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[4].U_M)                                                                                    |                                    ila_sca_ltlib_v1_0_0_match__parameterized0_9 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_28 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[5].U_M                                                                                        |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_10 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[5].U_M)                                                                                    |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_10 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_25 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[6].U_M                                                                                        |                                   ila_sca_ltlib_v1_0_0_match__parameterized2_11 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[6].U_M)                                                                                    |                                   ila_sca_ltlib_v1_0_0_match__parameterized2_11 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_22 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[7].U_M                                                                                        |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_12 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[7].U_M)                                                                                    |                                   ila_sca_ltlib_v1_0_0_match__parameterized0_12 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                 ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                 ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_19 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[8].U_M                                                                                        |                                   ila_sca_ltlib_v1_0_0_match__parameterized2_13 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[8].U_M)                                                                                    |                                   ila_sca_ltlib_v1_0_0_match__parameterized2_13 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                              ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                               ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                         ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_17 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[9].U_M                                                                                        |                                   ila_sca_ltlib_v1_0_0_match__parameterized2_14 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[9].U_M)                                                                                    |                                   ila_sca_ltlib_v1_0_0_match__parameterized2_14 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                 ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                 ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                                  ila_sca_ltlib_v1_0_0_all_typeA__parameterized0 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                                  ila_sca_ltlib_v1_0_0_all_typeA__parameterized0 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                            ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xsdb_memory_read_inst                                                                                              |                                              ila_sca_ltlib_v1_0_0_generic_memrd |      81(0.03%) |      79(0.03%) |   0(0.00%) |    2(0.01%) |     171(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     self_trigger_ila_gen.ila_self_trigger_inst                                                                                 |                                                                ila_self_trigger |    1001(0.41%) |     703(0.29%) |   0(0.00%) |  298(0.26%) |    2068(0.43%) |    6(1.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       (self_trigger_ila_gen.ila_self_trigger_inst)                                                                             |                                                                ila_self_trigger |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U0                                                                                                                       |                                                ila_self_trigger_ila_v6_2_11_ila |    1001(0.41%) |     703(0.29%) |   0(0.00%) |  298(0.26%) |    2068(0.43%) |    6(1.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         (U0)                                                                                                                   |                                                ila_self_trigger_ila_v6_2_11_ila |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ila_core_inst                                                                                                          |                                           ila_self_trigger_ila_v6_2_11_ila_core |    1000(0.41%) |     702(0.29%) |   0(0.00%) |  298(0.26%) |    2062(0.43%) |    6(1.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           (ila_core_inst)                                                                                                      |                                           ila_self_trigger_ila_v6_2_11_ila_core |     115(0.05%) |       0(0.00%) |   0(0.00%) |  115(0.10%) |     270(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ila_trace_memory_inst                                                                                                |                                   ila_self_trigger_ila_v6_2_11_ila_trace_memory |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    6(1.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                           |                                             ila_self_trigger_blk_mem_gen_v8_4_4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    6(1.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|               inst_blk_mem_gen                                                                                                 |                                       ila_self_trigger_blk_mem_gen_v8_4_4_synth |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    6(1.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                                           |                             ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_top |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    6(1.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                   valid.cstr                                                                                                   |                    ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    6(1.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[0].ram.r                                                                                           |                      ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |                    ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[1].ram.r                                                                                           |      ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |    ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[2].ram.r                                                                                           |      ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |    ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[3].ram.r                                                                                           |      ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |    ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[4].ram.r                                                                                           |      ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |    ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[5].ram.r                                                                                           |      ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |    ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     ramloop[6].ram.r                                                                                           |      ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       prim_noinit.ram                                                                                          |    ila_self_trigger_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_ila_cap_ctrl                                                                                                       |                                ila_self_trigger_ila_v6_2_11_ila_cap_ctrl_legacy |      78(0.03%) |      31(0.01%) |   0(0.00%) |   47(0.04%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_ila_cap_ctrl)                                                                                                   |                                ila_self_trigger_ila_v6_2_11_ila_cap_ctrl_legacy |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_CDONE                                                                                                            |                           ila_self_trigger_ltlib_v1_0_0_cfglut6__parameterized0 |       4(0.01%) |       2(0.01%) |   0(0.00%) |    2(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_NS0                                                                                                              |                                           ila_self_trigger_ltlib_v1_0_0_cfglut7 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_NS1                                                                                                              |                                        ila_self_trigger_ltlib_v1_0_0_cfglut7_58 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_cap_addrgen                                                                                                      |                                    ila_self_trigger_ila_v6_2_11_ila_cap_addrgen |      63(0.03%) |      26(0.01%) |   0(0.00%) |   37(0.03%) |     111(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_cap_addrgen)                                                                                                  |                                    ila_self_trigger_ila_v6_2_11_ila_cap_addrgen |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |      68(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_CMPRESET                                                                                                       |                                           ila_self_trigger_ltlib_v1_0_0_cfglut6 |       3(0.01%) |       1(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_sample_counter                                                                                             |                             ila_self_trigger_ila_v6_2_11_ila_cap_sample_counter |      32(0.01%) |      19(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_sample_counter)                                                                                         |                             ila_self_trigger_ila_v6_2_11_ila_cap_sample_counter |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_SCE                                                                                                          |                                        ila_self_trigger_ltlib_v1_0_0_cfglut4_65 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_SCMPCE                                                                                                       |                                        ila_self_trigger_ltlib_v1_0_0_cfglut5_66 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_SCRST                                                                                                        |                                        ila_self_trigger_ltlib_v1_0_0_cfglut6_67 |       5(0.01%) |       3(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_scnt_cmp                                                                                                     |                                  ila_self_trigger_ltlib_v1_0_0_match_nodelay_68 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_self_trigger_ltlib_v1_0_0_allx_typeA_nodelay_69 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                             ila_self_trigger_ltlib_v1_0_0_allx_typeA_nodelay_69 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                      ila_self_trigger_ltlib_v1_0_0_all_typeA__parameterized1_70 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                      ila_self_trigger_ltlib_v1_0_0_all_typeA__parameterized1_70 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized1_71 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized2_72 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_window_counter                                                                                             |                             ila_self_trigger_ila_v6_2_11_ila_cap_window_counter |      28(0.01%) |       7(0.01%) |   0(0.00%) |   21(0.02%) |      22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_window_counter)                                                                                         |                             ila_self_trigger_ila_v6_2_11_ila_cap_window_counter |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_WCE                                                                                                          |                                           ila_self_trigger_ltlib_v1_0_0_cfglut4 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_WHCMPCE                                                                                                      |                                           ila_self_trigger_ltlib_v1_0_0_cfglut5 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_WLCMPCE                                                                                                      |                                        ila_self_trigger_ltlib_v1_0_0_cfglut5_59 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_wcnt_hcmp                                                                                                    |                                     ila_self_trigger_ltlib_v1_0_0_match_nodelay |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                             ila_self_trigger_ltlib_v1_0_0_allx_typeA_nodelay_61 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                      ila_self_trigger_ltlib_v1_0_0_all_typeA__parameterized1_62 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                      ila_self_trigger_ltlib_v1_0_0_all_typeA__parameterized1_62 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized1_63 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized2_64 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_wcnt_lcmp                                                                                                    |                                  ila_self_trigger_ltlib_v1_0_0_match_nodelay_60 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                                ila_self_trigger_ltlib_v1_0_0_allx_typeA_nodelay |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                                ila_self_trigger_ltlib_v1_0_0_allx_typeA_nodelay |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_self_trigger_ltlib_v1_0_0_all_typeA__parameterized1 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_self_trigger_ltlib_v1_0_0_all_typeA__parameterized1 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized1 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                   ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized2 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_ila_regs                                                                                                           |                                       ila_self_trigger_ila_v6_2_11_ila_register |     536(0.22%) |     535(0.22%) |   0(0.00%) |    1(0.01%) |     920(0.19%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_ila_regs)                                                                                                       |                                       ila_self_trigger_ila_v6_2_11_ila_register |     112(0.05%) |     111(0.05%) |   0(0.00%) |    1(0.01%) |     159(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[0].mu_srl_reg                                                                                               |                                           ila_self_trigger_xsdbs_v1_0_2_reg_p2s |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[1].mu_srl_reg                                                                                               |                           ila_self_trigger_xsdbs_v1_0_2_reg_p2s__parameterized0 |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[2].mu_srl_reg                                                                                               |                           ila_self_trigger_xsdbs_v1_0_2_reg_p2s__parameterized1 |      30(0.01%) |      30(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             MU_SRL[3].mu_srl_reg                                                                                               |                           ila_self_trigger_xsdbs_v1_0_2_reg_p2s__parameterized2 |      26(0.01%) |      26(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             TC_SRL[0].tc_srl_reg                                                                                               |                           ila_self_trigger_xsdbs_v1_0_2_reg_p2s__parameterized3 |      30(0.01%) |      30(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_XSDB_SLAVE                                                                                                       |                                             ila_self_trigger_xsdbs_v1_0_2_xsdbs |      76(0.03%) |      76(0.03%) |   0(0.00%) |    0(0.00%) |     213(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_15                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized32 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl_56 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_16                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized33 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl_55 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_17                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized34 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl_54 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_18                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized35 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl_53 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_19                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized36 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl_52 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_1a                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized37 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl__parameterized1_51 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_6                                                                                                              |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized17 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl_50 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_7                                                                                                              |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized18 |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                           ila_self_trigger_xsdbs_v1_0_2_reg_ctl__parameterized0 |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_8                                                                                                              |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized19 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                       ila_self_trigger_xsdbs_v1_0_2_reg_stat_49 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_80                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized38 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl__parameterized1_48 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_81                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized39 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl_47 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_82                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized40 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                           ila_self_trigger_xsdbs_v1_0_2_reg_ctl__parameterized1 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_83                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized41 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl_46 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_84                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized42 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl_45 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_85                                                                                                             |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized43 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                        ila_self_trigger_xsdbs_v1_0_2_reg_ctl_44 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_887                                                                                                            |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized45 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                       ila_self_trigger_xsdbs_v1_0_2_reg_stat_43 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_88d                                                                                                            |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized47 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                       ila_self_trigger_xsdbs_v1_0_2_reg_stat_42 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_890                                                                                                            |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized50 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (reg_890)                                                                                                        |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized50 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                       ila_self_trigger_xsdbs_v1_0_2_reg_stat_57 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_9                                                                                                              |                              ila_self_trigger_xsdbs_v1_0_2_reg__parameterized20 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                       ila_self_trigger_xsdbs_v1_0_2_reg_stat_41 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_srl_fff                                                                                                        |                           ila_self_trigger_xsdbs_v1_0_2_reg_p2s__parameterized4 |      45(0.02%) |      45(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_stream_ffd                                                                                                     |                                        ila_self_trigger_xsdbs_v1_0_2_reg_stream |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_CTL_EQ1.U_CTL                                                                                               |                                           ila_self_trigger_xsdbs_v1_0_2_reg_ctl |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             reg_stream_ffe                                                                                                     |                        ila_self_trigger_xsdbs_v1_0_2_reg_stream__parameterized0 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               I_EN_STAT_EQ1.U_STAT                                                                                             |                                          ila_self_trigger_xsdbs_v1_0_2_reg_stat |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_ila_reset_ctrl                                                                                                     |                                     ila_self_trigger_ila_v6_2_11_ila_reset_ctrl |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_ila_reset_ctrl)                                                                                                 |                                     ila_self_trigger_ila_v6_2_11_ila_reset_ctrl |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             arm_detection_inst                                                                                                 |                             ila_self_trigger_ltlib_v1_0_0_rising_edge_detection |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.arm_in_transfer_inst                                                                         |                                   ila_self_trigger_ltlib_v1_0_0_async_edge_xfer |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.arm_out_transfer_inst                                                                        |                                ila_self_trigger_ltlib_v1_0_0_async_edge_xfer_37 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.halt_in_transfer_inst                                                                        |                                ila_self_trigger_ltlib_v1_0_0_async_edge_xfer_38 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             asyncrounous_transfer.halt_out_transfer_inst                                                                       |                                ila_self_trigger_ltlib_v1_0_0_async_edge_xfer_39 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             halt_detection_inst                                                                                                |                          ila_self_trigger_ltlib_v1_0_0_rising_edge_detection_40 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           u_trig                                                                                                               |                                        ila_self_trigger_ila_v6_2_11_ila_trigger |     144(0.06%) |      11(0.01%) |   0(0.00%) |  133(0.12%) |     469(0.10%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (u_trig)                                                                                                           |                                        ila_self_trigger_ila_v6_2_11_ila_trigger |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                     |                                             ila_self_trigger_ltlib_v1_0_0_match |       6(0.01%) |       1(0.01%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                                                                 |                                             ila_self_trigger_ltlib_v1_0_0_match |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                          |                                        ila_self_trigger_ltlib_v1_0_0_allx_typeA |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                      |                                        ila_self_trigger_ltlib_v1_0_0_allx_typeA |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 DUT                                                                                                            |                                      ila_self_trigger_ltlib_v1_0_0_all_typeA_35 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (DUT)                                                                                                        |                                      ila_self_trigger_ltlib_v1_0_0_all_typeA_35 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                 |                                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice_36 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             U_TM                                                                                                               |                                     ila_self_trigger_ila_v6_2_11_ila_trig_match |     138(0.06%) |      10(0.01%) |   0(0.00%) |  128(0.11%) |     462(0.10%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[0].U_M                                                                                          |                             ila_self_trigger_ltlib_v1_0_0_match__parameterized0 |       6(0.01%) |       1(0.01%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[0].U_M)                                                                                      |                             ila_self_trigger_ltlib_v1_0_0_match__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                     ila_self_trigger_ltlib_v1_0_0_allx_typeA__parameterized0_32 |       6(0.01%) |       1(0.01%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                     ila_self_trigger_ltlib_v1_0_0_allx_typeA__parameterized0_32 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                      ila_self_trigger_ltlib_v1_0_0_all_typeA_33 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                      ila_self_trigger_ltlib_v1_0_0_all_typeA_33 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice_34 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[1].U_M                                                                                          |                           ila_self_trigger_ltlib_v1_0_0_match__parameterized0_0 |       6(0.01%) |       1(0.01%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[1].U_M)                                                                                      |                           ila_self_trigger_ltlib_v1_0_0_match__parameterized0_0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                     ila_self_trigger_ltlib_v1_0_0_allx_typeA__parameterized0_29 |       6(0.01%) |       1(0.01%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                     ila_self_trigger_ltlib_v1_0_0_allx_typeA__parameterized0_29 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                      ila_self_trigger_ltlib_v1_0_0_all_typeA_30 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                      ila_self_trigger_ltlib_v1_0_0_all_typeA_30 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice_31 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[2].U_M                                                                                          |                           ila_self_trigger_ltlib_v1_0_0_match__parameterized0_1 |       6(0.01%) |       1(0.01%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[2].U_M)                                                                                      |                           ila_self_trigger_ltlib_v1_0_0_match__parameterized0_1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                        ila_self_trigger_ltlib_v1_0_0_allx_typeA__parameterized0 |       6(0.01%) |       1(0.01%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                        ila_self_trigger_ltlib_v1_0_0_allx_typeA__parameterized0 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                         ila_self_trigger_ltlib_v1_0_0_all_typeA |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                         ila_self_trigger_ltlib_v1_0_0_all_typeA |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice_28 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_MODE.G_NMU[3].U_M                                                                                          |                             ila_self_trigger_ltlib_v1_0_0_match__parameterized1 |     120(0.05%) |       7(0.01%) |   0(0.00%) |  113(0.10%) |     450(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_MODE.G_NMU[3].U_M)                                                                                      |                             ila_self_trigger_ltlib_v1_0_0_match__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                        ila_self_trigger_ltlib_v1_0_0_allx_typeA__parameterized1 |     120(0.05%) |       7(0.01%) |   0(0.00%) |  113(0.10%) |     449(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                        ila_self_trigger_ltlib_v1_0_0_allx_typeA__parameterized1 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |     448(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                         ila_self_trigger_ltlib_v1_0_0_all_typeA__parameterized0 |     113(0.05%) |       0(0.00%) |   0(0.00%) |  113(0.10%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                         ila_self_trigger_ltlib_v1_0_0_all_typeA__parameterized0 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                   ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                              |                 ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_2 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                              |                 ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_3 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                              |                 ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_4 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                              |                 ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_5 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                              |                 ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_6 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                              |                 ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_7 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                              |                 ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_8 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                              |                 ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_9 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                                              |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_10 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                                              |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_11 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_12 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                                              |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_13 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                                              |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_14 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                                              |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_15 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                                              |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_16 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                                              |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_17 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                                              |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_18 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                                              |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_19 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                                              |                                   ila_self_trigger_ltlib_v1_0_0_all_typeA_slice |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_20 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                               |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_21 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                               |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_22 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                               |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_23 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                               |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_24 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                               |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_25 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                               |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_26 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                               |                ila_self_trigger_ltlib_v1_0_0_all_typeA_slice__parameterized0_27 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xsdb_memory_read_inst                                                                                                |                                     ila_self_trigger_ltlib_v1_0_0_generic_memrd |     115(0.05%) |     113(0.05%) |   0(0.00%) |    2(0.01%) |     252(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     trigger_rx_inst                                                                                                            |                                                                   trigger_rx__4 |    2940(1.21%) |    2940(1.21%) |   0(0.00%) |    0(0.00%) |    3091(0.64%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (trigger_rx_inst)                                                                                                        |                                                                   trigger_rx__4 |     321(0.13%) |     321(0.13%) |   0(0.00%) |    0(0.00%) |     599(0.12%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[0].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_2427 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[10].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2428 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[11].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2429 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[12].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2430 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[13].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2431 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[14].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2432 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[15].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2433 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[16].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2434 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[17].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2435 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[18].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2436 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[19].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2437 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[1].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_2438 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[20].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2439 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[21].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2440 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[22].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2441 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[23].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2442 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[24].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2443 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[25].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2444 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[26].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2445 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[27].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_2446 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[2].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_2447 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[3].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_2448 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[4].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_2449 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[5].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_2450 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[6].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_2451 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[7].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_2452 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[8].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_2453 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[9].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_2454 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                                    bitslip_2455 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[10].bitslip_inst                                                                       |                                                                    bitslip_2456 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[11].bitslip_inst                                                                       |                                                                    bitslip_2457 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[12].bitslip_inst                                                                       |                                                                    bitslip_2458 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[13].bitslip_inst                                                                       |                                                                    bitslip_2459 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[14].bitslip_inst                                                                       |                                                                    bitslip_2460 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[15].bitslip_inst                                                                       |                                                                    bitslip_2461 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[16].bitslip_inst                                                                       |                                                                    bitslip_2462 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[17].bitslip_inst                                                                       |                                                                    bitslip_2463 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[18].bitslip_inst                                                                       |                                                                    bitslip_2464 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[19].bitslip_inst                                                                       |                                                                    bitslip_2465 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                                    bitslip_2466 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[20].bitslip_inst                                                                       |                                                                    bitslip_2467 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[21].bitslip_inst                                                                       |                                                                    bitslip_2468 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[22].bitslip_inst                                                                       |                                                                    bitslip_2469 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[23].bitslip_inst                                                                       |                                                                    bitslip_2470 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[24].bitslip_inst                                                                       |                                                                    bitslip_2471 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[25].bitslip_inst                                                                       |                                                                    bitslip_2472 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[26].bitslip_inst                                                                       |                                                                    bitslip_2473 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[27].bitslip_inst                                                                       |                                                                    bitslip_2474 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                                    bitslip_2475 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                                    bitslip_2476 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                                    bitslip_2477 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                                    bitslip_2478 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                                    bitslip_2479 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[7].bitslip_inst                                                                        |                                                                    bitslip_2480 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[8].bitslip_inst                                                                        |                                                                    bitslip_2481 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[9].bitslip_inst                                                                        |                                                                    bitslip_2482 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                    bitslip__parameterized0_2483 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[10].bitslip_inst                                                                       |                                                    bitslip__parameterized0_2484 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[11].bitslip_inst                                                                       |                                                    bitslip__parameterized0_2485 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[12].bitslip_inst                                                                       |                                                    bitslip__parameterized0_2486 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[13].bitslip_inst                                                                       |                                                    bitslip__parameterized0_2487 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                    bitslip__parameterized0_2488 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                    bitslip__parameterized0_2489 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                    bitslip__parameterized0_2490 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                    bitslip__parameterized0_2491 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                    bitslip__parameterized0_2492 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                    bitslip__parameterized0_2493 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[7].bitslip_inst                                                                        |                                                    bitslip__parameterized0_2494 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[8].bitslip_inst                                                                        |                                                    bitslip__parameterized0_2495 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[9].bitslip_inst                                                                        |                                                    bitslip__parameterized0_2496 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                    bitslip__parameterized1_2497 |     260(0.11%) |     260(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                    bitslip__parameterized1_2498 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                    bitslip__parameterized1_2499 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                    bitslip__parameterized1_2500 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                    bitslip__parameterized1_2501 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                    bitslip__parameterized1_2502 |     277(0.11%) |     277(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                    bitslip__parameterized1_2503 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_fifo_reset_extender                                                                                                     |                                                                     extender__5 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_filler_generator_inst                                                                                                   |                                                          tx_filler_generator__4 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |      62(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[0].uplink_fec_counter                                                                                             |                                                    counter__parameterized0_2173 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[1].uplink_fec_counter                                                                                             |                                                    counter__parameterized0_2174 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbgen[1].readout_board_inst                                                                                                  |                                        readout_board__parameterized0__xdcDup__1 |   24139(9.96%) |   23882(9.85%) |   0(0.00%) |  257(0.23%) |   29427(6.07%) |  64(10.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|     (rbgen[1].readout_board_inst)                                                                                              |                                        readout_board__parameterized0__xdcDup__1 |      73(0.03%) |      72(0.03%) |   0(0.00%) |    1(0.01%) |     178(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     dl_gen.etroc_tx_inst                                                                                                       |                                                                     etroc_tx__5 |      40(0.02%) |      40(0.02%) |   0(0.00%) |    0(0.00%) |      24(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     dl_gen.prbs_any_gen                                                                                                        |                                                                   PRBS_ANY_1348 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_fifo_inst                                                                                                            |                                                           etroc_fifo__xdcDup__2 |     165(0.07%) |     165(0.07%) |   0(0.00%) |    0(0.00%) |     198(0.04%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       fifo_sync_inst                                                                                                           |                                                            fifo_sync__xdcDup__2 |     141(0.06%) |     141(0.06%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (fifo_sync_inst)                                                                                                       |                                                            fifo_sync__xdcDup__2 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sync.xpm_fifo_sync_inst                                                                                                |                                                                xpm_fifo_sync__6 |     125(0.05%) |     125(0.05%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_base_inst                                                                                                   |                                                xpm_fifo_base__parameterized0__6 |     125(0.05%) |     125(0.05%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_base_inst)                                                                                               |                                                xpm_fifo_base__parameterized0__6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_regce_std.regce_pipe_inst                                                                                      |                                                           xpm_reg_pipe_bit_1708 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_pipe_bit[0].pipe_bit_inst                                                                                    |                                                           xpm_fifo_reg_bit_1715 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_sdpram.xpm_memory_base_inst                                                                                    |                                              xpm_memory_base__parameterized0__6 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      33(0.01%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdp_inst                                                                                                           |                                           xpm_counter_updn__parameterized6_1709 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdpp1_inst                                                                                                         |                                           xpm_counter_updn__parameterized7_1710 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rst_d1_inst                                                                                                        |                                                           xpm_fifo_reg_bit_1711 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrp_inst                                                                                                           |                                           xpm_counter_updn__parameterized3_1712 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrpp1_inst                                                                                                         |                                           xpm_counter_updn__parameterized4_1713 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xpm_fifo_rst_inst                                                                                                  |                                               xpm_fifo_rst__parameterized0_1714 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       lost_word_counter                                                                                                        |                                                                    counter_1706 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       wishbone_fifo_reader_inst                                                                                                |                                                       wishbone_fifo_reader_1707 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].dat_counter                                                                                            |                                                    counter__parameterized0_1349 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].err_counter                                                                                            |                                                    counter__parameterized0_1350 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].filler_rate_inst                                                                                       |                                               rate_counter__parameterized0_1351 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].pkt_counter                                                                                            |                                                    counter__parameterized0_1352 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].dat_counter                                                                                           |                                                    counter__parameterized0_1353 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].err_counter                                                                                           |                                                    counter__parameterized0_1354 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1355 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].pkt_counter                                                                                           |                                                    counter__parameterized0_1356 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].dat_counter                                                                                           |                                                    counter__parameterized0_1357 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].err_counter                                                                                           |                                                    counter__parameterized0_1358 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1359 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].pkt_counter                                                                                           |                                                    counter__parameterized0_1360 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].dat_counter                                                                                           |                                                    counter__parameterized0_1361 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].err_counter                                                                                           |                                                    counter__parameterized0_1362 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1363 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].pkt_counter                                                                                           |                                                    counter__parameterized0_1364 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].dat_counter                                                                                           |                                                    counter__parameterized0_1365 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].err_counter                                                                                           |                                                    counter__parameterized0_1366 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1367 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].pkt_counter                                                                                           |                                                    counter__parameterized0_1368 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].dat_counter                                                                                           |                                                    counter__parameterized0_1369 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].err_counter                                                                                           |                                                    counter__parameterized0_1370 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1371 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].pkt_counter                                                                                           |                                                    counter__parameterized0_1372 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].dat_counter                                                                                           |                                                    counter__parameterized0_1373 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].err_counter                                                                                           |                                                    counter__parameterized0_1374 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1375 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].pkt_counter                                                                                           |                                                    counter__parameterized0_1376 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].dat_counter                                                                                           |                                                    counter__parameterized0_1377 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].err_counter                                                                                           |                                                    counter__parameterized0_1378 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1379 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].pkt_counter                                                                                           |                                                    counter__parameterized0_1380 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].dat_counter                                                                                           |                                                    counter__parameterized0_1381 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].err_counter                                                                                           |                                                    counter__parameterized0_1382 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1383 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].pkt_counter                                                                                           |                                                    counter__parameterized0_1384 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].dat_counter                                                                                            |                                                    counter__parameterized0_1385 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].err_counter                                                                                            |                                                    counter__parameterized0_1386 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].filler_rate_inst                                                                                       |                                               rate_counter__parameterized0_1387 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].pkt_counter                                                                                            |                                                    counter__parameterized0_1388 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].dat_counter                                                                                           |                                                    counter__parameterized0_1389 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].err_counter                                                                                           |                                                    counter__parameterized0_1390 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1391 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].pkt_counter                                                                                           |                                                    counter__parameterized0_1392 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].dat_counter                                                                                           |                                                    counter__parameterized0_1393 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].err_counter                                                                                           |                                                    counter__parameterized0_1394 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1395 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].pkt_counter                                                                                           |                                                    counter__parameterized0_1396 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].dat_counter                                                                                           |                                                    counter__parameterized0_1397 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].err_counter                                                                                           |                                                    counter__parameterized0_1398 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1399 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].pkt_counter                                                                                           |                                                    counter__parameterized0_1400 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].dat_counter                                                                                           |                                                    counter__parameterized0_1401 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].err_counter                                                                                           |                                                    counter__parameterized0_1402 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1403 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].pkt_counter                                                                                           |                                                    counter__parameterized0_1404 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].dat_counter                                                                                           |                                                    counter__parameterized0_1405 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].err_counter                                                                                           |                                                    counter__parameterized0_1406 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1407 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].pkt_counter                                                                                           |                                                    counter__parameterized0_1408 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].dat_counter                                                                                           |                                                    counter__parameterized0_1409 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].err_counter                                                                                           |                                                    counter__parameterized0_1410 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1411 |      65(0.03%) |      65(0.03%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].pkt_counter                                                                                           |                                                    counter__parameterized0_1412 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].dat_counter                                                                                           |                                                    counter__parameterized0_1413 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].err_counter                                                                                           |                                                    counter__parameterized0_1414 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1415 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].pkt_counter                                                                                           |                                                    counter__parameterized0_1416 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].dat_counter                                                                                           |                                                    counter__parameterized0_1417 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].err_counter                                                                                           |                                                    counter__parameterized0_1418 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1419 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].pkt_counter                                                                                           |                                                    counter__parameterized0_1420 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].dat_counter                                                                                           |                                                    counter__parameterized0_1421 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].err_counter                                                                                           |                                                    counter__parameterized0_1422 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1423 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].pkt_counter                                                                                           |                                                    counter__parameterized0_1424 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].dat_counter                                                                                           |                                                    counter__parameterized0_1425 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].err_counter                                                                                           |                                                    counter__parameterized0_1426 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1427 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].pkt_counter                                                                                           |                                                    counter__parameterized0_1428 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].dat_counter                                                                                            |                                                    counter__parameterized0_1429 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].err_counter                                                                                            |                                                    counter__parameterized0_1430 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].filler_rate_inst                                                                                       |                                               rate_counter__parameterized0_1431 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].pkt_counter                                                                                            |                                                    counter__parameterized0_1432 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].dat_counter                                                                                           |                                                    counter__parameterized0_1433 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].err_counter                                                                                           |                                                    counter__parameterized0_1434 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].filler_rate_inst                                                                                      |                                               rate_counter__parameterized0_1435 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].pkt_counter                                                                                           |                                                    counter__parameterized0_1436 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].dat_counter                                                                                            |                                                    counter__parameterized0_1437 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].err_counter                                                                                            |                                                    counter__parameterized0_1438 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].filler_rate_inst                                                                                       |                                               rate_counter__parameterized0_1439 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].pkt_counter                                                                                            |                                                    counter__parameterized0_1440 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].dat_counter                                                                                            |                                                    counter__parameterized0_1441 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].err_counter                                                                                            |                                                    counter__parameterized0_1442 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].filler_rate_inst                                                                                       |                                               rate_counter__parameterized0_1443 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].pkt_counter                                                                                            |                                                    counter__parameterized0_1444 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__25 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__25 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__25 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__25 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__25 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1680 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1681 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__165 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1682 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1683 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1684 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1685 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1686 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1687 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__25 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__25 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__371 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__370 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1445 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1445 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1679 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__30 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__30 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__30 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__30 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__30 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1671 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1672 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__148 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1673 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1674 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1675 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1676 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1677 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1678 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__30 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__30 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__337 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__336 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1446 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1446 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1670 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__31 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__31 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__31 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__31 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__31 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1662 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1663 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__144 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1664 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1665 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1666 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1667 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1668 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1669 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__31 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__31 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__329 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__328 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1447 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1447 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1661 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__32 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__32 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__32 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__32 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__32 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1653 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1654 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__145 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1655 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1656 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1657 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1658 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1659 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1660 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__32 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__32 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__331 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__330 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1448 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1448 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1652 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__33 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__33 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__33 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__33 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__33 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1644 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1645 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__146 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1646 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1647 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1648 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1649 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1650 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1651 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__33 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__33 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__333 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__332 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1449 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1449 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1643 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__34 |     109(0.04%) |     109(0.04%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__34 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__34 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__34 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__34 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1635 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1636 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__147 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1637 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1638 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1639 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1640 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1641 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1642 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__34 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__34 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__335 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__334 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1450 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1450 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1634 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__35 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__35 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__35 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__35 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__35 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1626 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1627 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__149 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1628 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1629 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1630 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1631 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1632 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1633 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__35 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__35 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__339 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__338 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1451 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1451 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1625 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__36 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__36 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__36 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__36 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__36 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1617 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1618 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__150 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1619 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1620 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1621 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1622 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1623 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1624 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__36 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__36 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__341 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__340 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1452 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1452 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1616 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__26 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__26 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__26 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__26 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__26 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1608 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1609 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__164 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1610 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1611 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1612 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1613 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1614 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1615 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__26 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__26 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__369 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__368 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1453 |     432(0.18%) |     432(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1453 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1607 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__27 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__27 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__27 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__27 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__27 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1599 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1600 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__163 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1601 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1602 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1603 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1604 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1605 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1606 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__27 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__27 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__367 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__366 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1454 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1454 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1598 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__28 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__28 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__28 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__28 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__28 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1590 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1591 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__158 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1592 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1593 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1594 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1595 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1596 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1597 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__28 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__28 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__357 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__356 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1455 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1455 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1589 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__29 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__29 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__29 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__29 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__29 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1581 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1582 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__153 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1583 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1584 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1585 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1586 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1587 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1588 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__29 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__29 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__347 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__346 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1456 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1456 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1580 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__37 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__37 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__37 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__37 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__37 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1572 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1573 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__151 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1574 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1575 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1576 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1577 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1578 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1579 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__37 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__37 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__343 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__342 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1457 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1457 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1571 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__42 |     110(0.05%) |     110(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__42 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__42 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__42 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__42 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1563 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1564 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__157 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1565 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1566 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1567 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1568 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1569 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1570 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__42 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__42 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__355 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__354 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1458 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1458 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1562 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__43 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__43 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__43 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__43 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__43 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1554 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1555 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__159 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1556 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1557 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1558 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1559 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1560 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1561 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__43 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__43 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__359 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__358 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1459 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1459 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1553 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__44 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__44 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__44 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__44 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__44 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1545 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1546 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__160 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1547 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1548 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1549 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1550 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1551 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1552 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__44 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__44 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__361 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__360 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1460 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1460 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1544 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__45 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__45 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__45 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__45 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__45 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1536 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1537 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__161 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1538 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1539 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1540 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1541 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1542 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1543 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__45 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__45 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__363 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__362 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1461 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1461 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1535 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__46 |     110(0.05%) |     110(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__46 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__46 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__46 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__46 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1527 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1528 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__162 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1529 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1530 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1531 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1532 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1533 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1534 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__46 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__46 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__365 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__364 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1462 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1462 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1526 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__47 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__47 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__47 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__47 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__47 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1518 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1519 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__167 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1520 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1521 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1522 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1523 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1524 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1525 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__47 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__47 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__375 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__374 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1463 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1463 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1517 |     406(0.17%) |     406(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__48 |     152(0.06%) |     152(0.06%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__48 |      82(0.03%) |      82(0.03%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__48 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__48 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__48 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1509 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1510 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__166 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1511 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1512 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1513 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1514 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1515 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1516 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__48 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__48 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__373 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__372 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1464 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1464 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1508 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__38 |     151(0.06%) |     151(0.06%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__38 |      82(0.03%) |      82(0.03%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__38 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__38 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__38 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1500 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1501 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__152 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1502 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1503 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1504 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1505 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1506 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1507 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__38 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__38 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__345 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__344 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1465 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1465 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1499 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__39 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__39 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__39 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__39 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__39 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1491 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1492 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__154 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1493 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1494 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1495 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1496 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1497 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1498 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__39 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__39 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__349 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__348 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1466 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1466 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1490 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__40 |     110(0.05%) |     110(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__40 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__40 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__40 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__40 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1482 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1483 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__155 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1484 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1485 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1486 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1487 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1488 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1489 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__40 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__40 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__351 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__350 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1467 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1467 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1481 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__41 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__41 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__41 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__41 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__41 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1473 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1474 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__156 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1475 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1476 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1477 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1478 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1479 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1480 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__41 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__41 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__353 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__352 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1468 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1468 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1472 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_selector_inst                                                                                                        |                                                               etroc_selector__5 |     226(0.09%) |     226(0.09%) |   0(0.00%) |    0(0.00%) |      92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     event_counter                                                                                                              |                                                                    counter__490 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_reset_extender                                                                                                        |                                                                     extender__6 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_sync_inst                                                                                                             |                                            fifo_sync__parameterized0__xdcDup__2 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sync.xpm_fifo_sync_inst                                                                                                  |                                                xpm_fifo_sync__parameterized1__6 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_base_inst                                                                                                     |                                                xpm_fifo_base__parameterized1__6 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_base_inst)                                                                                                 |                                                xpm_fifo_base__parameterized1__6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gae_rptr_p2.rdpp2_inst                                                                                               |                                           xpm_counter_updn__parameterized5_1699 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                              xpm_memory_base__parameterized1__6 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                           xpm_counter_updn__parameterized3_1700 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized4_1701 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1702 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                           xpm_counter_updn__parameterized8_1703 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized9_1704 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                               xpm_fifo_rst__parameterized0_1705 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     flash_inst                                                                                                                 |                                                                    flash_bit__5 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     lpgbt_link_wrapper                                                                                                         |                                                   lpgbt_link_wrapper__xdcDup__2 |    4308(1.78%) |    4308(1.78%) |   0(0.00%) |    0(0.00%) |    9112(1.88%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (lpgbt_link_wrapper)                                                                                                     |                                                   lpgbt_link_wrapper__xdcDup__2 |    3703(1.53%) |    3703(1.53%) |   0(0.00%) |    0(0.00%) |    1915(0.40%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       downlink_gen[0].downlink_inst                                                                                            |                                                   lpgbtfpga_downlink__xdcDup__2 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |     178(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (downlink_gen[0].downlink_inst)                                                                                        |                                                   lpgbtfpga_downlink__xdcDup__2 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_scrambler_inst                                                                                               |                                                  lpgbtfpga_scrambler__xdcDup__2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      36(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_txGearbox_inst                                                                                               |                                                  lpgbtfpga_txGearbox__xdcDup__2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     137(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].fec_mux_mode_uplink_gen[0].uplink_inst                                                                     |                                                     lpgbtfpga_uplink__xdcDup__3 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |    1804(0.37%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].fec_mux_mode_uplink_gen[0].uplink_inst)                                                                 |                                                     lpgbtfpga_uplink__xdcDup__3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                            lpgbtfpga_decoder__sblockDup__2_1721 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     234(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                lpgbtfpga_descrambler__xdcDup__3 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |     460(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_h0_inst                                                                             |                                              descrambler58bitOrder58__xdcDup__9 |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l0_inst                                                                             |                                              descrambler58bitOrder58__xdcDup__7 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l1_inst                                                                             |                                              descrambler58bitOrder58__xdcDup__8 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler60bitOrder58_h1_inst                                                                             |                                              descrambler60bitOrder58__xdcDup__3 |      30(0.01%) |      30(0.01%) |   0(0.00%) |    0(0.00%) |     112(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                       lpgbtfpga_framealigner__sblockDup__2_1722 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                          lpgbtfpga_rxGearbox__sblockDup__2_1723 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].fec_mux_mode_uplink_gen[1].uplink_inst                                                                     |                                     lpgbtfpga_uplink__parameterized0__xdcDup__3 |     180(0.07%) |     180(0.07%) |   0(0.00%) |    0(0.00%) |    1720(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].fec_mux_mode_uplink_gen[1].uplink_inst)                                                                 |                                     lpgbtfpga_uplink__parameterized0__xdcDup__3 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                            lpgbtfpga_decoder__parameterized1__sblockDup__2_1718 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                lpgbtfpga_descrambler__parameterized1__xdcDup__3 |     178(0.07%) |     178(0.07%) |   0(0.00%) |    0(0.00%) |     402(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                              descrambler51bitOrder49__xdcDup__9 |      47(0.02%) |      47(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                              descrambler51bitOrder49__xdcDup__7 |      51(0.02%) |      51(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                              descrambler51bitOrder49__xdcDup__8 |      39(0.02%) |      39(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                              descrambler53bitOrder49__xdcDup__3 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |     102(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                       lpgbtfpga_framealigner__sblockDup__2_1719 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                          lpgbtfpga_rxGearbox__sblockDup__2_1720 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].fec_mux_mode_uplink_gen[0].uplink_inst                                                                     |                                                     lpgbtfpga_uplink__xdcDup__4 |     120(0.05%) |     120(0.05%) |   0(0.00%) |    0(0.00%) |    1781(0.37%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].fec_mux_mode_uplink_gen[0].uplink_inst)                                                                 |                                                     lpgbtfpga_uplink__xdcDup__4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                                 lpgbtfpga_decoder__sblockDup__2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     234(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                lpgbtfpga_descrambler__xdcDup__4 |     120(0.05%) |     120(0.05%) |   0(0.00%) |    0(0.00%) |     435(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_h0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__12 |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__10 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l1_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__11 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler60bitOrder58_h1_inst                                                                             |                                              descrambler60bitOrder58__xdcDup__4 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      87(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                       lpgbtfpga_framealigner__sblockDup__2_1716 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                          lpgbtfpga_rxGearbox__sblockDup__2_1717 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].fec_mux_mode_uplink_gen[1].uplink_inst                                                                     |                                     lpgbtfpga_uplink__parameterized0__xdcDup__4 |     174(0.07%) |     174(0.07%) |   0(0.00%) |    0(0.00%) |    1714(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].fec_mux_mode_uplink_gen[1].uplink_inst)                                                                 |                                     lpgbtfpga_uplink__parameterized0__xdcDup__4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                 lpgbtfpga_decoder__parameterized1__sblockDup__2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                lpgbtfpga_descrambler__parameterized1__xdcDup__4 |     174(0.07%) |     174(0.07%) |   0(0.00%) |    0(0.00%) |     398(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__12 |      47(0.02%) |      47(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__10 |      51(0.02%) |      51(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__11 |      39(0.02%) |      39(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                              descrambler53bitOrder49__xdcDup__4 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      98(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                            lpgbtfpga_framealigner__sblockDup__2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                               lpgbtfpga_rxGearbox__sblockDup__2 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     pkt_counter_inst                                                                                                           |                                                               rate_counter_1469 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     sc_gen.gbt_controller_wrapper_inst                                                                                         |                                               gbt_controller_wrapper__xdcDup__2 |    2129(0.88%) |    1873(0.77%) |   0(0.00%) |  256(0.23%) |    4027(0.83%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       (sc_gen.gbt_controller_wrapper_inst)                                                                                     |                                               gbt_controller_wrapper__xdcDup__2 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gbt_ic_rx_1                                                                                                              |                                                                  gbt_ic_rx_1688 |      48(0.02%) |      48(0.02%) |   0(0.00%) |    0(0.00%) |      92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       master_gbtsc_top_inst                                                                                                    |                                                                    gbtsc_top__6 |     651(0.27%) |     651(0.27%) |   0(0.00%) |    0(0.00%) |     756(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ic_inst                                                                                                                |                                                                     ic_top_1689 |     310(0.13%) |     310(0.13%) |   0(0.00%) |    0(0.00%) |     433(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rx_inst                                                                                                              |                                                                      ic_rx_1695 |      80(0.03%) |      80(0.03%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             Deserializer_inst                                                                                                  |                                                            ic_deserializer_1697 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ic_rx_fifo_inst                                                                                                    |                                                                 ic_rx_fifo_1698 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      89(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           tx_inst                                                                                                              |                                                                      ic_tx_1696 |     230(0.09%) |     230(0.09%) |   0(0.00%) |    0(0.00%) |     316(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sca_inst                                                                                                               |                                                                    sca_top_1690 |     342(0.14%) |     342(0.14%) |   0(0.00%) |    0(0.00%) |     323(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (sca_inst)                                                                                                           |                                                                    sca_top_1690 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].rx_inst                                                                                                   |                                                                     sca_rx_1691 |     180(0.07%) |     180(0.07%) |   0(0.00%) |    0(0.00%) |     211(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (sca_gen[0].rx_inst)                                                                                               |                                                                     sca_rx_1691 |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_deserializer_inst                                                                                              |                                                           sca_deserializer_1693 |     118(0.05%) |     118(0.05%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_rx_fifo_inst                                                                                                   |                                                                sca_rx_fifo_1694 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |     154(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].tx_inst                                                                                                   |                                                                     sca_tx_1692 |     162(0.07%) |     162(0.07%) |   0(0.00%) |    0(0.00%) |     108(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sca_ila_gen.ila_sca_inst                                                                                                 |                                                                   ila_sca_HD512 |    1426(0.59%) |    1170(0.48%) |   0(0.00%) |  256(0.23%) |    3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         (sca_ila_gen.ila_sca_inst)                                                                                             |                                                                   ila_sca_HD512 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         U0                                                                                                                     |                                                   ila_sca_ila_v6_2_11_ila_HD513 |    1426(0.59%) |    1170(0.48%) |   0(0.00%) |  256(0.23%) |    3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           (U0)                                                                                                                 |                                                   ila_sca_ila_v6_2_11_ila_HD513 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |     736(0.15%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ila_core_inst                                                                                                        |                                              ila_sca_ila_v6_2_11_ila_core_HD514 |    1425(0.59%) |    1169(0.48%) |   0(0.00%) |  256(0.23%) |    2435(0.50%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|             (ila_core_inst)                                                                                                    |                                              ila_sca_ila_v6_2_11_ila_core_HD514 |      74(0.03%) |       0(0.00%) |   0(0.00%) |   74(0.07%) |     189(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ila_trace_memory_inst                                                                                              |                                      ila_sca_ila_v6_2_11_ila_trace_memory_HD515 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                         |                                                ila_sca_blk_mem_gen_v8_4_4_HD516 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                 inst_blk_mem_gen                                                                                               |                                          ila_sca_blk_mem_gen_v8_4_4_synth_HD517 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                         |                                ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_top_HD518 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                     valid.cstr                                                                                                 |                       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr_HD519 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[0].ram.r                                                                                         |                         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width_HD520 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |                       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper_HD521 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[1].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0_HD522 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0_HD523 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[2].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1_HD524 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1_HD525 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[3].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2_HD526 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2_HD527 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[4].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3_HD528 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3_HD529 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_cap_ctrl                                                                                                     |                                   ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy_HD530 |      77(0.03%) |      30(0.01%) |   0(0.00%) |   47(0.04%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_cap_ctrl)                                                                                                 |                                   ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy_HD530 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_CDONE                                                                                                          |                              ila_sca_ltlib_v1_0_0_cfglut6__parameterized0_HD531 |       4(0.01%) |       2(0.01%) |   0(0.00%) |    2(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS0                                                                                                            |                                              ila_sca_ltlib_v1_0_0_cfglut7_HD532 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS1                                                                                                            |                                           ila_sca_ltlib_v1_0_0_cfglut7_94_HD533 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_addrgen                                                                                                    |                                       ila_sca_ila_v6_2_11_ila_cap_addrgen_HD534 |      63(0.03%) |      26(0.01%) |   0(0.00%) |   37(0.03%) |     111(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_addrgen)                                                                                                |                                       ila_sca_ila_v6_2_11_ila_cap_addrgen_HD534 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |      68(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_CMPRESET                                                                                                     |                                              ila_sca_ltlib_v1_0_0_cfglut6_HD535 |       3(0.01%) |       1(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_sample_counter                                                                                           |                                ila_sca_ila_v6_2_11_ila_cap_sample_counter_HD536 |      32(0.01%) |      19(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_sample_counter)                                                                                       |                                ila_sca_ila_v6_2_11_ila_cap_sample_counter_HD536 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCE                                                                                                        |                                          ila_sca_ltlib_v1_0_0_cfglut4_101_HD537 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCMPCE                                                                                                     |                                          ila_sca_ltlib_v1_0_0_cfglut5_102_HD538 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCRST                                                                                                      |                                          ila_sca_ltlib_v1_0_0_cfglut6_103_HD539 |       5(0.01%) |       3(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_scnt_cmp                                                                                                   |                                    ila_sca_ltlib_v1_0_0_match_nodelay_104_HD540 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                               ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105_HD541 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                               ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105_HD541 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106_HD542 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106_HD542 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_107_HD543 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_108_HD544 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_window_counter                                                                                           |                                ila_sca_ila_v6_2_11_ila_cap_window_counter_HD545 |      28(0.01%) |       7(0.01%) |   0(0.00%) |   21(0.02%) |      22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_window_counter)                                                                                       |                                ila_sca_ila_v6_2_11_ila_cap_window_counter_HD545 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WCE                                                                                                        |                                              ila_sca_ltlib_v1_0_0_cfglut4_HD546 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WHCMPCE                                                                                                    |                                              ila_sca_ltlib_v1_0_0_cfglut5_HD547 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WLCMPCE                                                                                                    |                                           ila_sca_ltlib_v1_0_0_cfglut5_95_HD548 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_hcmp                                                                                                  |                                        ila_sca_ltlib_v1_0_0_match_nodelay_HD549 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_97_HD550 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98_HD551 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98_HD551 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_99_HD552 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_100_HD553 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_lcmp                                                                                                  |                                     ila_sca_ltlib_v1_0_0_match_nodelay_96_HD554 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                   ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_HD555 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                                   ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_HD555 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_HD556 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_HD556 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_HD557 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_HD558 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_regs                                                                                                         |                                          ila_sca_ila_v6_2_11_ila_register_HD559 |    1040(0.43%) |    1039(0.43%) |   0(0.00%) |    1(0.01%) |    1572(0.32%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_regs)                                                                                                     |                                          ila_sca_ila_v6_2_11_ila_register_HD559 |     117(0.05%) |     116(0.05%) |   0(0.00%) |    1(0.01%) |     166(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[0].mu_srl_reg                                                                                             |                                              ila_sca_xsdbs_v1_0_2_reg_p2s_HD560 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[10].mu_srl_reg                                                                                            |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized9_HD561 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[11].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized10_HD562 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[12].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized11_HD563 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[13].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized12_HD564 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[14].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized13_HD565 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[15].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized14_HD566 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[16].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized15_HD567 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[17].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized16_HD568 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[18].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized17_HD569 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[1].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized0_HD570 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[2].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized1_HD571 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[3].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized2_HD572 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[4].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized3_HD573 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[5].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized4_HD574 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[6].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized5_HD575 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[7].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized6_HD576 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[8].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized7_HD577 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[9].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized8_HD578 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               TC_SRL[0].tc_srl_reg                                                                                             |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized18_HD579 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_XSDB_SLAVE                                                                                                     |                                                ila_sca_xsdbs_v1_0_2_xsdbs_HD580 |      76(0.03%) |      76(0.03%) |   0(0.00%) |    0(0.00%) |     213(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_15                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized62_HD581 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_92_HD582 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_16                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized63_HD583 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_91_HD584 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_17                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized64_HD585 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_90_HD586 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_18                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized65_HD587 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_89_HD588 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_19                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized66_HD589 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_88_HD590 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_1a                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized67_HD591 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                           ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_87_HD592 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_6                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized47_HD593 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_86_HD594 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_7                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized48_HD595 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized0_HD596 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_8                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized49_HD597 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_85_HD598 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_80                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized68_HD599 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                           ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_84_HD600 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_81                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized69_HD601 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_83_HD602 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_82                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized70_HD603 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_HD604 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_83                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized71_HD605 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_82_HD606 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_84                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized72_HD607 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_81_HD608 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_85                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized73_HD609 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_80_HD610 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_887                                                                                                          |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized75_HD611 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_79_HD612 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_88d                                                                                                          |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized77_HD613 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_78_HD614 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_890                                                                                                          |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized80_HD615 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (reg_890)                                                                                                      |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized80_HD615 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_93_HD616 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_9                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized50_HD617 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_77_HD618 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_srl_fff                                                                                                      |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized19_HD619 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffd                                                                                                   |                                           ila_sca_xsdbs_v1_0_2_reg_stream_HD620 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                              ila_sca_xsdbs_v1_0_2_reg_ctl_HD621 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffe                                                                                                   |                           ila_sca_xsdbs_v1_0_2_reg_stream__parameterized0_HD622 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                             ila_sca_xsdbs_v1_0_2_reg_stat_HD623 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_reset_ctrl                                                                                                   |                                        ila_sca_ila_v6_2_11_ila_reset_ctrl_HD624 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_reset_ctrl)                                                                                               |                                        ila_sca_ila_v6_2_11_ila_reset_ctrl_HD624 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               arm_detection_inst                                                                                               |                                ila_sca_ltlib_v1_0_0_rising_edge_detection_HD625 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_in_transfer_inst                                                                       |                                      ila_sca_ltlib_v1_0_0_async_edge_xfer_HD626 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_out_transfer_inst                                                                      |                                   ila_sca_ltlib_v1_0_0_async_edge_xfer_73_HD627 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_in_transfer_inst                                                                      |                                   ila_sca_ltlib_v1_0_0_async_edge_xfer_74_HD628 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_out_transfer_inst                                                                     |                                   ila_sca_ltlib_v1_0_0_async_edge_xfer_75_HD629 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               halt_detection_inst                                                                                              |                             ila_sca_ltlib_v1_0_0_rising_edge_detection_76_HD630 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_trig                                                                                                             |                                           ila_sca_ila_v6_2_11_ila_trigger_HD631 |     141(0.06%) |       9(0.01%) |   0(0.00%) |  132(0.12%) |     352(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_trig)                                                                                                         |                                           ila_sca_ila_v6_2_11_ila_trigger_HD631 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                   |                                                ila_sca_ltlib_v1_0_0_match_HD632 |      14(0.01%) |       1(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                                                               |                                                ila_sca_ltlib_v1_0_0_match_HD632 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                                           ila_sca_ltlib_v1_0_0_allx_typeA_HD633 |      13(0.01%) |       0(0.00%) |   0(0.00%) |   13(0.01%) |      20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                                           ila_sca_ltlib_v1_0_0_allx_typeA_HD633 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                            ila_sca_ltlib_v1_0_0_all_typeA_HD634 |      13(0.01%) |       0(0.00%) |   0(0.00%) |   13(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                            ila_sca_ltlib_v1_0_0_all_typeA_HD634 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_70_HD635 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_71_HD636 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_72_HD637 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_TM                                                                                                             |                                        ila_sca_ila_v6_2_11_ila_trig_match_HD638 |     127(0.05%) |       8(0.01%) |   0(0.00%) |  119(0.11%) |     330(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[0].U_M                                                                                        |                                ila_sca_ltlib_v1_0_0_match__parameterized0_HD639 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[0].U_M)                                                                                    |                                ila_sca_ltlib_v1_0_0_match__parameterized0_HD639 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67_HD640 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67_HD640 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68_HD641 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68_HD641 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_69_HD642 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[10].U_M                                                                                       |                                ila_sca_ltlib_v1_0_0_match__parameterized2_HD643 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[10].U_M)                                                                                   |                                ila_sca_ltlib_v1_0_0_match__parameterized2_HD643 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64_HD644 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64_HD644 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65_HD645 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65_HD645 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_66_HD646 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[11].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized2_0_HD647 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[11].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized2_0_HD647 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61_HD648 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61_HD648 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62_HD649 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62_HD649 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_63_HD650 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[12].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized0_1_HD651 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[12].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized0_1_HD651 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58_HD652 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58_HD652 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59_HD653 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59_HD653 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_60_HD654 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[13].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized0_2_HD655 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[13].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized0_2_HD655 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55_HD656 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55_HD656 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56_HD657 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56_HD657 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_57_HD658 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[14].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized0_3_HD659 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[14].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized0_3_HD659 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52_HD660 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52_HD660 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53_HD661 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53_HD661 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_54_HD662 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[15].U_M                                                                                       |                                ila_sca_ltlib_v1_0_0_match__parameterized1_HD663 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[15].U_M)                                                                                   |                                ila_sca_ltlib_v1_0_0_match__parameterized1_HD663 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46_HD664 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46_HD664 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47_HD665 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47_HD665 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_48_HD666 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_49_HD667 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_50_HD668 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_51_HD669 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[16].U_M                                                                                       |                                ila_sca_ltlib_v1_0_0_match__parameterized3_HD670 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[16].U_M)                                                                                   |                                ila_sca_ltlib_v1_0_0_match__parameterized3_HD670 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43_HD671 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43_HD671 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44_HD672 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44_HD672 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_45_HD673 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[17].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized3_4_HD674 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[17].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized3_4_HD674 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_HD675 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_HD675 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41_HD676 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41_HD676 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_42_HD677 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[18].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized2_5_HD678 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[18].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized2_5_HD678 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38_HD679 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38_HD679 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39_HD680 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39_HD680 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_40_HD681 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[1].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized0_6_HD682 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[1].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized0_6_HD682 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35_HD683 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35_HD683 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36_HD684 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36_HD684 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_37_HD685 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[2].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized0_7_HD686 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[2].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized0_7_HD686 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32_HD687 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32_HD687 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33_HD688 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33_HD688 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_34_HD689 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[3].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized1_8_HD690 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[3].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized1_8_HD690 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_HD691 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_HD691 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_HD692 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_HD692 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                      ila_sca_ltlib_v1_0_0_all_typeA_slice_HD693 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_29_HD694 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_30_HD695 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_31_HD696 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[4].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized0_9_HD697 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[4].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized0_9_HD697 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26_HD698 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26_HD698 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27_HD699 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27_HD699 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_28_HD700 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[5].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized0_10_HD701 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[5].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized0_10_HD701 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23_HD702 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23_HD702 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24_HD703 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24_HD703 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_25_HD704 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[6].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized2_11_HD705 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[6].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized2_11_HD705 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20_HD706 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20_HD706 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21_HD707 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21_HD707 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_22_HD708 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[7].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized0_12_HD709 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[7].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized0_12_HD709 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_HD710 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_HD710 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18_HD711 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18_HD711 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_19_HD712 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[8].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized2_13_HD713 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[8].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized2_13_HD713 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15_HD714 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15_HD714 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16_HD715 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16_HD715 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_17_HD716 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[9].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized2_14_HD717 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[9].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized2_14_HD717 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_HD718 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_HD718 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_HD719 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_HD719 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_HD720 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xsdb_memory_read_inst                                                                                              |                                        ila_sca_ltlib_v1_0_0_generic_memrd_HD721 |      81(0.03%) |      79(0.03%) |   0(0.00%) |    2(0.01%) |     171(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     trigger_rx_inst                                                                                                            |                                                                   trigger_rx__5 |    2936(1.21%) |    2936(1.21%) |   0(0.00%) |    0(0.00%) |    3091(0.64%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (trigger_rx_inst)                                                                                                        |                                                                   trigger_rx__5 |     321(0.13%) |     321(0.13%) |   0(0.00%) |    0(0.00%) |     599(0.12%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[0].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1724 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[10].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1725 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[11].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1726 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[12].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1727 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[13].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1728 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[14].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1729 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[15].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1730 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[16].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1731 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[17].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1732 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[18].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1733 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[19].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1734 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[1].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1735 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[20].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1736 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[21].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1737 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[22].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1738 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[23].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1739 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[24].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1740 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[25].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1741 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[26].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1742 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[27].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1743 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[2].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1744 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[3].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1745 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[4].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1746 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[5].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1747 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[6].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1748 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[7].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1749 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[8].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1750 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[9].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1751 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                                    bitslip_1752 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[10].bitslip_inst                                                                       |                                                                    bitslip_1753 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[11].bitslip_inst                                                                       |                                                                    bitslip_1754 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[12].bitslip_inst                                                                       |                                                                    bitslip_1755 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[13].bitslip_inst                                                                       |                                                                    bitslip_1756 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[14].bitslip_inst                                                                       |                                                                    bitslip_1757 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[15].bitslip_inst                                                                       |                                                                    bitslip_1758 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[16].bitslip_inst                                                                       |                                                                    bitslip_1759 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[17].bitslip_inst                                                                       |                                                                    bitslip_1760 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[18].bitslip_inst                                                                       |                                                                    bitslip_1761 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[19].bitslip_inst                                                                       |                                                                    bitslip_1762 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                                    bitslip_1763 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[20].bitslip_inst                                                                       |                                                                    bitslip_1764 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[21].bitslip_inst                                                                       |                                                                    bitslip_1765 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[22].bitslip_inst                                                                       |                                                                    bitslip_1766 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[23].bitslip_inst                                                                       |                                                                    bitslip_1767 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[24].bitslip_inst                                                                       |                                                                    bitslip_1768 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[25].bitslip_inst                                                                       |                                                                    bitslip_1769 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[26].bitslip_inst                                                                       |                                                                    bitslip_1770 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[27].bitslip_inst                                                                       |                                                                    bitslip_1771 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                                    bitslip_1772 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                                    bitslip_1773 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                                    bitslip_1774 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                                    bitslip_1775 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                                    bitslip_1776 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[7].bitslip_inst                                                                        |                                                                    bitslip_1777 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[8].bitslip_inst                                                                        |                                                                    bitslip_1778 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[9].bitslip_inst                                                                        |                                                                    bitslip_1779 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1780 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[10].bitslip_inst                                                                       |                                                    bitslip__parameterized0_1781 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[11].bitslip_inst                                                                       |                                                    bitslip__parameterized0_1782 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[12].bitslip_inst                                                                       |                                                    bitslip__parameterized0_1783 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[13].bitslip_inst                                                                       |                                                    bitslip__parameterized0_1784 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1785 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1786 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1787 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1788 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1789 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1790 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[7].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1791 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[8].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1792 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[9].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1793 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1794 |     260(0.11%) |     260(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1795 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1796 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1797 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1798 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1799 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1800 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_fifo_reset_extender                                                                                                     |                                                                     extender__7 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_filler_generator_inst                                                                                                   |                                                          tx_filler_generator__5 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |      62(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[0].uplink_fec_counter                                                                                             |                                                    counter__parameterized0_1470 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[1].uplink_fec_counter                                                                                             |                                                    counter__parameterized0_1471 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbgen[2].readout_board_inst                                                                                                  |                                        readout_board__parameterized0__xdcDup__2 |   24150(9.96%) |   23893(9.86%) |   0(0.00%) |  257(0.23%) |   29427(6.07%) |  64(10.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|     (rbgen[2].readout_board_inst)                                                                                              |                                        readout_board__parameterized0__xdcDup__2 |      89(0.04%) |      88(0.04%) |   0(0.00%) |    1(0.01%) |     178(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     dl_gen.etroc_tx_inst                                                                                                       |                                                                     etroc_tx__6 |      40(0.02%) |      40(0.02%) |   0(0.00%) |    0(0.00%) |      24(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     dl_gen.prbs_any_gen                                                                                                        |                                                                    PRBS_ANY_895 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_fifo_inst                                                                                                            |                                                           etroc_fifo__xdcDup__3 |     165(0.07%) |     165(0.07%) |   0(0.00%) |    0(0.00%) |     198(0.04%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       fifo_sync_inst                                                                                                           |                                                            fifo_sync__xdcDup__3 |     141(0.06%) |     141(0.06%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (fifo_sync_inst)                                                                                                       |                                                            fifo_sync__xdcDup__3 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sync.xpm_fifo_sync_inst                                                                                                |                                                                xpm_fifo_sync__7 |     124(0.05%) |     124(0.05%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_base_inst                                                                                                   |                                                xpm_fifo_base__parameterized0__7 |     124(0.05%) |     124(0.05%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_base_inst)                                                                                               |                                                xpm_fifo_base__parameterized0__7 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_regce_std.regce_pipe_inst                                                                                      |                                                           xpm_reg_pipe_bit_1255 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_pipe_bit[0].pipe_bit_inst                                                                                    |                                                           xpm_fifo_reg_bit_1262 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_sdpram.xpm_memory_base_inst                                                                                    |                                              xpm_memory_base__parameterized0__7 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      33(0.01%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdp_inst                                                                                                           |                                           xpm_counter_updn__parameterized6_1256 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdpp1_inst                                                                                                         |                                           xpm_counter_updn__parameterized7_1257 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rst_d1_inst                                                                                                        |                                                           xpm_fifo_reg_bit_1258 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrp_inst                                                                                                           |                                           xpm_counter_updn__parameterized3_1259 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrpp1_inst                                                                                                         |                                           xpm_counter_updn__parameterized4_1260 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xpm_fifo_rst_inst                                                                                                  |                                               xpm_fifo_rst__parameterized0_1261 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       lost_word_counter                                                                                                        |                                                                    counter_1253 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       wishbone_fifo_reader_inst                                                                                                |                                                       wishbone_fifo_reader_1254 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].dat_counter                                                                                            |                                                     counter__parameterized0_896 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].err_counter                                                                                            |                                                     counter__parameterized0_897 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_898 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].pkt_counter                                                                                            |                                                     counter__parameterized0_899 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].dat_counter                                                                                           |                                                     counter__parameterized0_900 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].err_counter                                                                                           |                                                     counter__parameterized0_901 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_902 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].pkt_counter                                                                                           |                                                     counter__parameterized0_903 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].dat_counter                                                                                           |                                                     counter__parameterized0_904 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].err_counter                                                                                           |                                                     counter__parameterized0_905 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_906 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].pkt_counter                                                                                           |                                                     counter__parameterized0_907 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].dat_counter                                                                                           |                                                     counter__parameterized0_908 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].err_counter                                                                                           |                                                     counter__parameterized0_909 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_910 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].pkt_counter                                                                                           |                                                     counter__parameterized0_911 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].dat_counter                                                                                           |                                                     counter__parameterized0_912 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].err_counter                                                                                           |                                                     counter__parameterized0_913 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_914 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].pkt_counter                                                                                           |                                                     counter__parameterized0_915 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].dat_counter                                                                                           |                                                     counter__parameterized0_916 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].err_counter                                                                                           |                                                     counter__parameterized0_917 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_918 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].pkt_counter                                                                                           |                                                     counter__parameterized0_919 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].dat_counter                                                                                           |                                                     counter__parameterized0_920 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].err_counter                                                                                           |                                                     counter__parameterized0_921 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_922 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].pkt_counter                                                                                           |                                                     counter__parameterized0_923 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].dat_counter                                                                                           |                                                     counter__parameterized0_924 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].err_counter                                                                                           |                                                     counter__parameterized0_925 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_926 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].pkt_counter                                                                                           |                                                     counter__parameterized0_927 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].dat_counter                                                                                           |                                                     counter__parameterized0_928 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].err_counter                                                                                           |                                                     counter__parameterized0_929 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_930 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].pkt_counter                                                                                           |                                                     counter__parameterized0_931 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].dat_counter                                                                                            |                                                     counter__parameterized0_932 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].err_counter                                                                                            |                                                     counter__parameterized0_933 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_934 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].pkt_counter                                                                                            |                                                     counter__parameterized0_935 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].dat_counter                                                                                           |                                                     counter__parameterized0_936 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].err_counter                                                                                           |                                                     counter__parameterized0_937 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_938 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].pkt_counter                                                                                           |                                                     counter__parameterized0_939 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].dat_counter                                                                                           |                                                     counter__parameterized0_940 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].err_counter                                                                                           |                                                     counter__parameterized0_941 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_942 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].pkt_counter                                                                                           |                                                     counter__parameterized0_943 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].dat_counter                                                                                           |                                                     counter__parameterized0_944 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].err_counter                                                                                           |                                                     counter__parameterized0_945 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_946 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].pkt_counter                                                                                           |                                                     counter__parameterized0_947 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].dat_counter                                                                                           |                                                     counter__parameterized0_948 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].err_counter                                                                                           |                                                     counter__parameterized0_949 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_950 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].pkt_counter                                                                                           |                                                     counter__parameterized0_951 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].dat_counter                                                                                           |                                                     counter__parameterized0_952 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].err_counter                                                                                           |                                                     counter__parameterized0_953 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_954 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].pkt_counter                                                                                           |                                                     counter__parameterized0_955 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].dat_counter                                                                                           |                                                     counter__parameterized0_956 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].err_counter                                                                                           |                                                     counter__parameterized0_957 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_958 |      65(0.03%) |      65(0.03%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].pkt_counter                                                                                           |                                                     counter__parameterized0_959 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].dat_counter                                                                                           |                                                     counter__parameterized0_960 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].err_counter                                                                                           |                                                     counter__parameterized0_961 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_962 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].pkt_counter                                                                                           |                                                     counter__parameterized0_963 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].dat_counter                                                                                           |                                                     counter__parameterized0_964 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].err_counter                                                                                           |                                                     counter__parameterized0_965 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_966 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].pkt_counter                                                                                           |                                                     counter__parameterized0_967 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].dat_counter                                                                                           |                                                     counter__parameterized0_968 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].err_counter                                                                                           |                                                     counter__parameterized0_969 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_970 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].pkt_counter                                                                                           |                                                     counter__parameterized0_971 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].dat_counter                                                                                           |                                                     counter__parameterized0_972 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].err_counter                                                                                           |                                                     counter__parameterized0_973 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_974 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].pkt_counter                                                                                           |                                                     counter__parameterized0_975 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].dat_counter                                                                                            |                                                     counter__parameterized0_976 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].err_counter                                                                                            |                                                     counter__parameterized0_977 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_978 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].pkt_counter                                                                                            |                                                     counter__parameterized0_979 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].dat_counter                                                                                           |                                                     counter__parameterized0_980 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].err_counter                                                                                           |                                                     counter__parameterized0_981 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_982 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].pkt_counter                                                                                           |                                                     counter__parameterized0_983 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].dat_counter                                                                                            |                                                     counter__parameterized0_984 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].err_counter                                                                                            |                                                     counter__parameterized0_985 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_986 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].pkt_counter                                                                                            |                                                     counter__parameterized0_987 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].dat_counter                                                                                            |                                                     counter__parameterized0_988 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].err_counter                                                                                            |                                                     counter__parameterized0_989 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_990 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].pkt_counter                                                                                            |                                                     counter__parameterized0_991 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__49 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__49 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__49 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__49 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__49 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1227 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1228 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__189 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1229 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1230 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1231 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1232 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1233 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1234 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__49 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__49 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__419 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__418 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_992 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_992 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1226 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__54 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__54 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__54 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__54 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__54 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1218 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1219 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__172 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1220 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1221 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1222 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1223 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1224 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1225 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__54 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__54 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__385 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__384 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_993 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_993 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1217 |     404(0.17%) |     404(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__55 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__55 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__55 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__55 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__55 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1209 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1210 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__168 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1211 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1212 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1213 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1214 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1215 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1216 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__55 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__55 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__377 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__376 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_994 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_994 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1208 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__56 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__56 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__56 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__56 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__56 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1200 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1201 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__169 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1202 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1203 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1204 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1205 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1206 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1207 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__56 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__56 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__379 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__378 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_995 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_995 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1199 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__57 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__57 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__57 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__57 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__57 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1191 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1192 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__170 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1193 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1194 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1195 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1196 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1197 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1198 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__57 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__57 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__381 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__380 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_996 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_996 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1190 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__58 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__58 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__58 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__58 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__58 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1182 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1183 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__171 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1184 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1185 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1186 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1187 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1188 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1189 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__58 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__58 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__383 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__382 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_997 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_997 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1181 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__59 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__59 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__59 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__59 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__59 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1173 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1174 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__173 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1175 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1176 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1177 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1178 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1179 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1180 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__59 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__59 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__387 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__386 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_998 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_998 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1172 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__60 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__60 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__60 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__60 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__60 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1164 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1165 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__174 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1166 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1167 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1168 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1169 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1170 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1171 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__60 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__60 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__389 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__388 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_999 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_999 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1163 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__50 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__50 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__50 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__50 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__50 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1155 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1156 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__188 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1157 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1158 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1159 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1160 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1161 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1162 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__50 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__50 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__417 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__416 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1000 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1000 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1154 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__51 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__51 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__51 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__51 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__51 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1146 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1147 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__187 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1148 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1149 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1150 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1151 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1152 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1153 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__51 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__51 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__415 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__414 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1001 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1001 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1145 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__52 |     110(0.05%) |     110(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__52 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__52 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__52 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__52 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1137 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1138 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__182 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1139 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1140 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1141 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1142 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1143 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1144 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__52 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__52 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__405 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__404 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1002 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1002 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1136 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__53 |      73(0.03%) |      73(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__53 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__53 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__53 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__53 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1128 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1129 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__177 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1130 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1131 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1132 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1133 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1134 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1135 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__53 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__53 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__395 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__394 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1003 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1003 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1127 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__61 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__61 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__61 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__61 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__61 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1119 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1120 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__175 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1121 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1122 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1123 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1124 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1125 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1126 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__61 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__61 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__391 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__390 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1004 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1004 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1118 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__66 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__66 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__66 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__66 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__66 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1110 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1111 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__181 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1112 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1113 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1114 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1115 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1116 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1117 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__66 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__66 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__403 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__402 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1005 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1005 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1109 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__67 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__67 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__67 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__67 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__67 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1101 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1102 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__183 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1103 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1104 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1105 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1106 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1107 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1108 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__67 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__67 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__407 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__406 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1006 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1006 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1100 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__68 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__68 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__68 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__68 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__68 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1092 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1093 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__184 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1094 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1095 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1096 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1097 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1098 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1099 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__68 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__68 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__409 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__408 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1007 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1007 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1091 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__69 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__69 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__69 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__69 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__69 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1083 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1084 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__185 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1085 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1086 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1087 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1088 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1089 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1090 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__69 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__69 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__411 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__410 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1008 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1008 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1082 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__70 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__70 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__70 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__70 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__70 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1074 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1075 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__186 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1076 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1077 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1078 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1079 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1080 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1081 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__70 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__70 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__413 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__412 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1009 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1009 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1073 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__71 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__71 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__71 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__71 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__71 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1065 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1066 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__191 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1067 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1068 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1069 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1070 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1071 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1072 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__71 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__71 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__423 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__422 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1010 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1010 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1064 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__72 |     151(0.06%) |     151(0.06%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__72 |      82(0.03%) |      82(0.03%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__72 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__72 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__72 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1056 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1057 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__190 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1058 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1059 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1060 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1061 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1062 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1063 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__72 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__72 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__421 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__420 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst                                                          |                                                                   etroc_rx_1011 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst)                                                      |                                                                   etroc_rx_1011 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1055 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__62 |     151(0.06%) |     151(0.06%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__62 |      82(0.03%) |      82(0.03%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__62 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__62 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__62 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1047 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1048 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__176 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1049 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1050 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1051 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1052 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1053 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1054 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__62 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__62 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__393 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__392 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1012 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1012 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1046 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__63 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__63 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__63 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__63 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__63 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1038 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1039 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__178 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1040 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1041 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1042 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1043 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1044 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1045 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__63 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__63 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__397 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__396 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1013 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1013 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1037 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__64 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__64 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__64 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__64 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__64 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1029 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1030 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__179 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1031 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1032 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1033 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1034 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1035 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1036 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__64 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__64 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__399 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__398 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1014 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1014 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1028 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__65 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__65 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__65 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__65 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__65 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1020 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                           xpm_fifo_reg_vec_1021 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__180 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                           xpm_counter_updn_1022 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1023 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1024 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                           xpm_counter_updn_1025 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized0_1026 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                           xpm_counter_updn__parameterized1_1027 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__65 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__65 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__401 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__400 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst                                                           |                                                                   etroc_rx_1015 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst)                                                       |                                                                   etroc_rx_1015 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                            DecodingGearBox_1019 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_selector_inst                                                                                                        |                                                               etroc_selector__6 |     226(0.09%) |     226(0.09%) |   0(0.00%) |    0(0.00%) |      92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     event_counter                                                                                                              |                                                                    counter__671 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_reset_extender                                                                                                        |                                                                     extender__8 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_sync_inst                                                                                                             |                                            fifo_sync__parameterized0__xdcDup__3 |     105(0.04%) |     105(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sync.xpm_fifo_sync_inst                                                                                                  |                                                xpm_fifo_sync__parameterized1__7 |     105(0.04%) |     105(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_base_inst                                                                                                     |                                                xpm_fifo_base__parameterized1__7 |     105(0.04%) |     105(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_base_inst)                                                                                                 |                                                xpm_fifo_base__parameterized1__7 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gae_rptr_p2.rdpp2_inst                                                                                               |                                           xpm_counter_updn__parameterized5_1246 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                              xpm_memory_base__parameterized1__7 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                           xpm_counter_updn__parameterized3_1247 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized4_1248 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                           xpm_fifo_reg_bit_1249 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                           xpm_counter_updn__parameterized8_1250 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                           xpm_counter_updn__parameterized9_1251 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                               xpm_fifo_rst__parameterized0_1252 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     flash_inst                                                                                                                 |                                                                    flash_bit__6 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     lpgbt_link_wrapper                                                                                                         |                                                   lpgbt_link_wrapper__xdcDup__3 |    4307(1.78%) |    4307(1.78%) |   0(0.00%) |    0(0.00%) |    9112(1.88%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (lpgbt_link_wrapper)                                                                                                     |                                                   lpgbt_link_wrapper__xdcDup__3 |    3702(1.53%) |    3702(1.53%) |   0(0.00%) |    0(0.00%) |    1915(0.40%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       downlink_gen[0].downlink_inst                                                                                            |                                                   lpgbtfpga_downlink__xdcDup__3 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |     178(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (downlink_gen[0].downlink_inst)                                                                                        |                                                   lpgbtfpga_downlink__xdcDup__3 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_scrambler_inst                                                                                               |                                                  lpgbtfpga_scrambler__xdcDup__3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      36(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_txGearbox_inst                                                                                               |                                                  lpgbtfpga_txGearbox__xdcDup__3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     137(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].fec_mux_mode_uplink_gen[0].uplink_inst                                                                     |                                                     lpgbtfpga_uplink__xdcDup__5 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |    1804(0.37%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].fec_mux_mode_uplink_gen[0].uplink_inst)                                                                 |                                                     lpgbtfpga_uplink__xdcDup__5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                            lpgbtfpga_decoder__sblockDup__3_1268 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     234(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                lpgbtfpga_descrambler__xdcDup__5 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |     460(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_h0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__15 |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__13 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l1_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__14 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler60bitOrder58_h1_inst                                                                             |                                              descrambler60bitOrder58__xdcDup__5 |      30(0.01%) |      30(0.01%) |   0(0.00%) |    0(0.00%) |     112(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                       lpgbtfpga_framealigner__sblockDup__3_1269 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                          lpgbtfpga_rxGearbox__sblockDup__3_1270 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].fec_mux_mode_uplink_gen[1].uplink_inst                                                                     |                                     lpgbtfpga_uplink__parameterized0__xdcDup__5 |     180(0.07%) |     180(0.07%) |   0(0.00%) |    0(0.00%) |    1720(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].fec_mux_mode_uplink_gen[1].uplink_inst)                                                                 |                                     lpgbtfpga_uplink__parameterized0__xdcDup__5 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                            lpgbtfpga_decoder__parameterized1__sblockDup__3_1265 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                lpgbtfpga_descrambler__parameterized1__xdcDup__5 |     178(0.07%) |     178(0.07%) |   0(0.00%) |    0(0.00%) |     402(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__15 |      47(0.02%) |      47(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__13 |      51(0.02%) |      51(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__14 |      39(0.02%) |      39(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                              descrambler53bitOrder49__xdcDup__5 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |     102(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                       lpgbtfpga_framealigner__sblockDup__3_1266 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                          lpgbtfpga_rxGearbox__sblockDup__3_1267 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].fec_mux_mode_uplink_gen[0].uplink_inst                                                                     |                                                     lpgbtfpga_uplink__xdcDup__6 |     120(0.05%) |     120(0.05%) |   0(0.00%) |    0(0.00%) |    1781(0.37%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].fec_mux_mode_uplink_gen[0].uplink_inst)                                                                 |                                                     lpgbtfpga_uplink__xdcDup__6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                                 lpgbtfpga_decoder__sblockDup__3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     234(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                lpgbtfpga_descrambler__xdcDup__6 |     120(0.05%) |     120(0.05%) |   0(0.00%) |    0(0.00%) |     435(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_h0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__18 |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__16 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l1_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__17 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler60bitOrder58_h1_inst                                                                             |                                              descrambler60bitOrder58__xdcDup__6 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      87(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                       lpgbtfpga_framealigner__sblockDup__3_1263 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                          lpgbtfpga_rxGearbox__sblockDup__3_1264 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].fec_mux_mode_uplink_gen[1].uplink_inst                                                                     |                                     lpgbtfpga_uplink__parameterized0__xdcDup__6 |     174(0.07%) |     174(0.07%) |   0(0.00%) |    0(0.00%) |    1714(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].fec_mux_mode_uplink_gen[1].uplink_inst)                                                                 |                                     lpgbtfpga_uplink__parameterized0__xdcDup__6 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                 lpgbtfpga_decoder__parameterized1__sblockDup__3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                lpgbtfpga_descrambler__parameterized1__xdcDup__6 |     174(0.07%) |     174(0.07%) |   0(0.00%) |    0(0.00%) |     398(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__18 |      47(0.02%) |      47(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__16 |      51(0.02%) |      51(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__17 |      39(0.02%) |      39(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                              descrambler53bitOrder49__xdcDup__6 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      98(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                            lpgbtfpga_framealigner__sblockDup__3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                               lpgbtfpga_rxGearbox__sblockDup__3 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     pkt_counter_inst                                                                                                           |                                                               rate_counter_1016 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     sc_gen.gbt_controller_wrapper_inst                                                                                         |                                               gbt_controller_wrapper__xdcDup__3 |    2125(0.88%) |    1869(0.77%) |   0(0.00%) |  256(0.23%) |    4027(0.83%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       (sc_gen.gbt_controller_wrapper_inst)                                                                                     |                                               gbt_controller_wrapper__xdcDup__3 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gbt_ic_rx_1                                                                                                              |                                                                  gbt_ic_rx_1235 |      48(0.02%) |      48(0.02%) |   0(0.00%) |    0(0.00%) |      92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       master_gbtsc_top_inst                                                                                                    |                                                                    gbtsc_top__7 |     648(0.27%) |     648(0.27%) |   0(0.00%) |    0(0.00%) |     756(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ic_inst                                                                                                                |                                                                     ic_top_1236 |     307(0.13%) |     307(0.13%) |   0(0.00%) |    0(0.00%) |     433(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rx_inst                                                                                                              |                                                                      ic_rx_1242 |      79(0.03%) |      79(0.03%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             Deserializer_inst                                                                                                  |                                                            ic_deserializer_1244 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ic_rx_fifo_inst                                                                                                    |                                                                 ic_rx_fifo_1245 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      89(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           tx_inst                                                                                                              |                                                                      ic_tx_1243 |     228(0.09%) |     228(0.09%) |   0(0.00%) |    0(0.00%) |     316(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sca_inst                                                                                                               |                                                                    sca_top_1237 |     341(0.14%) |     341(0.14%) |   0(0.00%) |    0(0.00%) |     323(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (sca_inst)                                                                                                           |                                                                    sca_top_1237 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].rx_inst                                                                                                   |                                                                     sca_rx_1238 |     180(0.07%) |     180(0.07%) |   0(0.00%) |    0(0.00%) |     211(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (sca_gen[0].rx_inst)                                                                                               |                                                                     sca_rx_1238 |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_deserializer_inst                                                                                              |                                                           sca_deserializer_1240 |     118(0.05%) |     118(0.05%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_rx_fifo_inst                                                                                                   |                                                                sca_rx_fifo_1241 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |     154(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].tx_inst                                                                                                   |                                                                     sca_tx_1239 |     161(0.07%) |     161(0.07%) |   0(0.00%) |    0(0.00%) |     108(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sca_ila_gen.ila_sca_inst                                                                                                 |                                                                   ila_sca_HD722 |    1425(0.59%) |    1169(0.48%) |   0(0.00%) |  256(0.23%) |    3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         (sca_ila_gen.ila_sca_inst)                                                                                             |                                                                   ila_sca_HD722 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         U0                                                                                                                     |                                                   ila_sca_ila_v6_2_11_ila_HD723 |    1425(0.59%) |    1169(0.48%) |   0(0.00%) |  256(0.23%) |    3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           (U0)                                                                                                                 |                                                   ila_sca_ila_v6_2_11_ila_HD723 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |     736(0.15%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ila_core_inst                                                                                                        |                                              ila_sca_ila_v6_2_11_ila_core_HD724 |    1424(0.59%) |    1168(0.48%) |   0(0.00%) |  256(0.23%) |    2435(0.50%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|             (ila_core_inst)                                                                                                    |                                              ila_sca_ila_v6_2_11_ila_core_HD724 |      74(0.03%) |       0(0.00%) |   0(0.00%) |   74(0.07%) |     189(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ila_trace_memory_inst                                                                                              |                                      ila_sca_ila_v6_2_11_ila_trace_memory_HD725 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                         |                                                ila_sca_blk_mem_gen_v8_4_4_HD726 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                 inst_blk_mem_gen                                                                                               |                                          ila_sca_blk_mem_gen_v8_4_4_synth_HD727 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                         |                                ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_top_HD728 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                     valid.cstr                                                                                                 |                       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr_HD729 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[0].ram.r                                                                                         |                         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width_HD730 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |                       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper_HD731 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[1].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0_HD732 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0_HD733 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[2].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1_HD734 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1_HD735 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[3].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2_HD736 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2_HD737 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[4].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3_HD738 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3_HD739 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_cap_ctrl                                                                                                     |                                   ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy_HD740 |      78(0.03%) |      31(0.01%) |   0(0.00%) |   47(0.04%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_cap_ctrl)                                                                                                 |                                   ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy_HD740 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_CDONE                                                                                                          |                              ila_sca_ltlib_v1_0_0_cfglut6__parameterized0_HD741 |       4(0.01%) |       2(0.01%) |   0(0.00%) |    2(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS0                                                                                                            |                                              ila_sca_ltlib_v1_0_0_cfglut7_HD742 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS1                                                                                                            |                                           ila_sca_ltlib_v1_0_0_cfglut7_94_HD743 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_addrgen                                                                                                    |                                       ila_sca_ila_v6_2_11_ila_cap_addrgen_HD744 |      63(0.03%) |      26(0.01%) |   0(0.00%) |   37(0.03%) |     111(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_addrgen)                                                                                                |                                       ila_sca_ila_v6_2_11_ila_cap_addrgen_HD744 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |      68(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_CMPRESET                                                                                                     |                                              ila_sca_ltlib_v1_0_0_cfglut6_HD745 |       3(0.01%) |       1(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_sample_counter                                                                                           |                                ila_sca_ila_v6_2_11_ila_cap_sample_counter_HD746 |      32(0.01%) |      19(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_sample_counter)                                                                                       |                                ila_sca_ila_v6_2_11_ila_cap_sample_counter_HD746 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCE                                                                                                        |                                          ila_sca_ltlib_v1_0_0_cfglut4_101_HD747 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCMPCE                                                                                                     |                                          ila_sca_ltlib_v1_0_0_cfglut5_102_HD748 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCRST                                                                                                      |                                          ila_sca_ltlib_v1_0_0_cfglut6_103_HD749 |       5(0.01%) |       3(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_scnt_cmp                                                                                                   |                                    ila_sca_ltlib_v1_0_0_match_nodelay_104_HD750 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                               ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105_HD751 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                               ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105_HD751 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106_HD752 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106_HD752 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_107_HD753 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_108_HD754 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_window_counter                                                                                           |                                ila_sca_ila_v6_2_11_ila_cap_window_counter_HD755 |      28(0.01%) |       7(0.01%) |   0(0.00%) |   21(0.02%) |      22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_window_counter)                                                                                       |                                ila_sca_ila_v6_2_11_ila_cap_window_counter_HD755 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WCE                                                                                                        |                                              ila_sca_ltlib_v1_0_0_cfglut4_HD756 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WHCMPCE                                                                                                    |                                              ila_sca_ltlib_v1_0_0_cfglut5_HD757 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WLCMPCE                                                                                                    |                                           ila_sca_ltlib_v1_0_0_cfglut5_95_HD758 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_hcmp                                                                                                  |                                        ila_sca_ltlib_v1_0_0_match_nodelay_HD759 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_97_HD760 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98_HD761 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98_HD761 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_99_HD762 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_100_HD763 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_lcmp                                                                                                  |                                     ila_sca_ltlib_v1_0_0_match_nodelay_96_HD764 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                   ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_HD765 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                                   ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_HD765 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_HD766 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_HD766 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_HD767 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_HD768 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_regs                                                                                                         |                                          ila_sca_ila_v6_2_11_ila_register_HD769 |    1039(0.43%) |    1038(0.43%) |   0(0.00%) |    1(0.01%) |    1572(0.32%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_regs)                                                                                                     |                                          ila_sca_ila_v6_2_11_ila_register_HD769 |     117(0.05%) |     116(0.05%) |   0(0.00%) |    1(0.01%) |     166(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[0].mu_srl_reg                                                                                             |                                              ila_sca_xsdbs_v1_0_2_reg_p2s_HD770 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[10].mu_srl_reg                                                                                            |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized9_HD771 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[11].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized10_HD772 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[12].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized11_HD773 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[13].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized12_HD774 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[14].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized13_HD775 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[15].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized14_HD776 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[16].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized15_HD777 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[17].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized16_HD778 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[18].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized17_HD779 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[1].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized0_HD780 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[2].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized1_HD781 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[3].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized2_HD782 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[4].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized3_HD783 |      26(0.01%) |      26(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[5].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized4_HD784 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[6].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized5_HD785 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[7].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized6_HD786 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[8].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized7_HD787 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[9].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized8_HD788 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               TC_SRL[0].tc_srl_reg                                                                                             |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized18_HD789 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_XSDB_SLAVE                                                                                                     |                                                ila_sca_xsdbs_v1_0_2_xsdbs_HD790 |      76(0.03%) |      76(0.03%) |   0(0.00%) |    0(0.00%) |     213(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_15                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized62_HD791 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_92_HD792 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_16                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized63_HD793 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_91_HD794 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_17                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized64_HD795 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_90_HD796 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_18                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized65_HD797 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_89_HD798 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_19                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized66_HD799 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_88_HD800 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_1a                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized67_HD801 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                           ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_87_HD802 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_6                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized47_HD803 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_86_HD804 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_7                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized48_HD805 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized0_HD806 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_8                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized49_HD807 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_85_HD808 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_80                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized68_HD809 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                           ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_84_HD810 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_81                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized69_HD811 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_83_HD812 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_82                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized70_HD813 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_HD814 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_83                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized71_HD815 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_82_HD816 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_84                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized72_HD817 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_81_HD818 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_85                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized73_HD819 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_80_HD820 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_887                                                                                                          |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized75_HD821 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_79_HD822 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_88d                                                                                                          |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized77_HD823 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_78_HD824 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_890                                                                                                          |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized80_HD825 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (reg_890)                                                                                                      |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized80_HD825 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_93_HD826 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_9                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized50_HD827 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_77_HD828 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_srl_fff                                                                                                      |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized19_HD829 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffd                                                                                                   |                                           ila_sca_xsdbs_v1_0_2_reg_stream_HD830 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                              ila_sca_xsdbs_v1_0_2_reg_ctl_HD831 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffe                                                                                                   |                           ila_sca_xsdbs_v1_0_2_reg_stream__parameterized0_HD832 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                             ila_sca_xsdbs_v1_0_2_reg_stat_HD833 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_reset_ctrl                                                                                                   |                                        ila_sca_ila_v6_2_11_ila_reset_ctrl_HD834 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_reset_ctrl)                                                                                               |                                        ila_sca_ila_v6_2_11_ila_reset_ctrl_HD834 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               arm_detection_inst                                                                                               |                                ila_sca_ltlib_v1_0_0_rising_edge_detection_HD835 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_in_transfer_inst                                                                       |                                      ila_sca_ltlib_v1_0_0_async_edge_xfer_HD836 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_out_transfer_inst                                                                      |                                   ila_sca_ltlib_v1_0_0_async_edge_xfer_73_HD837 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_in_transfer_inst                                                                      |                                   ila_sca_ltlib_v1_0_0_async_edge_xfer_74_HD838 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_out_transfer_inst                                                                     |                                   ila_sca_ltlib_v1_0_0_async_edge_xfer_75_HD839 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               halt_detection_inst                                                                                              |                             ila_sca_ltlib_v1_0_0_rising_edge_detection_76_HD840 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_trig                                                                                                             |                                           ila_sca_ila_v6_2_11_ila_trigger_HD841 |     141(0.06%) |       9(0.01%) |   0(0.00%) |  132(0.12%) |     352(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_trig)                                                                                                         |                                           ila_sca_ila_v6_2_11_ila_trigger_HD841 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                   |                                                ila_sca_ltlib_v1_0_0_match_HD842 |      14(0.01%) |       1(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                                                               |                                                ila_sca_ltlib_v1_0_0_match_HD842 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                                           ila_sca_ltlib_v1_0_0_allx_typeA_HD843 |      13(0.01%) |       0(0.00%) |   0(0.00%) |   13(0.01%) |      20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                                           ila_sca_ltlib_v1_0_0_allx_typeA_HD843 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                            ila_sca_ltlib_v1_0_0_all_typeA_HD844 |      13(0.01%) |       0(0.00%) |   0(0.00%) |   13(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                            ila_sca_ltlib_v1_0_0_all_typeA_HD844 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_70_HD845 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_71_HD846 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_72_HD847 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_TM                                                                                                             |                                        ila_sca_ila_v6_2_11_ila_trig_match_HD848 |     127(0.05%) |       8(0.01%) |   0(0.00%) |  119(0.11%) |     330(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[0].U_M                                                                                        |                                ila_sca_ltlib_v1_0_0_match__parameterized0_HD849 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[0].U_M)                                                                                    |                                ila_sca_ltlib_v1_0_0_match__parameterized0_HD849 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67_HD850 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67_HD850 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68_HD851 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68_HD851 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_69_HD852 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[10].U_M                                                                                       |                                ila_sca_ltlib_v1_0_0_match__parameterized2_HD853 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[10].U_M)                                                                                   |                                ila_sca_ltlib_v1_0_0_match__parameterized2_HD853 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64_HD854 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64_HD854 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65_HD855 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65_HD855 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_66_HD856 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[11].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized2_0_HD857 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[11].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized2_0_HD857 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61_HD858 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61_HD858 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62_HD859 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62_HD859 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_63_HD860 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[12].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized0_1_HD861 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[12].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized0_1_HD861 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58_HD862 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58_HD862 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59_HD863 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59_HD863 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_60_HD864 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[13].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized0_2_HD865 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[13].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized0_2_HD865 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55_HD866 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55_HD866 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56_HD867 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56_HD867 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_57_HD868 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[14].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized0_3_HD869 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[14].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized0_3_HD869 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52_HD870 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52_HD870 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53_HD871 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53_HD871 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_54_HD872 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[15].U_M                                                                                       |                                ila_sca_ltlib_v1_0_0_match__parameterized1_HD873 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[15].U_M)                                                                                   |                                ila_sca_ltlib_v1_0_0_match__parameterized1_HD873 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46_HD874 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46_HD874 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47_HD875 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47_HD875 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_48_HD876 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_49_HD877 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_50_HD878 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_51_HD879 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[16].U_M                                                                                       |                                ila_sca_ltlib_v1_0_0_match__parameterized3_HD880 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[16].U_M)                                                                                   |                                ila_sca_ltlib_v1_0_0_match__parameterized3_HD880 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43_HD881 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43_HD881 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44_HD882 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44_HD882 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_45_HD883 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[17].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized3_4_HD884 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[17].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized3_4_HD884 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_HD885 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_HD885 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41_HD886 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41_HD886 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_42_HD887 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[18].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized2_5_HD888 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[18].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized2_5_HD888 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38_HD889 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38_HD889 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39_HD890 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39_HD890 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_40_HD891 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[1].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized0_6_HD892 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[1].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized0_6_HD892 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35_HD893 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35_HD893 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36_HD894 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36_HD894 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_37_HD895 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[2].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized0_7_HD896 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[2].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized0_7_HD896 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32_HD897 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32_HD897 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33_HD898 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33_HD898 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_34_HD899 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[3].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized1_8_HD900 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[3].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized1_8_HD900 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_HD901 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_HD901 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_HD902 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_HD902 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                      ila_sca_ltlib_v1_0_0_all_typeA_slice_HD903 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_29_HD904 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_30_HD905 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_31_HD906 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[4].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized0_9_HD907 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[4].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized0_9_HD907 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26_HD908 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26_HD908 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27_HD909 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27_HD909 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_28_HD910 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[5].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized0_10_HD911 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[5].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized0_10_HD911 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23_HD912 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23_HD912 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24_HD913 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24_HD913 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_25_HD914 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[6].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized2_11_HD915 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[6].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized2_11_HD915 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20_HD916 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20_HD916 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21_HD917 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21_HD917 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_22_HD918 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[7].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized0_12_HD919 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[7].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized0_12_HD919 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_HD920 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_HD920 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18_HD921 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18_HD921 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_19_HD922 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[8].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized2_13_HD923 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[8].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized2_13_HD923 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15_HD924 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15_HD924 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16_HD925 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16_HD925 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_17_HD926 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[9].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized2_14_HD927 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[9].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized2_14_HD927 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_HD928 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_HD928 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_HD929 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_HD929 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_HD930 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xsdb_memory_read_inst                                                                                              |                                        ila_sca_ltlib_v1_0_0_generic_memrd_HD931 |      81(0.03%) |      79(0.03%) |   0(0.00%) |    2(0.01%) |     171(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     trigger_rx_inst                                                                                                            |                                                                   trigger_rx__6 |    2939(1.21%) |    2939(1.21%) |   0(0.00%) |    0(0.00%) |    3091(0.64%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (trigger_rx_inst)                                                                                                        |                                                                   trigger_rx__6 |     321(0.13%) |     321(0.13%) |   0(0.00%) |    0(0.00%) |     599(0.12%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[0].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1271 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[10].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1272 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[11].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1273 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[12].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1274 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[13].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1275 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[14].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1276 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[15].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1277 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[16].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1278 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[17].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1279 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[18].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1280 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[19].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1281 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[1].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1282 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[20].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1283 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[21].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1284 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[22].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1285 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[23].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1286 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[24].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1287 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[25].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1288 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[26].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1289 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[27].trig_rate_counter_inst                                                                                       |                                               rate_counter__parameterized1_1290 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[2].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1291 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[3].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1292 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[4].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1293 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[5].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1294 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[6].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1295 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[7].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1296 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[8].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1297 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[9].trig_rate_counter_inst                                                                                        |                                               rate_counter__parameterized1_1298 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                                    bitslip_1299 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[10].bitslip_inst                                                                       |                                                                    bitslip_1300 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[11].bitslip_inst                                                                       |                                                                    bitslip_1301 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[12].bitslip_inst                                                                       |                                                                    bitslip_1302 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[13].bitslip_inst                                                                       |                                                                    bitslip_1303 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[14].bitslip_inst                                                                       |                                                                    bitslip_1304 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[15].bitslip_inst                                                                       |                                                                    bitslip_1305 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[16].bitslip_inst                                                                       |                                                                    bitslip_1306 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[17].bitslip_inst                                                                       |                                                                    bitslip_1307 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[18].bitslip_inst                                                                       |                                                                    bitslip_1308 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[19].bitslip_inst                                                                       |                                                                    bitslip_1309 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                                    bitslip_1310 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[20].bitslip_inst                                                                       |                                                                    bitslip_1311 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[21].bitslip_inst                                                                       |                                                                    bitslip_1312 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[22].bitslip_inst                                                                       |                                                                    bitslip_1313 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[23].bitslip_inst                                                                       |                                                                    bitslip_1314 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[24].bitslip_inst                                                                       |                                                                    bitslip_1315 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[25].bitslip_inst                                                                       |                                                                    bitslip_1316 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[26].bitslip_inst                                                                       |                                                                    bitslip_1317 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[27].bitslip_inst                                                                       |                                                                    bitslip_1318 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                                    bitslip_1319 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                                    bitslip_1320 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                                    bitslip_1321 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                                    bitslip_1322 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                                    bitslip_1323 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[7].bitslip_inst                                                                        |                                                                    bitslip_1324 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[8].bitslip_inst                                                                        |                                                                    bitslip_1325 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[9].bitslip_inst                                                                        |                                                                    bitslip_1326 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1327 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[10].bitslip_inst                                                                       |                                                    bitslip__parameterized0_1328 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[11].bitslip_inst                                                                       |                                                    bitslip__parameterized0_1329 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[12].bitslip_inst                                                                       |                                                    bitslip__parameterized0_1330 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[13].bitslip_inst                                                                       |                                                    bitslip__parameterized0_1331 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1332 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1333 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1334 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1335 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1336 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1337 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[7].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1338 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[8].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1339 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[9].bitslip_inst                                                                        |                                                    bitslip__parameterized0_1340 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1341 |     260(0.11%) |     260(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1342 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1343 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1344 |     275(0.11%) |     275(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1345 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1346 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                    bitslip__parameterized1_1347 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_fifo_reset_extender                                                                                                     |                                                                     extender__9 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_filler_generator_inst                                                                                                   |                                                          tx_filler_generator__6 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |      62(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[0].uplink_fec_counter                                                                                             |                                                    counter__parameterized0_1017 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[1].uplink_fec_counter                                                                                             |                                                    counter__parameterized0_1018 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbgen[3].readout_board_inst                                                                                                  |                                        readout_board__parameterized0__xdcDup__3 |   24137(9.96%) |   23880(9.85%) |   0(0.00%) |  257(0.23%) |   29427(6.07%) |  64(10.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|     (rbgen[3].readout_board_inst)                                                                                              |                                        readout_board__parameterized0__xdcDup__3 |      73(0.03%) |      72(0.03%) |   0(0.00%) |    1(0.01%) |     178(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     dl_gen.etroc_tx_inst                                                                                                       |                                                                     etroc_tx__7 |      40(0.02%) |      40(0.02%) |   0(0.00%) |    0(0.00%) |      24(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     dl_gen.prbs_any_gen                                                                                                        |                                                                    PRBS_ANY_442 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_fifo_inst                                                                                                            |                                                           etroc_fifo__xdcDup__4 |     165(0.07%) |     165(0.07%) |   0(0.00%) |    0(0.00%) |     198(0.04%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       fifo_sync_inst                                                                                                           |                                                            fifo_sync__xdcDup__4 |     141(0.06%) |     141(0.06%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (fifo_sync_inst)                                                                                                       |                                                            fifo_sync__xdcDup__4 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sync.xpm_fifo_sync_inst                                                                                                |                                                                xpm_fifo_sync__8 |     124(0.05%) |     124(0.05%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_base_inst                                                                                                   |                                                xpm_fifo_base__parameterized0__8 |     124(0.05%) |     124(0.05%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_base_inst)                                                                                               |                                                xpm_fifo_base__parameterized0__8 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_regce_std.regce_pipe_inst                                                                                      |                                                            xpm_reg_pipe_bit_802 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_pipe_bit[0].pipe_bit_inst                                                                                    |                                                            xpm_fifo_reg_bit_809 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_sdpram.xpm_memory_base_inst                                                                                    |                                              xpm_memory_base__parameterized0__8 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      33(0.01%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdp_inst                                                                                                           |                                            xpm_counter_updn__parameterized6_803 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdpp1_inst                                                                                                         |                                            xpm_counter_updn__parameterized7_804 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rst_d1_inst                                                                                                        |                                                            xpm_fifo_reg_bit_805 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrp_inst                                                                                                           |                                            xpm_counter_updn__parameterized3_806 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrpp1_inst                                                                                                         |                                            xpm_counter_updn__parameterized4_807 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xpm_fifo_rst_inst                                                                                                  |                                                xpm_fifo_rst__parameterized0_808 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       lost_word_counter                                                                                                        |                                                                     counter_800 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       wishbone_fifo_reader_inst                                                                                                |                                                        wishbone_fifo_reader_801 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].dat_counter                                                                                            |                                                     counter__parameterized0_443 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].err_counter                                                                                            |                                                     counter__parameterized0_444 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_445 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].pkt_counter                                                                                            |                                                     counter__parameterized0_446 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].dat_counter                                                                                           |                                                     counter__parameterized0_447 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].err_counter                                                                                           |                                                     counter__parameterized0_448 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_449 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].pkt_counter                                                                                           |                                                     counter__parameterized0_450 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].dat_counter                                                                                           |                                                     counter__parameterized0_451 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].err_counter                                                                                           |                                                     counter__parameterized0_452 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_453 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].pkt_counter                                                                                           |                                                     counter__parameterized0_454 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].dat_counter                                                                                           |                                                     counter__parameterized0_455 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].err_counter                                                                                           |                                                     counter__parameterized0_456 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_457 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].pkt_counter                                                                                           |                                                     counter__parameterized0_458 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].dat_counter                                                                                           |                                                     counter__parameterized0_459 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].err_counter                                                                                           |                                                     counter__parameterized0_460 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_461 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].pkt_counter                                                                                           |                                                     counter__parameterized0_462 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].dat_counter                                                                                           |                                                     counter__parameterized0_463 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].err_counter                                                                                           |                                                     counter__parameterized0_464 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_465 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].pkt_counter                                                                                           |                                                     counter__parameterized0_466 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].dat_counter                                                                                           |                                                     counter__parameterized0_467 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].err_counter                                                                                           |                                                     counter__parameterized0_468 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_469 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].pkt_counter                                                                                           |                                                     counter__parameterized0_470 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].dat_counter                                                                                           |                                                     counter__parameterized0_471 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].err_counter                                                                                           |                                                     counter__parameterized0_472 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_473 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].pkt_counter                                                                                           |                                                     counter__parameterized0_474 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].dat_counter                                                                                           |                                                     counter__parameterized0_475 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].err_counter                                                                                           |                                                     counter__parameterized0_476 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_477 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].pkt_counter                                                                                           |                                                     counter__parameterized0_478 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].dat_counter                                                                                            |                                                     counter__parameterized0_479 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].err_counter                                                                                            |                                                     counter__parameterized0_480 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_481 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].pkt_counter                                                                                            |                                                     counter__parameterized0_482 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].dat_counter                                                                                           |                                                     counter__parameterized0_483 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].err_counter                                                                                           |                                                     counter__parameterized0_484 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_485 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].pkt_counter                                                                                           |                                                     counter__parameterized0_486 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].dat_counter                                                                                           |                                                     counter__parameterized0_487 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].err_counter                                                                                           |                                                     counter__parameterized0_488 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_489 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].pkt_counter                                                                                           |                                                     counter__parameterized0_490 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].dat_counter                                                                                           |                                                     counter__parameterized0_491 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].err_counter                                                                                           |                                                     counter__parameterized0_492 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_493 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].pkt_counter                                                                                           |                                                     counter__parameterized0_494 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].dat_counter                                                                                           |                                                     counter__parameterized0_495 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].err_counter                                                                                           |                                                     counter__parameterized0_496 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_497 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].pkt_counter                                                                                           |                                                     counter__parameterized0_498 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].dat_counter                                                                                           |                                                     counter__parameterized0_499 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].err_counter                                                                                           |                                                     counter__parameterized0_500 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_501 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].pkt_counter                                                                                           |                                                     counter__parameterized0_502 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].dat_counter                                                                                           |                                                     counter__parameterized0_503 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].err_counter                                                                                           |                                                     counter__parameterized0_504 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_505 |      65(0.03%) |      65(0.03%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].pkt_counter                                                                                           |                                                     counter__parameterized0_506 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].dat_counter                                                                                           |                                                     counter__parameterized0_507 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].err_counter                                                                                           |                                                     counter__parameterized0_508 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_509 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].pkt_counter                                                                                           |                                                     counter__parameterized0_510 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].dat_counter                                                                                           |                                                     counter__parameterized0_511 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].err_counter                                                                                           |                                                     counter__parameterized0_512 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_513 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].pkt_counter                                                                                           |                                                     counter__parameterized0_514 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].dat_counter                                                                                           |                                                     counter__parameterized0_515 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].err_counter                                                                                           |                                                     counter__parameterized0_516 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_517 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].pkt_counter                                                                                           |                                                     counter__parameterized0_518 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].dat_counter                                                                                           |                                                     counter__parameterized0_519 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].err_counter                                                                                           |                                                     counter__parameterized0_520 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_521 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].pkt_counter                                                                                           |                                                     counter__parameterized0_522 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].dat_counter                                                                                            |                                                     counter__parameterized0_523 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].err_counter                                                                                            |                                                     counter__parameterized0_524 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_525 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].pkt_counter                                                                                            |                                                     counter__parameterized0_526 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].dat_counter                                                                                           |                                                     counter__parameterized0_527 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].err_counter                                                                                           |                                                     counter__parameterized0_528 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_529 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].pkt_counter                                                                                           |                                                     counter__parameterized0_530 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].dat_counter                                                                                            |                                                     counter__parameterized0_531 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].err_counter                                                                                            |                                                     counter__parameterized0_532 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_533 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].pkt_counter                                                                                            |                                                     counter__parameterized0_534 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].dat_counter                                                                                            |                                                     counter__parameterized0_535 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].err_counter                                                                                            |                                                     counter__parameterized0_536 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_537 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].pkt_counter                                                                                            |                                                     counter__parameterized0_538 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__73 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__73 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__73 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__73 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__73 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_774 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_775 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__213 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_776 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_777 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_778 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_779 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_780 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_781 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__73 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__73 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__467 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__466 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_539 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_539 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_773 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__78 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__78 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__78 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__78 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__78 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_765 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_766 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__196 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_767 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_768 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_769 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_770 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_771 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_772 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__78 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__78 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__433 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__432 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_540 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_540 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_764 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__79 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__79 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__79 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__79 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__79 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_756 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_757 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__192 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_758 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_759 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_760 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_761 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_762 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_763 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__79 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__79 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__425 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__424 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_541 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_541 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_755 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__80 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__80 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__80 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__80 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__80 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_747 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_748 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__193 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_749 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_750 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_751 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_752 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_753 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_754 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__80 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__80 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__427 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__426 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_542 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_542 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_746 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__81 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__81 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__81 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__81 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__81 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_738 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_739 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__194 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_740 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_741 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_742 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_743 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_744 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_745 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__81 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__81 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__429 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__428 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_543 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_543 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_737 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__82 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__82 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__82 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__82 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__82 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_729 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_730 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__195 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_731 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_732 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_733 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_734 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_735 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_736 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__82 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__82 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__431 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__430 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_544 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_544 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_728 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__83 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__83 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__83 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__83 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__83 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_720 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_721 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__197 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_722 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_723 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_724 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_725 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_726 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_727 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__83 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__83 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__435 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__434 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_545 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_545 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_719 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__84 |     110(0.05%) |     110(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__84 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__84 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__84 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__84 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_711 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_712 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__198 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_713 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_714 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_715 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_716 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_717 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_718 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__84 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__84 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__437 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__436 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_546 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_546 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_710 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__74 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__74 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__74 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__74 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__74 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_702 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_703 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__212 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_704 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_705 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_706 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_707 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_708 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_709 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__74 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__74 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__465 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__464 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_547 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_547 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_701 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__75 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__75 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__75 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__75 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__75 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_693 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_694 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__211 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_695 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_696 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_697 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_698 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_699 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_700 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__75 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__75 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__463 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__462 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_548 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_548 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_692 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__76 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__76 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__76 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__76 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__76 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_684 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_685 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__206 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_686 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_687 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_688 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_689 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_690 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_691 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__76 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__76 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__453 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__452 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_549 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_549 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_683 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__77 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__77 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__77 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__77 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__77 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_675 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_676 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__201 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_677 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_678 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_679 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_680 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_681 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_682 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__77 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__77 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__443 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__442 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_550 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_550 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_674 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__85 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__85 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__85 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__85 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__85 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_666 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_667 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__199 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_668 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_669 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_670 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_671 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_672 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_673 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__85 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__85 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__439 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__438 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_551 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_551 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_665 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__90 |     110(0.05%) |     110(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__90 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__90 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__90 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__90 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_657 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_658 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__205 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_659 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_660 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_661 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_662 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_663 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_664 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__90 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__90 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__451 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__450 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_552 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_552 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_656 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__91 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__91 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__91 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__91 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__91 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_648 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_649 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__207 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_650 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_651 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_652 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_653 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_654 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_655 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__91 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__91 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__455 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__454 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_553 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_553 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_647 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__92 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__92 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__92 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__92 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__92 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_639 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_640 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__208 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_641 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_642 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_643 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_644 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_645 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_646 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__92 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__92 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__457 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__456 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_554 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_554 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_638 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__93 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__93 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__93 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__93 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__93 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_630 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_631 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__209 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_632 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_633 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_634 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_635 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_636 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_637 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__93 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__93 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__459 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__458 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_555 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_555 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_629 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__94 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__94 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__94 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__94 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__94 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_621 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_622 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__210 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_623 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_624 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_625 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_626 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_627 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_628 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__94 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__94 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__461 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__460 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_556 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_556 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_620 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__95 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__95 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__95 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__95 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__95 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_612 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_613 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__215 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_614 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_615 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_616 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_617 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_618 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_619 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__95 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__95 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__471 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__470 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_557 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_557 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_611 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                          fifo_async__xdcDup__96 |     152(0.06%) |     152(0.06%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                          fifo_async__xdcDup__96 |      82(0.03%) |      82(0.03%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__96 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__96 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__96 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_603 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_604 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__214 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_605 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_606 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_607 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_608 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_609 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_610 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__96 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__96 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__469 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__468 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_558 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_558 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_602 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__86 |     151(0.06%) |     151(0.06%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__86 |      82(0.03%) |      82(0.03%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__86 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__86 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__86 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_594 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_595 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__200 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_596 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_597 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_598 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_599 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_600 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_601 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__86 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__86 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__441 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__440 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_559 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_559 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_593 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__87 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__87 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__87 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__87 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__87 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_585 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_586 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__202 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_587 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_588 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_589 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_590 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_591 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_592 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__87 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__87 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__445 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__444 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_560 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_560 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_584 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__88 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__88 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__88 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__88 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__88 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_576 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_577 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__203 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_578 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_579 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_580 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_581 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_582 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_583 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__88 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__88 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__447 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__446 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_561 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_561 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_575 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__89 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__89 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__89 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__89 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__89 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_567 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_568 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__204 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_569 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_570 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_571 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_572 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_573 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_574 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__89 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__89 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__449 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__448 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_562 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_562 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_566 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_selector_inst                                                                                                        |                                                               etroc_selector__7 |     226(0.09%) |     226(0.09%) |   0(0.00%) |    0(0.00%) |      92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     event_counter                                                                                                              |                                                                    counter__852 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_reset_extender                                                                                                        |                                                                    extender__10 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_sync_inst                                                                                                             |                                            fifo_sync__parameterized0__xdcDup__4 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sync.xpm_fifo_sync_inst                                                                                                  |                                                xpm_fifo_sync__parameterized1__8 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_base_inst                                                                                                     |                                                xpm_fifo_base__parameterized1__8 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_base_inst)                                                                                                 |                                                xpm_fifo_base__parameterized1__8 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gae_rptr_p2.rdpp2_inst                                                                                               |                                            xpm_counter_updn__parameterized5_793 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                              xpm_memory_base__parameterized1__8 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                            xpm_counter_updn__parameterized3_794 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized4_795 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_796 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                            xpm_counter_updn__parameterized8_797 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized9_798 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                xpm_fifo_rst__parameterized0_799 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     flash_inst                                                                                                                 |                                                                    flash_bit__7 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     lpgbt_link_wrapper                                                                                                         |                                                   lpgbt_link_wrapper__xdcDup__4 |    4310(1.78%) |    4310(1.78%) |   0(0.00%) |    0(0.00%) |    9112(1.88%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (lpgbt_link_wrapper)                                                                                                     |                                                   lpgbt_link_wrapper__xdcDup__4 |    3706(1.53%) |    3706(1.53%) |   0(0.00%) |    0(0.00%) |    1915(0.40%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       downlink_gen[0].downlink_inst                                                                                            |                                                   lpgbtfpga_downlink__xdcDup__4 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |     178(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (downlink_gen[0].downlink_inst)                                                                                        |                                                   lpgbtfpga_downlink__xdcDup__4 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_scrambler_inst                                                                                               |                                                  lpgbtfpga_scrambler__xdcDup__4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      36(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_txGearbox_inst                                                                                               |                                                  lpgbtfpga_txGearbox__xdcDup__4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     137(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].fec_mux_mode_uplink_gen[0].uplink_inst                                                                     |                                                     lpgbtfpga_uplink__xdcDup__7 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |    1804(0.37%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].fec_mux_mode_uplink_gen[0].uplink_inst)                                                                 |                                                     lpgbtfpga_uplink__xdcDup__7 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                             lpgbtfpga_decoder__sblockDup__4_815 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     234(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                lpgbtfpga_descrambler__xdcDup__7 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |     460(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_h0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__21 |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__19 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l1_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__20 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler60bitOrder58_h1_inst                                                                             |                                              descrambler60bitOrder58__xdcDup__7 |      30(0.01%) |      30(0.01%) |   0(0.00%) |    0(0.00%) |     112(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                        lpgbtfpga_framealigner__sblockDup__4_816 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                           lpgbtfpga_rxGearbox__sblockDup__4_817 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].fec_mux_mode_uplink_gen[1].uplink_inst                                                                     |                                     lpgbtfpga_uplink__parameterized0__xdcDup__7 |     180(0.07%) |     180(0.07%) |   0(0.00%) |    0(0.00%) |    1720(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].fec_mux_mode_uplink_gen[1].uplink_inst)                                                                 |                                     lpgbtfpga_uplink__parameterized0__xdcDup__7 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                             lpgbtfpga_decoder__parameterized1__sblockDup__4_812 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                lpgbtfpga_descrambler__parameterized1__xdcDup__7 |     178(0.07%) |     178(0.07%) |   0(0.00%) |    0(0.00%) |     402(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__21 |      47(0.02%) |      47(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__19 |      51(0.02%) |      51(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__20 |      39(0.02%) |      39(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                              descrambler53bitOrder49__xdcDup__7 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |     102(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                        lpgbtfpga_framealigner__sblockDup__4_813 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                           lpgbtfpga_rxGearbox__sblockDup__4_814 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].fec_mux_mode_uplink_gen[0].uplink_inst                                                                     |                                                     lpgbtfpga_uplink__xdcDup__8 |     120(0.05%) |     120(0.05%) |   0(0.00%) |    0(0.00%) |    1781(0.37%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].fec_mux_mode_uplink_gen[0].uplink_inst)                                                                 |                                                     lpgbtfpga_uplink__xdcDup__8 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                                 lpgbtfpga_decoder__sblockDup__4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     234(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                lpgbtfpga_descrambler__xdcDup__8 |     120(0.05%) |     120(0.05%) |   0(0.00%) |    0(0.00%) |     435(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_h0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__24 |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__22 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l1_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__23 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler60bitOrder58_h1_inst                                                                             |                                              descrambler60bitOrder58__xdcDup__8 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      87(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                        lpgbtfpga_framealigner__sblockDup__4_810 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                           lpgbtfpga_rxGearbox__sblockDup__4_811 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].fec_mux_mode_uplink_gen[1].uplink_inst                                                                     |                                     lpgbtfpga_uplink__parameterized0__xdcDup__8 |     174(0.07%) |     174(0.07%) |   0(0.00%) |    0(0.00%) |    1714(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].fec_mux_mode_uplink_gen[1].uplink_inst)                                                                 |                                     lpgbtfpga_uplink__parameterized0__xdcDup__8 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                 lpgbtfpga_decoder__parameterized1__sblockDup__4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                lpgbtfpga_descrambler__parameterized1__xdcDup__8 |     174(0.07%) |     174(0.07%) |   0(0.00%) |    0(0.00%) |     398(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__24 |      47(0.02%) |      47(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__22 |      51(0.02%) |      51(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__23 |      39(0.02%) |      39(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                              descrambler53bitOrder49__xdcDup__8 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      98(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                            lpgbtfpga_framealigner__sblockDup__4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                               lpgbtfpga_rxGearbox__sblockDup__4 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     pkt_counter_inst                                                                                                           |                                                                rate_counter_563 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     sc_gen.gbt_controller_wrapper_inst                                                                                         |                                               gbt_controller_wrapper__xdcDup__4 |    2128(0.88%) |    1872(0.77%) |   0(0.00%) |  256(0.23%) |    4027(0.83%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       (sc_gen.gbt_controller_wrapper_inst)                                                                                     |                                               gbt_controller_wrapper__xdcDup__4 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gbt_ic_rx_1                                                                                                              |                                                                   gbt_ic_rx_782 |      49(0.02%) |      49(0.02%) |   0(0.00%) |    0(0.00%) |      92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       master_gbtsc_top_inst                                                                                                    |                                                                    gbtsc_top__8 |     648(0.27%) |     648(0.27%) |   0(0.00%) |    0(0.00%) |     756(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ic_inst                                                                                                                |                                                                      ic_top_783 |     308(0.13%) |     308(0.13%) |   0(0.00%) |    0(0.00%) |     433(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rx_inst                                                                                                              |                                                                       ic_rx_789 |      80(0.03%) |      80(0.03%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             Deserializer_inst                                                                                                  |                                                             ic_deserializer_791 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ic_rx_fifo_inst                                                                                                    |                                                                  ic_rx_fifo_792 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      89(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           tx_inst                                                                                                              |                                                                       ic_tx_790 |     228(0.09%) |     228(0.09%) |   0(0.00%) |    0(0.00%) |     316(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sca_inst                                                                                                               |                                                                     sca_top_784 |     340(0.14%) |     340(0.14%) |   0(0.00%) |    0(0.00%) |     323(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (sca_inst)                                                                                                           |                                                                     sca_top_784 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].rx_inst                                                                                                   |                                                                      sca_rx_785 |     179(0.07%) |     179(0.07%) |   0(0.00%) |    0(0.00%) |     211(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (sca_gen[0].rx_inst)                                                                                               |                                                                      sca_rx_785 |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_deserializer_inst                                                                                              |                                                            sca_deserializer_787 |     117(0.05%) |     117(0.05%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_rx_fifo_inst                                                                                                   |                                                                 sca_rx_fifo_788 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |     154(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].tx_inst                                                                                                   |                                                                      sca_tx_786 |     161(0.07%) |     161(0.07%) |   0(0.00%) |    0(0.00%) |     108(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sca_ila_gen.ila_sca_inst                                                                                                 |                                                                   ila_sca_HD932 |    1427(0.59%) |    1171(0.48%) |   0(0.00%) |  256(0.23%) |    3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         (sca_ila_gen.ila_sca_inst)                                                                                             |                                                                   ila_sca_HD932 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         U0                                                                                                                     |                                                   ila_sca_ila_v6_2_11_ila_HD933 |    1427(0.59%) |    1171(0.48%) |   0(0.00%) |  256(0.23%) |    3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           (U0)                                                                                                                 |                                                   ila_sca_ila_v6_2_11_ila_HD933 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |     736(0.15%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ila_core_inst                                                                                                        |                                              ila_sca_ila_v6_2_11_ila_core_HD934 |    1426(0.59%) |    1170(0.48%) |   0(0.00%) |  256(0.23%) |    2435(0.50%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|             (ila_core_inst)                                                                                                    |                                              ila_sca_ila_v6_2_11_ila_core_HD934 |      74(0.03%) |       0(0.00%) |   0(0.00%) |   74(0.07%) |     189(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ila_trace_memory_inst                                                                                              |                                      ila_sca_ila_v6_2_11_ila_trace_memory_HD935 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                         |                                                ila_sca_blk_mem_gen_v8_4_4_HD936 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                 inst_blk_mem_gen                                                                                               |                                          ila_sca_blk_mem_gen_v8_4_4_synth_HD937 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                         |                                ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_top_HD938 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                     valid.cstr                                                                                                 |                       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr_HD939 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[0].ram.r                                                                                         |                         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width_HD940 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |                       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper_HD941 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[1].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0_HD942 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0_HD943 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[2].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1_HD944 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1_HD945 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[3].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2_HD946 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2_HD947 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[4].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3_HD948 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3_HD949 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_cap_ctrl                                                                                                     |                                   ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy_HD950 |      78(0.03%) |      31(0.01%) |   0(0.00%) |   47(0.04%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_cap_ctrl)                                                                                                 |                                   ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy_HD950 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_CDONE                                                                                                          |                              ila_sca_ltlib_v1_0_0_cfglut6__parameterized0_HD951 |       4(0.01%) |       2(0.01%) |   0(0.00%) |    2(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS0                                                                                                            |                                              ila_sca_ltlib_v1_0_0_cfglut7_HD952 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS1                                                                                                            |                                           ila_sca_ltlib_v1_0_0_cfglut7_94_HD953 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_addrgen                                                                                                    |                                       ila_sca_ila_v6_2_11_ila_cap_addrgen_HD954 |      63(0.03%) |      26(0.01%) |   0(0.00%) |   37(0.03%) |     111(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_addrgen)                                                                                                |                                       ila_sca_ila_v6_2_11_ila_cap_addrgen_HD954 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |      68(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_CMPRESET                                                                                                     |                                              ila_sca_ltlib_v1_0_0_cfglut6_HD955 |       3(0.01%) |       1(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_sample_counter                                                                                           |                                ila_sca_ila_v6_2_11_ila_cap_sample_counter_HD956 |      32(0.01%) |      19(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_sample_counter)                                                                                       |                                ila_sca_ila_v6_2_11_ila_cap_sample_counter_HD956 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCE                                                                                                        |                                          ila_sca_ltlib_v1_0_0_cfglut4_101_HD957 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCMPCE                                                                                                     |                                          ila_sca_ltlib_v1_0_0_cfglut5_102_HD958 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCRST                                                                                                      |                                          ila_sca_ltlib_v1_0_0_cfglut6_103_HD959 |       5(0.01%) |       3(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_scnt_cmp                                                                                                   |                                    ila_sca_ltlib_v1_0_0_match_nodelay_104_HD960 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                               ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105_HD961 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                               ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105_HD961 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106_HD962 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106_HD962 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_107_HD963 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_108_HD964 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_window_counter                                                                                           |                                ila_sca_ila_v6_2_11_ila_cap_window_counter_HD965 |      28(0.01%) |       7(0.01%) |   0(0.00%) |   21(0.02%) |      22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_window_counter)                                                                                       |                                ila_sca_ila_v6_2_11_ila_cap_window_counter_HD965 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WCE                                                                                                        |                                              ila_sca_ltlib_v1_0_0_cfglut4_HD966 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WHCMPCE                                                                                                    |                                              ila_sca_ltlib_v1_0_0_cfglut5_HD967 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WLCMPCE                                                                                                    |                                           ila_sca_ltlib_v1_0_0_cfglut5_95_HD968 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_hcmp                                                                                                  |                                        ila_sca_ltlib_v1_0_0_match_nodelay_HD969 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_97_HD970 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98_HD971 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98_HD971 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_99_HD972 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_100_HD973 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_lcmp                                                                                                  |                                     ila_sca_ltlib_v1_0_0_match_nodelay_96_HD974 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                   ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_HD975 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                                   ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_HD975 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_HD976 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_HD976 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_HD977 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_HD978 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_regs                                                                                                         |                                          ila_sca_ila_v6_2_11_ila_register_HD979 |    1039(0.43%) |    1038(0.43%) |   0(0.00%) |    1(0.01%) |    1572(0.32%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_regs)                                                                                                     |                                          ila_sca_ila_v6_2_11_ila_register_HD979 |     117(0.05%) |     116(0.05%) |   0(0.00%) |    1(0.01%) |     166(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[0].mu_srl_reg                                                                                             |                                              ila_sca_xsdbs_v1_0_2_reg_p2s_HD980 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[10].mu_srl_reg                                                                                            |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized9_HD981 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[11].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized10_HD982 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[12].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized11_HD983 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[13].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized12_HD984 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[14].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized13_HD985 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[15].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized14_HD986 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[16].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized15_HD987 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[17].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized16_HD988 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[18].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized17_HD989 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[1].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized0_HD990 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[2].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized1_HD991 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[3].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized2_HD992 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[4].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized3_HD993 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[5].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized4_HD994 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[6].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized5_HD995 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[7].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized6_HD996 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[8].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized7_HD997 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[9].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized8_HD998 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               TC_SRL[0].tc_srl_reg                                                                                             |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized18_HD999 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_XSDB_SLAVE                                                                                                     |                                               ila_sca_xsdbs_v1_0_2_xsdbs_HD1000 |      76(0.03%) |      76(0.03%) |   0(0.00%) |    0(0.00%) |     213(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_15                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized62_HD1001 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                          ila_sca_xsdbs_v1_0_2_reg_ctl_92_HD1002 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_16                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized63_HD1003 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                          ila_sca_xsdbs_v1_0_2_reg_ctl_91_HD1004 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_17                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized64_HD1005 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                          ila_sca_xsdbs_v1_0_2_reg_ctl_90_HD1006 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_18                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized65_HD1007 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                          ila_sca_xsdbs_v1_0_2_reg_ctl_89_HD1008 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_19                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized66_HD1009 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                          ila_sca_xsdbs_v1_0_2_reg_ctl_88_HD1010 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_1a                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized67_HD1011 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                          ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_87_HD1012 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_6                                                                                                            |                                ila_sca_xsdbs_v1_0_2_reg__parameterized47_HD1013 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                          ila_sca_xsdbs_v1_0_2_reg_ctl_86_HD1014 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_7                                                                                                            |                                ila_sca_xsdbs_v1_0_2_reg__parameterized48_HD1015 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                             ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized0_HD1016 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_8                                                                                                            |                                ila_sca_xsdbs_v1_0_2_reg__parameterized49_HD1017 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                         ila_sca_xsdbs_v1_0_2_reg_stat_85_HD1018 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_80                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized68_HD1019 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                          ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_84_HD1020 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_81                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized69_HD1021 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                          ila_sca_xsdbs_v1_0_2_reg_ctl_83_HD1022 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_82                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized70_HD1023 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                             ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_HD1024 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_83                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized71_HD1025 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                          ila_sca_xsdbs_v1_0_2_reg_ctl_82_HD1026 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_84                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized72_HD1027 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                          ila_sca_xsdbs_v1_0_2_reg_ctl_81_HD1028 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_85                                                                                                           |                                ila_sca_xsdbs_v1_0_2_reg__parameterized73_HD1029 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                          ila_sca_xsdbs_v1_0_2_reg_ctl_80_HD1030 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_887                                                                                                          |                                ila_sca_xsdbs_v1_0_2_reg__parameterized75_HD1031 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                         ila_sca_xsdbs_v1_0_2_reg_stat_79_HD1032 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_88d                                                                                                          |                                ila_sca_xsdbs_v1_0_2_reg__parameterized77_HD1033 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                         ila_sca_xsdbs_v1_0_2_reg_stat_78_HD1034 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_890                                                                                                          |                                ila_sca_xsdbs_v1_0_2_reg__parameterized80_HD1035 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (reg_890)                                                                                                      |                                ila_sca_xsdbs_v1_0_2_reg__parameterized80_HD1035 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                         ila_sca_xsdbs_v1_0_2_reg_stat_93_HD1036 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_9                                                                                                            |                                ila_sca_xsdbs_v1_0_2_reg__parameterized50_HD1037 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                         ila_sca_xsdbs_v1_0_2_reg_stat_77_HD1038 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_srl_fff                                                                                                      |                            ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized19_HD1039 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffd                                                                                                   |                                          ila_sca_xsdbs_v1_0_2_reg_stream_HD1040 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                             ila_sca_xsdbs_v1_0_2_reg_ctl_HD1041 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffe                                                                                                   |                          ila_sca_xsdbs_v1_0_2_reg_stream__parameterized0_HD1042 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                            ila_sca_xsdbs_v1_0_2_reg_stat_HD1043 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_reset_ctrl                                                                                                   |                                       ila_sca_ila_v6_2_11_ila_reset_ctrl_HD1044 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_reset_ctrl)                                                                                               |                                       ila_sca_ila_v6_2_11_ila_reset_ctrl_HD1044 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               arm_detection_inst                                                                                               |                               ila_sca_ltlib_v1_0_0_rising_edge_detection_HD1045 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_in_transfer_inst                                                                       |                                     ila_sca_ltlib_v1_0_0_async_edge_xfer_HD1046 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_out_transfer_inst                                                                      |                                  ila_sca_ltlib_v1_0_0_async_edge_xfer_73_HD1047 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_in_transfer_inst                                                                      |                                  ila_sca_ltlib_v1_0_0_async_edge_xfer_74_HD1048 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_out_transfer_inst                                                                     |                                  ila_sca_ltlib_v1_0_0_async_edge_xfer_75_HD1049 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               halt_detection_inst                                                                                              |                            ila_sca_ltlib_v1_0_0_rising_edge_detection_76_HD1050 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_trig                                                                                                             |                                          ila_sca_ila_v6_2_11_ila_trigger_HD1051 |     141(0.06%) |       9(0.01%) |   0(0.00%) |  132(0.12%) |     352(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_trig)                                                                                                         |                                          ila_sca_ila_v6_2_11_ila_trigger_HD1051 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                   |                                               ila_sca_ltlib_v1_0_0_match_HD1052 |      14(0.01%) |       1(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                                                               |                                               ila_sca_ltlib_v1_0_0_match_HD1052 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                                          ila_sca_ltlib_v1_0_0_allx_typeA_HD1053 |      13(0.01%) |       0(0.00%) |   0(0.00%) |   13(0.01%) |      20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                                          ila_sca_ltlib_v1_0_0_allx_typeA_HD1053 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                           ila_sca_ltlib_v1_0_0_all_typeA_HD1054 |      13(0.01%) |       0(0.00%) |   0(0.00%) |   13(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                           ila_sca_ltlib_v1_0_0_all_typeA_HD1054 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                  ila_sca_ltlib_v1_0_0_all_typeA_slice_70_HD1055 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                  ila_sca_ltlib_v1_0_0_all_typeA_slice_71_HD1056 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_72_HD1057 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_TM                                                                                                             |                                       ila_sca_ila_v6_2_11_ila_trig_match_HD1058 |     127(0.05%) |       8(0.01%) |   0(0.00%) |  119(0.11%) |     330(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[0].U_M                                                                                        |                               ila_sca_ltlib_v1_0_0_match__parameterized0_HD1059 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[0].U_M)                                                                                    |                               ila_sca_ltlib_v1_0_0_match__parameterized0_HD1059 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67_HD1060 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67_HD1060 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68_HD1061 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68_HD1061 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_69_HD1062 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[10].U_M                                                                                       |                               ila_sca_ltlib_v1_0_0_match__parameterized2_HD1063 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[10].U_M)                                                                                   |                               ila_sca_ltlib_v1_0_0_match__parameterized2_HD1063 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64_HD1064 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64_HD1064 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65_HD1065 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65_HD1065 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_66_HD1066 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[11].U_M                                                                                       |                             ila_sca_ltlib_v1_0_0_match__parameterized2_0_HD1067 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[11].U_M)                                                                                   |                             ila_sca_ltlib_v1_0_0_match__parameterized2_0_HD1067 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61_HD1068 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61_HD1068 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62_HD1069 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62_HD1069 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_63_HD1070 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[12].U_M                                                                                       |                             ila_sca_ltlib_v1_0_0_match__parameterized0_1_HD1071 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[12].U_M)                                                                                   |                             ila_sca_ltlib_v1_0_0_match__parameterized0_1_HD1071 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58_HD1072 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58_HD1072 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59_HD1073 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59_HD1073 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_60_HD1074 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[13].U_M                                                                                       |                             ila_sca_ltlib_v1_0_0_match__parameterized0_2_HD1075 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[13].U_M)                                                                                   |                             ila_sca_ltlib_v1_0_0_match__parameterized0_2_HD1075 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55_HD1076 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55_HD1076 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56_HD1077 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56_HD1077 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_57_HD1078 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[14].U_M                                                                                       |                             ila_sca_ltlib_v1_0_0_match__parameterized0_3_HD1079 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[14].U_M)                                                                                   |                             ila_sca_ltlib_v1_0_0_match__parameterized0_3_HD1079 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52_HD1080 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52_HD1080 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53_HD1081 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53_HD1081 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_54_HD1082 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[15].U_M                                                                                       |                               ila_sca_ltlib_v1_0_0_match__parameterized1_HD1083 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[15].U_M)                                                                                   |                               ila_sca_ltlib_v1_0_0_match__parameterized1_HD1083 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46_HD1084 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46_HD1084 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47_HD1085 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47_HD1085 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                  ila_sca_ltlib_v1_0_0_all_typeA_slice_48_HD1086 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                  ila_sca_ltlib_v1_0_0_all_typeA_slice_49_HD1087 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                  ila_sca_ltlib_v1_0_0_all_typeA_slice_50_HD1088 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_51_HD1089 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[16].U_M                                                                                       |                               ila_sca_ltlib_v1_0_0_match__parameterized3_HD1090 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[16].U_M)                                                                                   |                               ila_sca_ltlib_v1_0_0_match__parameterized3_HD1090 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43_HD1091 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43_HD1091 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44_HD1092 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44_HD1092 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_45_HD1093 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[17].U_M                                                                                       |                             ila_sca_ltlib_v1_0_0_match__parameterized3_4_HD1094 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[17].U_M)                                                                                   |                             ila_sca_ltlib_v1_0_0_match__parameterized3_4_HD1094 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                          ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_HD1095 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                          ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_HD1095 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41_HD1096 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41_HD1096 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_42_HD1097 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[18].U_M                                                                                       |                             ila_sca_ltlib_v1_0_0_match__parameterized2_5_HD1098 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[18].U_M)                                                                                   |                             ila_sca_ltlib_v1_0_0_match__parameterized2_5_HD1098 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38_HD1099 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38_HD1099 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39_HD1100 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39_HD1100 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_40_HD1101 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[1].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized0_6_HD1102 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[1].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized0_6_HD1102 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35_HD1103 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35_HD1103 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36_HD1104 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36_HD1104 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_37_HD1105 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[2].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized0_7_HD1106 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[2].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized0_7_HD1106 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32_HD1107 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32_HD1107 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33_HD1108 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33_HD1108 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_34_HD1109 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[3].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized1_8_HD1110 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[3].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized1_8_HD1110 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                          ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_HD1111 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                          ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_HD1111 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                           ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_HD1112 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                           ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_HD1112 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                     ila_sca_ltlib_v1_0_0_all_typeA_slice_HD1113 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                  ila_sca_ltlib_v1_0_0_all_typeA_slice_29_HD1114 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                  ila_sca_ltlib_v1_0_0_all_typeA_slice_30_HD1115 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_31_HD1116 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[4].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized0_9_HD1117 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[4].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized0_9_HD1117 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26_HD1118 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26_HD1118 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27_HD1119 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27_HD1119 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_28_HD1120 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[5].U_M                                                                                        |                            ila_sca_ltlib_v1_0_0_match__parameterized0_10_HD1121 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[5].U_M)                                                                                    |                            ila_sca_ltlib_v1_0_0_match__parameterized0_10_HD1121 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23_HD1122 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23_HD1122 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24_HD1123 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24_HD1123 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_25_HD1124 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[6].U_M                                                                                        |                            ila_sca_ltlib_v1_0_0_match__parameterized2_11_HD1125 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[6].U_M)                                                                                    |                            ila_sca_ltlib_v1_0_0_match__parameterized2_11_HD1125 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20_HD1126 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20_HD1126 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21_HD1127 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21_HD1127 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_22_HD1128 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[7].U_M                                                                                        |                            ila_sca_ltlib_v1_0_0_match__parameterized0_12_HD1129 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[7].U_M)                                                                                    |                            ila_sca_ltlib_v1_0_0_match__parameterized0_12_HD1129 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                          ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_HD1130 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                          ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_HD1130 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18_HD1131 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18_HD1131 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_19_HD1132 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[8].U_M                                                                                        |                            ila_sca_ltlib_v1_0_0_match__parameterized2_13_HD1133 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[8].U_M)                                                                                    |                            ila_sca_ltlib_v1_0_0_match__parameterized2_13_HD1133 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15_HD1134 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                       ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15_HD1134 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16_HD1135 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16_HD1135 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_17_HD1136 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[9].U_M                                                                                        |                            ila_sca_ltlib_v1_0_0_match__parameterized2_14_HD1137 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[9].U_M)                                                                                    |                            ila_sca_ltlib_v1_0_0_match__parameterized2_14_HD1137 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                          ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_HD1138 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                          ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_HD1138 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                           ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_HD1139 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                           ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_HD1139 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                     ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_HD1140 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xsdb_memory_read_inst                                                                                              |                                       ila_sca_ltlib_v1_0_0_generic_memrd_HD1141 |      82(0.03%) |      80(0.03%) |   0(0.00%) |    2(0.01%) |     171(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     trigger_rx_inst                                                                                                            |                                                                   trigger_rx__7 |    2936(1.21%) |    2936(1.21%) |   0(0.00%) |    0(0.00%) |    3091(0.64%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (trigger_rx_inst)                                                                                                        |                                                                   trigger_rx__7 |     321(0.13%) |     321(0.13%) |   0(0.00%) |    0(0.00%) |     599(0.12%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[0].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_818 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[10].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_819 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[11].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_820 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[12].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_821 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[13].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_822 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[14].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_823 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[15].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_824 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[16].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_825 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[17].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_826 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[18].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_827 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[19].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_828 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[1].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_829 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[20].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_830 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[21].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_831 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[22].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_832 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[23].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_833 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[24].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_834 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[25].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_835 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[26].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_836 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[27].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_837 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[2].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_838 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[3].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_839 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[4].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_840 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[5].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_841 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[6].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_842 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[7].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_843 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[8].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_844 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[9].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_845 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                                     bitslip_846 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[10].bitslip_inst                                                                       |                                                                     bitslip_847 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[11].bitslip_inst                                                                       |                                                                     bitslip_848 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[12].bitslip_inst                                                                       |                                                                     bitslip_849 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[13].bitslip_inst                                                                       |                                                                     bitslip_850 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[14].bitslip_inst                                                                       |                                                                     bitslip_851 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[15].bitslip_inst                                                                       |                                                                     bitslip_852 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[16].bitslip_inst                                                                       |                                                                     bitslip_853 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[17].bitslip_inst                                                                       |                                                                     bitslip_854 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[18].bitslip_inst                                                                       |                                                                     bitslip_855 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[19].bitslip_inst                                                                       |                                                                     bitslip_856 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                                     bitslip_857 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[20].bitslip_inst                                                                       |                                                                     bitslip_858 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[21].bitslip_inst                                                                       |                                                                     bitslip_859 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[22].bitslip_inst                                                                       |                                                                     bitslip_860 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[23].bitslip_inst                                                                       |                                                                     bitslip_861 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[24].bitslip_inst                                                                       |                                                                     bitslip_862 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[25].bitslip_inst                                                                       |                                                                     bitslip_863 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[26].bitslip_inst                                                                       |                                                                     bitslip_864 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[27].bitslip_inst                                                                       |                                                                     bitslip_865 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                                     bitslip_866 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                                     bitslip_867 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                                     bitslip_868 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                                     bitslip_869 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                                     bitslip_870 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[7].bitslip_inst                                                                        |                                                                     bitslip_871 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[8].bitslip_inst                                                                        |                                                                     bitslip_872 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[9].bitslip_inst                                                                        |                                                                     bitslip_873 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                     bitslip__parameterized0_874 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[10].bitslip_inst                                                                       |                                                     bitslip__parameterized0_875 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[11].bitslip_inst                                                                       |                                                     bitslip__parameterized0_876 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[12].bitslip_inst                                                                       |                                                     bitslip__parameterized0_877 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[13].bitslip_inst                                                                       |                                                     bitslip__parameterized0_878 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                     bitslip__parameterized0_879 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                     bitslip__parameterized0_880 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                     bitslip__parameterized0_881 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                     bitslip__parameterized0_882 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                     bitslip__parameterized0_883 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                     bitslip__parameterized0_884 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[7].bitslip_inst                                                                        |                                                     bitslip__parameterized0_885 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[8].bitslip_inst                                                                        |                                                     bitslip__parameterized0_886 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[9].bitslip_inst                                                                        |                                                     bitslip__parameterized0_887 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                     bitslip__parameterized1_888 |     260(0.11%) |     260(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                     bitslip__parameterized1_889 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                     bitslip__parameterized1_890 |     275(0.11%) |     275(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                     bitslip__parameterized1_891 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                     bitslip__parameterized1_892 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                     bitslip__parameterized1_893 |     275(0.11%) |     275(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                     bitslip__parameterized1_894 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_fifo_reset_extender                                                                                                     |                                                                    extender__11 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_filler_generator_inst                                                                                                   |                                                          tx_filler_generator__7 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |      62(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[0].uplink_fec_counter                                                                                             |                                                     counter__parameterized0_564 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[1].uplink_fec_counter                                                                                             |                                                     counter__parameterized0_565 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rbgen[4].readout_board_inst                                                                                                  |                                                   readout_board__parameterized0 |   24149(9.96%) |   23892(9.86%) |   0(0.00%) |  257(0.23%) |   29427(6.07%) |  64(10.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|     (rbgen[4].readout_board_inst)                                                                                              |                                                   readout_board__parameterized0 |      74(0.03%) |      73(0.03%) |   0(0.00%) |    1(0.01%) |     178(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     dl_gen.etroc_tx_inst                                                                                                       |                                                                        etroc_tx |      40(0.02%) |      40(0.02%) |   0(0.00%) |    0(0.00%) |      24(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     dl_gen.prbs_any_gen                                                                                                        |                                                                        PRBS_ANY |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_fifo_inst                                                                                                            |                                                                      etroc_fifo |     165(0.07%) |     165(0.07%) |   0(0.00%) |    0(0.00%) |     198(0.04%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       fifo_sync_inst                                                                                                           |                                                                       fifo_sync |     141(0.06%) |     141(0.06%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (fifo_sync_inst)                                                                                                       |                                                                       fifo_sync |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sync.xpm_fifo_sync_inst                                                                                                |                                                                   xpm_fifo_sync |     124(0.05%) |     124(0.05%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_base_inst                                                                                                   |                                                   xpm_fifo_base__parameterized0 |     124(0.05%) |     124(0.05%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_base_inst)                                                                                               |                                                   xpm_fifo_base__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_regce_std.regce_pipe_inst                                                                                      |                                                                xpm_reg_pipe_bit |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               gen_pipe_bit[0].pipe_bit_inst                                                                                    |                                                            xpm_fifo_reg_bit_360 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_sdpram.xpm_memory_base_inst                                                                                    |                                                 xpm_memory_base__parameterized0 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      33(0.01%) |   32(5.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdp_inst                                                                                                           |                                                xpm_counter_updn__parameterized6 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rdpp1_inst                                                                                                         |                                                xpm_counter_updn__parameterized7 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rst_d1_inst                                                                                                        |                                                            xpm_fifo_reg_bit_356 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrp_inst                                                                                                           |                                            xpm_counter_updn__parameterized3_357 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |      15(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wrpp1_inst                                                                                                         |                                            xpm_counter_updn__parameterized4_358 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xpm_fifo_rst_inst                                                                                                  |                                                xpm_fifo_rst__parameterized0_359 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       lost_word_counter                                                                                                        |                                                                   counter__1304 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       wishbone_fifo_reader_inst                                                                                                |                                                            wishbone_fifo_reader |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].dat_counter                                                                                            |                                                         counter__parameterized0 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].err_counter                                                                                            |                                                      counter__parameterized0_25 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].filler_rate_inst                                                                                       |                                                    rate_counter__parameterized0 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[0].pkt_counter                                                                                            |                                                      counter__parameterized0_26 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].dat_counter                                                                                           |                                                      counter__parameterized0_27 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].err_counter                                                                                           |                                                      counter__parameterized0_28 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_29 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[10].pkt_counter                                                                                           |                                                      counter__parameterized0_30 |      20(0.01%) |      20(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].dat_counter                                                                                           |                                                      counter__parameterized0_31 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].err_counter                                                                                           |                                                      counter__parameterized0_32 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_33 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[12].pkt_counter                                                                                           |                                                      counter__parameterized0_34 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].dat_counter                                                                                           |                                                      counter__parameterized0_35 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].err_counter                                                                                           |                                                      counter__parameterized0_36 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_37 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[14].pkt_counter                                                                                           |                                                      counter__parameterized0_38 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].dat_counter                                                                                           |                                                      counter__parameterized0_39 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].err_counter                                                                                           |                                                      counter__parameterized0_40 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_41 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[16].pkt_counter                                                                                           |                                                      counter__parameterized0_42 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].dat_counter                                                                                           |                                                      counter__parameterized0_43 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].err_counter                                                                                           |                                                      counter__parameterized0_44 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_45 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[18].pkt_counter                                                                                           |                                                      counter__parameterized0_46 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].dat_counter                                                                                           |                                                      counter__parameterized0_47 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].err_counter                                                                                           |                                                      counter__parameterized0_48 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_49 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[20].pkt_counter                                                                                           |                                                      counter__parameterized0_50 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].dat_counter                                                                                           |                                                      counter__parameterized0_51 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].err_counter                                                                                           |                                                      counter__parameterized0_52 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_53 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[22].pkt_counter                                                                                           |                                                      counter__parameterized0_54 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].dat_counter                                                                                           |                                                      counter__parameterized0_55 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].err_counter                                                                                           |                                                      counter__parameterized0_56 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_57 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[28].pkt_counter                                                                                           |                                                      counter__parameterized0_58 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].dat_counter                                                                                            |                                                      counter__parameterized0_59 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].err_counter                                                                                            |                                                      counter__parameterized0_60 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].filler_rate_inst                                                                                       |                                                 rate_counter__parameterized0_61 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[2].pkt_counter                                                                                            |                                                      counter__parameterized0_62 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].dat_counter                                                                                           |                                                      counter__parameterized0_63 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].err_counter                                                                                           |                                                      counter__parameterized0_64 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_65 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[30].pkt_counter                                                                                           |                                                      counter__parameterized0_66 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].dat_counter                                                                                           |                                                      counter__parameterized0_67 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].err_counter                                                                                           |                                                      counter__parameterized0_68 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_69 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[32].pkt_counter                                                                                           |                                                      counter__parameterized0_70 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].dat_counter                                                                                           |                                                      counter__parameterized0_71 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].err_counter                                                                                           |                                                      counter__parameterized0_72 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_73 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[34].pkt_counter                                                                                           |                                                      counter__parameterized0_74 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].dat_counter                                                                                           |                                                      counter__parameterized0_75 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].err_counter                                                                                           |                                                      counter__parameterized0_76 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_77 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[36].pkt_counter                                                                                           |                                                      counter__parameterized0_78 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].dat_counter                                                                                           |                                                      counter__parameterized0_79 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].err_counter                                                                                           |                                                      counter__parameterized0_80 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_81 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[38].pkt_counter                                                                                           |                                                      counter__parameterized0_82 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].dat_counter                                                                                           |                                                      counter__parameterized0_83 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].err_counter                                                                                           |                                                      counter__parameterized0_84 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_85 |      65(0.03%) |      65(0.03%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[40].pkt_counter                                                                                           |                                                      counter__parameterized0_86 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].dat_counter                                                                                           |                                                      counter__parameterized0_87 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].err_counter                                                                                           |                                                      counter__parameterized0_88 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_89 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[42].pkt_counter                                                                                           |                                                      counter__parameterized0_90 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].dat_counter                                                                                           |                                                      counter__parameterized0_91 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].err_counter                                                                                           |                                                      counter__parameterized0_92 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_93 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[44].pkt_counter                                                                                           |                                                      counter__parameterized0_94 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].dat_counter                                                                                           |                                                      counter__parameterized0_95 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].err_counter                                                                                           |                                                      counter__parameterized0_96 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].filler_rate_inst                                                                                      |                                                 rate_counter__parameterized0_97 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[46].pkt_counter                                                                                           |                                                      counter__parameterized0_98 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].dat_counter                                                                                           |                                                      counter__parameterized0_99 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].err_counter                                                                                           |                                                     counter__parameterized0_100 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_101 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[48].pkt_counter                                                                                           |                                                     counter__parameterized0_102 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].dat_counter                                                                                            |                                                     counter__parameterized0_103 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].err_counter                                                                                            |                                                     counter__parameterized0_104 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_105 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[4].pkt_counter                                                                                            |                                                     counter__parameterized0_106 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].dat_counter                                                                                           |                                                     counter__parameterized0_107 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].err_counter                                                                                           |                                                     counter__parameterized0_108 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].filler_rate_inst                                                                                      |                                                rate_counter__parameterized0_109 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[50].pkt_counter                                                                                           |                                                     counter__parameterized0_110 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].dat_counter                                                                                            |                                                     counter__parameterized0_111 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].err_counter                                                                                            |                                                     counter__parameterized0_112 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_113 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[6].pkt_counter                                                                                            |                                                     counter__parameterized0_114 |      21(0.01%) |      21(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].dat_counter                                                                                            |                                                     counter__parameterized0_115 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].err_counter                                                                                            |                                                     counter__parameterized0_116 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].filler_rate_inst                                                                                       |                                                rate_counter__parameterized0_117 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      74(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_cnt_gen[8].pkt_counter                                                                                            |                                                     counter__parameterized0_118 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__97 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__97 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__97 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__97 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__97 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_347 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_348 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__237 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_349 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_350 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_351 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_352 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_353 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_354 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__97 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__97 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__515 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__514 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst                                                           |                                                                        etroc_rx |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst)                                                       |                                                                        etroc_rx |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_346 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__102 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__102 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__102 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__102 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__102 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_338 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_339 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__220 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_340 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_341 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_342 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_343 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_344 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_345 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__102 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__102 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__481 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__480 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_119 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_119 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_337 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__103 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__103 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__103 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__103 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__103 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_329 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_330 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__216 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_331 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_332 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_333 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_334 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_335 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_336 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__103 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__103 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__473 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__472 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_120 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_120 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_328 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__104 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__104 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__104 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__104 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__104 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_320 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_321 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__217 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_322 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_323 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_324 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_325 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_326 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_327 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__104 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__104 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__475 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__474 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_121 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_121 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_319 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__105 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__105 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__105 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__105 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__105 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_311 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_312 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__218 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_313 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_314 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_315 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_316 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_317 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_318 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__105 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__105 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__477 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__476 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_122 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_122 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_310 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__106 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__106 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__106 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__106 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__106 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_302 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_303 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__219 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_304 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_305 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_306 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_307 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_308 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_309 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__106 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__106 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__479 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__478 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_123 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_123 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_301 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__107 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__107 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__107 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__107 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__107 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_293 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_294 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__221 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_295 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_296 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_297 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_298 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_299 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_300 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__107 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__107 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__483 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__482 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_124 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_124 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_292 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__108 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__108 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__108 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__108 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__108 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_284 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_285 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__222 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_286 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_287 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_288 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_289 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_290 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_291 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__108 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__108 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__485 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__484 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_125 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_125 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_283 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__98 |     112(0.05%) |     112(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__98 |      42(0.02%) |      42(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__98 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__98 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__98 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_275 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_276 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__236 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_277 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_278 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_279 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_280 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_281 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_282 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__98 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__98 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__513 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__512 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_126 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_126 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_274 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                          fifo_async__xdcDup__99 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                          fifo_async__xdcDup__99 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                      xpm_fifo_async__xdcDup__99 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                       xpm_fifo_base__xdcDup__99 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                       xpm_fifo_base__xdcDup__99 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_266 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_267 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__235 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_268 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_269 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_270 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_271 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_272 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_273 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                        xpm_fifo_rst__xdcDup__99 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                        xpm_fifo_rst__xdcDup__99 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__511 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__510 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_127 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_127 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_265 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__100 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__100 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__100 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__100 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__100 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_257 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_258 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__230 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_259 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_260 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_261 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_262 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_263 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_264 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__100 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__100 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__501 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__500 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_128 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_128 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_256 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__101 |      73(0.03%) |      73(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__101 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__101 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__101 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__101 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_248 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_249 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__225 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_250 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_251 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_252 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_253 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_254 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_255 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__101 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__101 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__491 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__490 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_129 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[0].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_129 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_247 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__109 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__109 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__109 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__109 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__109 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_239 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_240 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__223 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_241 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_242 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_243 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_244 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_245 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_246 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__109 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__109 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__487 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__486 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_130 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[0].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_130 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_238 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__114 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__114 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__114 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__114 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__114 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_230 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_231 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__229 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_232 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_233 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_234 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_235 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_236 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_237 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__114 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__114 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__499 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__498 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_131 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[10].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_131 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_229 |     406(0.17%) |     406(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__115 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__115 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__115 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__115 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__115 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_221 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_222 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__231 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_223 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_224 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_225 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_226 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_227 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_228 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__115 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__115 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__503 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__502 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_132 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[12].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_132 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_220 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__116 |     113(0.05%) |     113(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__116 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__116 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__116 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__116 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_212 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_213 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__232 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_214 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_215 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_216 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_217 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_218 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_219 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__116 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__116 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__505 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__504 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_133 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[14].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_133 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_211 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__117 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__117 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__117 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__117 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__117 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_203 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_204 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__233 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_205 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_206 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_207 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_208 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_209 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_210 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__117 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__117 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__507 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__506 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_134 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[16].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_134 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_202 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__118 |     111(0.05%) |     111(0.05%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__118 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__118 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__118 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__118 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_194 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_195 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__234 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_196 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_197 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_198 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_199 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_200 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_201 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__118 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__118 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__509 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__508 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_135 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[18].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_135 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_193 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst                                                        |                                                         fifo_async__xdcDup__119 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_fifo_inst)                                                    |                                                         fifo_async__xdcDup__119 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__119 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__119 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__119 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_185 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_186 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                                 xpm_memory_base |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_187 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_188 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_189 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_190 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_191 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_192 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__119 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__119 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__519 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__518 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_136 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     273(0.06%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[20].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_136 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     150(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_184 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst                                                        |                                                                      fifo_async |     152(0.06%) |     152(0.06%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_fifo_inst)                                                    |                                                                      fifo_async |      82(0.03%) |      82(0.03%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                                  xpm_fifo_async |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                                   xpm_fifo_base |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                                   xpm_fifo_base |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_176 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_177 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__238 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_178 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_179 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_180 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_181 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_182 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_183 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__120 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__120 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__517 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__516 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst                                                          |                                                                    etroc_rx_137 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[22].en_gen.etroc_rx_inst)                                                      |                                                                    etroc_rx_137 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_175 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__110 |     151(0.06%) |     151(0.06%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__110 |      82(0.03%) |      82(0.03%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__110 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__110 |      69(0.03%) |      69(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__110 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_167 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_168 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__224 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_169 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_170 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_171 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_172 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_173 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_174 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__110 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__110 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__489 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__488 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_138 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     241(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[2].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_138 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     118(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_166 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__111 |      71(0.03%) |      71(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__111 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__111 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__111 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__111 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_158 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_159 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__226 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_160 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_161 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_162 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_163 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_164 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_165 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__111 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__111 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__493 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__492 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_139 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[4].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_139 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_157 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__112 |     109(0.04%) |     109(0.04%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__112 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__112 |      68(0.03%) |      68(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__112 |      68(0.03%) |      68(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__112 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_149 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_150 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__227 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                            xpm_counter_updn_151 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_152 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_153 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_154 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_155 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                            xpm_counter_updn__parameterized1_156 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__112 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__112 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__495 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__494 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_140 |     434(0.18%) |     434(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[6].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_140 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                             DecodingGearBox_148 |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst                                                         |                                                         fifo_async__xdcDup__113 |      72(0.03%) |      72(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_fifo_inst)                                                     |                                                         fifo_async__xdcDup__113 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       xpm_fifo_async_inst                                                                                                      |                                                     xpm_fifo_async__xdcDup__113 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gnuram_async_fifo.xpm_fifo_base_inst                                                                                   |                                                      xpm_fifo_base__xdcDup__113 |      70(0.03%) |      70(0.03%) |   0(0.00%) |    0(0.00%) |      84(0.02%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (gnuram_async_fifo.xpm_fifo_base_inst)                                                                               |                                                      xpm_fifo_base__xdcDup__113 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.rpw_rc_reg                                                                                            |                                                                xpm_fifo_reg_vec |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_pntr_pf_rc.wpr_rc_reg                                                                                            |                                                            xpm_fifo_reg_vec_145 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                            xpm_memory_base__228 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                                xpm_counter_updn |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                                xpm_counter_updn__parameterized0 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                                xpm_fifo_reg_bit |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                            xpm_counter_updn_146 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                            xpm_counter_updn__parameterized0_147 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp2_inst                                                                                                           |                                                xpm_counter_updn__parameterized1 |       8(0.01%) |       8(0.01%) |   0(0.00%) |    0(0.00%) |       9(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                       xpm_fifo_rst__xdcDup__113 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (xpm_fifo_rst_inst)                                                                                                |                                                       xpm_fifo_rst__xdcDup__113 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.rrst_wr_inst                                                                                            |                                                           xpm_cdc_sync_rst__497 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_rst_ic.wrst_rd_inst                                                                                            |                                                           xpm_cdc_sync_rst__496 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst                                                           |                                                                    etroc_rx_141 |     433(0.18%) |     433(0.18%) |   0(0.00%) |    0(0.00%) |     257(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (etroc_rx_lpgbt_gen[1].etroc_rx_elink_gen[8].en_gen.etroc_rx_inst)                                                       |                                                                    etroc_rx_141 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |     134(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       decoding_gearbox_inst                                                                                                    |                                                                 DecodingGearBox |     405(0.17%) |     405(0.17%) |   0(0.00%) |    0(0.00%) |     123(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     etroc_selector_inst                                                                                                        |                                                                  etroc_selector |     226(0.09%) |     226(0.09%) |   0(0.00%) |    0(0.00%) |      92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     event_counter                                                                                                              |                                                                         counter |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_reset_extender                                                                                                        |                                                                    extender__12 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fifo_sync_inst                                                                                                             |                                                       fifo_sync__parameterized0 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sync.xpm_fifo_sync_inst                                                                                                  |                                                   xpm_fifo_sync__parameterized1 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         xpm_fifo_base_inst                                                                                                     |                                                   xpm_fifo_base__parameterized1 |     106(0.04%) |     106(0.04%) |   0(0.00%) |    0(0.00%) |      76(0.02%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (xpm_fifo_base_inst)                                                                                                 |                                                   xpm_fifo_base__parameterized1 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gae_rptr_p2.rdpp2_inst                                                                                               |                                                xpm_counter_updn__parameterized5 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           gen_sdpram.xpm_memory_base_inst                                                                                      |                                                 xpm_memory_base__parameterized1 |       9(0.01%) |       9(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdp_inst                                                                                                             |                                                xpm_counter_updn__parameterized3 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rdpp1_inst                                                                                                           |                                                xpm_counter_updn__parameterized4 |      17(0.01%) |      17(0.01%) |   0(0.00%) |    0(0.00%) |      14(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rst_d1_inst                                                                                                          |                                                            xpm_fifo_reg_bit_355 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrp_inst                                                                                                             |                                                xpm_counter_updn__parameterized8 |      22(0.01%) |      22(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           wrpp1_inst                                                                                                           |                                                xpm_counter_updn__parameterized9 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           xpm_fifo_rst_inst                                                                                                    |                                                    xpm_fifo_rst__parameterized0 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     flash_inst                                                                                                                 |                                                                       flash_bit |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     lpgbt_link_wrapper                                                                                                         |                                                              lpgbt_link_wrapper |    4309(1.78%) |    4309(1.78%) |   0(0.00%) |    0(0.00%) |    9112(1.88%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (lpgbt_link_wrapper)                                                                                                     |                                                              lpgbt_link_wrapper |    3704(1.53%) |    3704(1.53%) |   0(0.00%) |    0(0.00%) |    1915(0.40%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       downlink_gen[0].downlink_inst                                                                                            |                                                              lpgbtfpga_downlink |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |     178(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (downlink_gen[0].downlink_inst)                                                                                        |                                                              lpgbtfpga_downlink |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_scrambler_inst                                                                                               |                                                             lpgbtfpga_scrambler |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      36(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_txGearbox_inst                                                                                               |                                                             lpgbtfpga_txGearbox |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     137(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].fec_mux_mode_uplink_gen[0].uplink_inst                                                                     |                                                     lpgbtfpga_uplink__xdcDup__9 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |    1804(0.37%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].fec_mux_mode_uplink_gen[0].uplink_inst)                                                                 |                                                     lpgbtfpga_uplink__xdcDup__9 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                             lpgbtfpga_decoder__sblockDup__5_366 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     234(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                lpgbtfpga_descrambler__xdcDup__9 |     131(0.05%) |     131(0.05%) |   0(0.00%) |    0(0.00%) |     460(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_h0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__27 |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__25 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l1_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__26 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler60bitOrder58_h1_inst                                                                             |                                              descrambler60bitOrder58__xdcDup__9 |      30(0.01%) |      30(0.01%) |   0(0.00%) |    0(0.00%) |     112(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                        lpgbtfpga_framealigner__sblockDup__5_367 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                           lpgbtfpga_rxGearbox__sblockDup__5_368 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[0].fec_mux_mode_uplink_gen[1].uplink_inst                                                                     |                                     lpgbtfpga_uplink__parameterized0__xdcDup__9 |     180(0.07%) |     180(0.07%) |   0(0.00%) |    0(0.00%) |    1720(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[0].fec_mux_mode_uplink_gen[1].uplink_inst)                                                                 |                                     lpgbtfpga_uplink__parameterized0__xdcDup__9 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                             lpgbtfpga_decoder__parameterized1__sblockDup__5_363 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                lpgbtfpga_descrambler__parameterized1__xdcDup__9 |     178(0.07%) |     178(0.07%) |   0(0.00%) |    0(0.00%) |     402(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__27 |      47(0.02%) |      47(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__25 |      51(0.02%) |      51(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__26 |      39(0.02%) |      39(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                              descrambler53bitOrder49__xdcDup__9 |      41(0.02%) |      41(0.02%) |   0(0.00%) |    0(0.00%) |     102(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                        lpgbtfpga_framealigner__sblockDup__5_364 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                           lpgbtfpga_rxGearbox__sblockDup__5_365 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].fec_mux_mode_uplink_gen[0].uplink_inst                                                                     |                                                                lpgbtfpga_uplink |     120(0.05%) |     120(0.05%) |   0(0.00%) |    0(0.00%) |    1781(0.37%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].fec_mux_mode_uplink_gen[0].uplink_inst)                                                                 |                                                                lpgbtfpga_uplink |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                                 lpgbtfpga_decoder__sblockDup__5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     234(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                                           lpgbtfpga_descrambler |     120(0.05%) |     120(0.05%) |   0(0.00%) |    0(0.00%) |     435(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_h0_inst                                                                             |                                                         descrambler58bitOrder58 |      36(0.01%) |      36(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l0_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__28 |      32(0.01%) |      32(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler58bitOrder58_l1_inst                                                                             |                                             descrambler58bitOrder58__xdcDup__29 |      33(0.01%) |      33(0.01%) |   0(0.00%) |    0(0.00%) |     116(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec5_gen.descrambler60bitOrder58_h1_inst                                                                             |                                                         descrambler60bitOrder58 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      87(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                        lpgbtfpga_framealigner__sblockDup__5_361 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      44(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                           lpgbtfpga_rxGearbox__sblockDup__5_362 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       uplink_gen[1].fec_mux_mode_uplink_gen[1].uplink_inst                                                                     |                                                lpgbtfpga_uplink__parameterized0 |     174(0.07%) |     174(0.07%) |   0(0.00%) |    0(0.00%) |    1714(0.35%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (uplink_gen[1].fec_mux_mode_uplink_gen[1].uplink_inst)                                                                 |                                                lpgbtfpga_uplink__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     263(0.05%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_decoder_inst                                                                                                 |                                 lpgbtfpga_decoder__parameterized1__sblockDup__5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     206(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_descrambler_inst                                                                                             |                                           lpgbtfpga_descrambler__parameterized1 |     174(0.07%) |     174(0.07%) |   0(0.00%) |    0(0.00%) |     398(0.08%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_h0_inst                                                                            |                                                         descrambler51bitOrder49 |      47(0.02%) |      47(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l0_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__28 |      51(0.02%) |      51(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler51bitOrder49_l1_inst                                                                            |                                             descrambler51bitOrder49__xdcDup__29 |      39(0.02%) |      39(0.02%) |   0(0.00%) |    0(0.00%) |     100(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fec12_gen.descrambler53bitOrder49_h1_inst                                                                            |                                                         descrambler53bitOrder49 |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      98(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lpgbtfpga_framealigner_inst                                                                                            |                                            lpgbtfpga_framealigner__sblockDup__5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      42(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         rxgearbox_10g_gen.rxGearbox_10g24_inst                                                                                 |                                               lpgbtfpga_rxGearbox__sblockDup__5 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |     805(0.17%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     pkt_counter_inst                                                                                                           |                                                                rate_counter_142 |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     sc_gen.gbt_controller_wrapper_inst                                                                                         |                                                          gbt_controller_wrapper |    2125(0.88%) |    1869(0.77%) |   0(0.00%) |  256(0.23%) |    4027(0.83%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|       (sc_gen.gbt_controller_wrapper_inst)                                                                                     |                                                          gbt_controller_wrapper |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       gbt_ic_rx_1                                                                                                              |                                                                       gbt_ic_rx |      48(0.02%) |      48(0.02%) |   0(0.00%) |    0(0.00%) |      92(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       master_gbtsc_top_inst                                                                                                    |                                                                       gbtsc_top |     648(0.27%) |     648(0.27%) |   0(0.00%) |    0(0.00%) |     756(0.16%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         ic_inst                                                                                                                |                                                                          ic_top |     307(0.13%) |     307(0.13%) |   0(0.00%) |    0(0.00%) |     433(0.09%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           rx_inst                                                                                                              |                                                                           ic_rx |      80(0.03%) |      80(0.03%) |   0(0.00%) |    0(0.00%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             Deserializer_inst                                                                                                  |                                                                 ic_deserializer |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      28(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ic_rx_fifo_inst                                                                                                    |                                                                      ic_rx_fifo |      37(0.02%) |      37(0.02%) |   0(0.00%) |    0(0.00%) |      89(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           tx_inst                                                                                                              |                                                                           ic_tx |     227(0.09%) |     227(0.09%) |   0(0.00%) |    0(0.00%) |     316(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         sca_inst                                                                                                               |                                                                         sca_top |     341(0.14%) |     341(0.14%) |   0(0.00%) |    0(0.00%) |     323(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (sca_inst)                                                                                                           |                                                                         sca_top |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].rx_inst                                                                                                   |                                                                          sca_rx |     180(0.07%) |     180(0.07%) |   0(0.00%) |    0(0.00%) |     211(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (sca_gen[0].rx_inst)                                                                                               |                                                                          sca_rx |      34(0.01%) |      34(0.01%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_deserializer_inst                                                                                              |                                                                sca_deserializer |     118(0.05%) |     118(0.05%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             sca_rx_fifo_inst                                                                                                   |                                                                     sca_rx_fifo |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |     154(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           sca_gen[0].tx_inst                                                                                                   |                                                                          sca_tx |     161(0.07%) |     161(0.07%) |   0(0.00%) |    0(0.00%) |     108(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       sca_ila_gen.ila_sca_inst                                                                                                 |                                                                   ila_sca_HD302 |    1425(0.59%) |    1169(0.48%) |   0(0.00%) |  256(0.23%) |    3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|         (sca_ila_gen.ila_sca_inst)                                                                                             |                                                                   ila_sca_HD302 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         U0                                                                                                                     |                                                   ila_sca_ila_v6_2_11_ila_HD303 |    1425(0.59%) |    1169(0.48%) |   0(0.00%) |  256(0.23%) |    3171(0.65%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|           (U0)                                                                                                                 |                                                   ila_sca_ila_v6_2_11_ila_HD303 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |     736(0.15%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ila_core_inst                                                                                                        |                                              ila_sca_ila_v6_2_11_ila_core_HD304 |    1424(0.59%) |    1168(0.48%) |   0(0.00%) |  256(0.23%) |    2435(0.50%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|             (ila_core_inst)                                                                                                    |                                              ila_sca_ila_v6_2_11_ila_core_HD304 |      74(0.03%) |       0(0.00%) |   0(0.00%) |   74(0.07%) |     189(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             ila_trace_memory_inst                                                                                              |                                      ila_sca_ila_v6_2_11_ila_trace_memory_HD305 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                         |                                                ila_sca_blk_mem_gen_v8_4_4_HD306 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                 inst_blk_mem_gen                                                                                               |                                          ila_sca_blk_mem_gen_v8_4_4_synth_HD307 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                   gnbram.gnativebmg.native_blk_mem_gen                                                                         |                                ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_top_HD308 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                     valid.cstr                                                                                                 |                       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr_HD309 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    4(0.67%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[0].ram.r                                                                                         |                         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width_HD310 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |                       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper_HD311 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 1(0.08%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[1].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0_HD312 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0_HD313 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[2].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1_HD314 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1_HD315 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[3].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2_HD316 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2_HD317 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       ramloop[4].ram.r                                                                                         |         ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3_HD318 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         prim_noinit.ram                                                                                        |       ila_sca_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3_HD319 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    1(0.17%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_cap_ctrl                                                                                                     |                                   ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy_HD320 |      78(0.03%) |      31(0.01%) |   0(0.00%) |   47(0.04%) |     117(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_cap_ctrl)                                                                                                 |                                   ila_sca_ila_v6_2_11_ila_cap_ctrl_legacy_HD320 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_CDONE                                                                                                          |                              ila_sca_ltlib_v1_0_0_cfglut6__parameterized0_HD321 |       4(0.01%) |       2(0.01%) |   0(0.00%) |    2(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS0                                                                                                            |                                              ila_sca_ltlib_v1_0_0_cfglut7_HD322 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_NS1                                                                                                            |                                           ila_sca_ltlib_v1_0_0_cfglut7_94_HD323 |       5(0.01%) |       1(0.01%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               u_cap_addrgen                                                                                                    |                                       ila_sca_ila_v6_2_11_ila_cap_addrgen_HD324 |      63(0.03%) |      26(0.01%) |   0(0.00%) |   37(0.03%) |     111(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (u_cap_addrgen)                                                                                                |                                       ila_sca_ila_v6_2_11_ila_cap_addrgen_HD324 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |      68(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_CMPRESET                                                                                                     |                                              ila_sca_ltlib_v1_0_0_cfglut6_HD325 |       3(0.01%) |       1(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_sample_counter                                                                                           |                                ila_sca_ila_v6_2_11_ila_cap_sample_counter_HD326 |      32(0.01%) |      19(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_sample_counter)                                                                                       |                                ila_sca_ila_v6_2_11_ila_cap_sample_counter_HD326 |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |      11(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCE                                                                                                        |                                          ila_sca_ltlib_v1_0_0_cfglut4_101_HD327 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCMPCE                                                                                                     |                                          ila_sca_ltlib_v1_0_0_cfglut5_102_HD328 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_SCRST                                                                                                      |                                          ila_sca_ltlib_v1_0_0_cfglut6_103_HD329 |       5(0.01%) |       3(0.01%) |   0(0.00%) |    2(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_scnt_cmp                                                                                                   |                                    ila_sca_ltlib_v1_0_0_match_nodelay_104_HD330 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                               ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105_HD331 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                               ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_105_HD331 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106_HD332 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                        ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_106_HD332 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_107_HD333 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_108_HD334 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 u_cap_window_counter                                                                                           |                                ila_sca_ila_v6_2_11_ila_cap_window_counter_HD335 |      28(0.01%) |       7(0.01%) |   0(0.00%) |   21(0.02%) |      22(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (u_cap_window_counter)                                                                                       |                                ila_sca_ila_v6_2_11_ila_cap_window_counter_HD335 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      12(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WCE                                                                                                        |                                              ila_sca_ltlib_v1_0_0_cfglut4_HD336 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WHCMPCE                                                                                                    |                                              ila_sca_ltlib_v1_0_0_cfglut5_HD337 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   U_WLCMPCE                                                                                                    |                                           ila_sca_ltlib_v1_0_0_cfglut5_95_HD338 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_hcmp                                                                                                  |                                        ila_sca_ltlib_v1_0_0_match_nodelay_HD339 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_97_HD340 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98_HD341 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_98_HD341 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_99_HD342 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                  ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_100_HD343 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   u_wcnt_lcmp                                                                                                  |                                     ila_sca_ltlib_v1_0_0_match_nodelay_96_HD344 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                    |                                   ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_HD345 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                |                                   ila_sca_ltlib_v1_0_0_allx_typeA_nodelay_HD345 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       DUT                                                                                                      |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_HD346 |       9(0.01%) |       0(0.00%) |   0(0.00%) |    9(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         (DUT)                                                                                                  |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized2_HD346 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                           |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized1_HD347 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                           |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized2_HD348 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_regs                                                                                                         |                                          ila_sca_ila_v6_2_11_ila_register_HD349 |    1039(0.43%) |    1038(0.43%) |   0(0.00%) |    1(0.01%) |    1572(0.32%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_regs)                                                                                                     |                                          ila_sca_ila_v6_2_11_ila_register_HD349 |     116(0.05%) |     115(0.05%) |   0(0.00%) |    1(0.01%) |     166(0.03%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[0].mu_srl_reg                                                                                             |                                              ila_sca_xsdbs_v1_0_2_reg_p2s_HD350 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[10].mu_srl_reg                                                                                            |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized9_HD351 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[11].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized10_HD352 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[12].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized11_HD353 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[13].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized12_HD354 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[14].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized13_HD355 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[15].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized14_HD356 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[16].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized15_HD357 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[17].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized16_HD358 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[18].mu_srl_reg                                                                                            |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized17_HD359 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[1].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized0_HD360 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[2].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized1_HD361 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[3].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized2_HD362 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[4].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized3_HD363 |      26(0.01%) |      26(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[5].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized4_HD364 |      59(0.02%) |      59(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[6].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized5_HD365 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[7].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized6_HD366 |      29(0.01%) |      29(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[8].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized7_HD367 |      27(0.01%) |      27(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               MU_SRL[9].mu_srl_reg                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized8_HD368 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               TC_SRL[0].tc_srl_reg                                                                                             |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized18_HD369 |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_XSDB_SLAVE                                                                                                     |                                                ila_sca_xsdbs_v1_0_2_xsdbs_HD370 |      76(0.03%) |      76(0.03%) |   0(0.00%) |    0(0.00%) |     213(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_15                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized62_HD371 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_92_HD372 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_16                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized63_HD373 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_91_HD374 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_17                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized64_HD375 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_90_HD376 |      13(0.01%) |      13(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_18                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized65_HD377 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_89_HD378 |       7(0.01%) |       7(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_19                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized66_HD379 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_88_HD380 |      14(0.01%) |      14(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_1a                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized67_HD381 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                           ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_87_HD382 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_6                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized47_HD383 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_86_HD384 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_7                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized48_HD385 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized0_HD386 |      28(0.01%) |      28(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_8                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized49_HD387 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_85_HD388 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_80                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized68_HD389 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                           ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_84_HD390 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_81                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized69_HD391 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_83_HD392 |      43(0.02%) |      43(0.02%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_82                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized70_HD393 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                              ila_sca_xsdbs_v1_0_2_reg_ctl__parameterized1_HD394 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_83                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized71_HD395 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_82_HD396 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_84                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized72_HD397 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_81_HD398 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_85                                                                                                           |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized73_HD399 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                           ila_sca_xsdbs_v1_0_2_reg_ctl_80_HD400 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_887                                                                                                          |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized75_HD401 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_79_HD402 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_88d                                                                                                          |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized77_HD403 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_78_HD404 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_890                                                                                                          |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized80_HD405 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (reg_890)                                                                                                      |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized80_HD405 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_93_HD406 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_9                                                                                                            |                                 ila_sca_xsdbs_v1_0_2_reg__parameterized50_HD407 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                          ila_sca_xsdbs_v1_0_2_reg_stat_77_HD408 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      10(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_srl_fff                                                                                                      |                             ila_sca_xsdbs_v1_0_2_reg_p2s__parameterized19_HD409 |      44(0.02%) |      44(0.02%) |   0(0.00%) |    0(0.00%) |      43(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffd                                                                                                   |                                           ila_sca_xsdbs_v1_0_2_reg_stream_HD410 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_CTL_EQ1.U_CTL                                                                                             |                                              ila_sca_xsdbs_v1_0_2_reg_ctl_HD411 |       6(0.01%) |       6(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               reg_stream_ffe                                                                                                   |                           ila_sca_xsdbs_v1_0_2_reg_stream__parameterized0_HD412 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 I_EN_STAT_EQ1.U_STAT                                                                                           |                                             ila_sca_xsdbs_v1_0_2_reg_stat_HD413 |      15(0.01%) |      15(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_ila_reset_ctrl                                                                                                   |                                        ila_sca_ila_v6_2_11_ila_reset_ctrl_HD414 |      11(0.01%) |      11(0.01%) |   0(0.00%) |    0(0.00%) |      34(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_ila_reset_ctrl)                                                                                               |                                        ila_sca_ila_v6_2_11_ila_reset_ctrl_HD414 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               arm_detection_inst                                                                                               |                                ila_sca_ltlib_v1_0_0_rising_edge_detection_HD415 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_in_transfer_inst                                                                       |                                      ila_sca_ltlib_v1_0_0_async_edge_xfer_HD416 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.arm_out_transfer_inst                                                                      |                                   ila_sca_ltlib_v1_0_0_async_edge_xfer_73_HD417 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_in_transfer_inst                                                                      |                                   ila_sca_ltlib_v1_0_0_async_edge_xfer_74_HD418 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               asyncrounous_transfer.halt_out_transfer_inst                                                                     |                                   ila_sca_ltlib_v1_0_0_async_edge_xfer_75_HD419 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               halt_detection_inst                                                                                              |                             ila_sca_ltlib_v1_0_0_rising_edge_detection_76_HD420 |       3(0.01%) |       3(0.01%) |   0(0.00%) |    0(0.00%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             u_trig                                                                                                             |                                           ila_sca_ila_v6_2_11_ila_trigger_HD421 |     141(0.06%) |       9(0.01%) |   0(0.00%) |  132(0.12%) |     352(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (u_trig)                                                                                                         |                                           ila_sca_ila_v6_2_11_ila_trigger_HD421 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                   |                                                ila_sca_ltlib_v1_0_0_match_HD422 |      14(0.01%) |       1(0.01%) |   0(0.00%) |   13(0.01%) |      21(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                                                               |                                                ila_sca_ltlib_v1_0_0_match_HD422 |       1(0.01%) |       1(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                        |                                           ila_sca_ltlib_v1_0_0_allx_typeA_HD423 |      13(0.01%) |       0(0.00%) |   0(0.00%) |   13(0.01%) |      20(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                    |                                           ila_sca_ltlib_v1_0_0_allx_typeA_HD423 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      19(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   DUT                                                                                                          |                                            ila_sca_ltlib_v1_0_0_all_typeA_HD424 |      13(0.01%) |       0(0.00%) |   0(0.00%) |   13(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (DUT)                                                                                                      |                                            ila_sca_ltlib_v1_0_0_all_typeA_HD424 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                               |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_70_HD425 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                               |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_71_HD426 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                               |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_72_HD427 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_TM                                                                                                             |                                        ila_sca_ila_v6_2_11_ila_trig_match_HD428 |     127(0.05%) |       8(0.01%) |   0(0.00%) |  119(0.11%) |     330(0.07%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[0].U_M                                                                                        |                                ila_sca_ltlib_v1_0_0_match__parameterized0_HD429 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[0].U_M)                                                                                    |                                ila_sca_ltlib_v1_0_0_match__parameterized0_HD429 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67_HD430 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_67_HD430 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68_HD431 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_68_HD431 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_69_HD432 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[10].U_M                                                                                       |                                ila_sca_ltlib_v1_0_0_match__parameterized2_HD433 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[10].U_M)                                                                                   |                                ila_sca_ltlib_v1_0_0_match__parameterized2_HD433 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64_HD434 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_64_HD434 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65_HD435 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_65_HD435 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_66_HD436 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[11].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized2_0_HD437 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[11].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized2_0_HD437 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61_HD438 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_61_HD438 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62_HD439 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_62_HD439 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_63_HD440 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[12].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized0_1_HD441 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[12].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized0_1_HD441 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58_HD442 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_58_HD442 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59_HD443 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_59_HD443 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_60_HD444 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[13].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized0_2_HD445 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[13].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized0_2_HD445 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55_HD446 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_55_HD446 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56_HD447 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_56_HD447 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_57_HD448 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[14].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized0_3_HD449 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[14].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized0_3_HD449 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52_HD450 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_52_HD450 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53_HD451 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_53_HD451 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_54_HD452 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[15].U_M                                                                                       |                                ila_sca_ltlib_v1_0_0_match__parameterized1_HD453 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[15].U_M)                                                                                   |                                ila_sca_ltlib_v1_0_0_match__parameterized1_HD453 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46_HD454 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_46_HD454 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47_HD455 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_47_HD455 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_48_HD456 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_49_HD457 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_50_HD458 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_51_HD459 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[16].U_M                                                                                       |                                ila_sca_ltlib_v1_0_0_match__parameterized3_HD460 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[16].U_M)                                                                                   |                                ila_sca_ltlib_v1_0_0_match__parameterized3_HD460 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43_HD461 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_43_HD461 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44_HD462 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_44_HD462 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_45_HD463 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[17].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized3_4_HD464 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       6(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[17].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized3_4_HD464 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_HD465 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized3_HD465 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41_HD466 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_41_HD466 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_42_HD467 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[18].U_M                                                                                       |                              ila_sca_ltlib_v1_0_0_match__parameterized2_5_HD468 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[18].U_M)                                                                                   |                              ila_sca_ltlib_v1_0_0_match__parameterized2_5_HD468 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38_HD469 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_38_HD469 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39_HD470 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_39_HD470 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_40_HD471 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[1].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized0_6_HD472 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[1].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized0_6_HD472 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35_HD473 |       9(0.01%) |       4(0.01%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_35_HD473 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36_HD474 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_36_HD474 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_37_HD475 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[2].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized0_7_HD476 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[2].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized0_7_HD476 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32_HD477 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_32_HD477 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33_HD478 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_33_HD478 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_34_HD479 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[3].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized1_8_HD480 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[3].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized1_8_HD480 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_HD481 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |      65(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized1_HD481 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_HD482 |      17(0.01%) |       0(0.00%) |   0(0.00%) |   17(0.02%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized1_HD482 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                                      ila_sca_ltlib_v1_0_0_all_typeA_slice_HD483 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_29_HD484 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                             |                                   ila_sca_ltlib_v1_0_0_all_typeA_slice_30_HD485 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_31_HD486 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[4].U_M                                                                                        |                              ila_sca_ltlib_v1_0_0_match__parameterized0_9_HD487 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[4].U_M)                                                                                    |                              ila_sca_ltlib_v1_0_0_match__parameterized0_9_HD487 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26_HD488 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_26_HD488 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27_HD489 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_27_HD489 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_28_HD490 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[5].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized0_10_HD491 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[5].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized0_10_HD491 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23_HD492 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_23_HD492 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24_HD493 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_24_HD493 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_25_HD494 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[6].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized2_11_HD495 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[6].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized2_11_HD495 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20_HD496 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_20_HD496 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21_HD497 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_21_HD497 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_22_HD498 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[7].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized0_12_HD499 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      18(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[7].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized0_12_HD499 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_HD500 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |      17(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized0_HD500 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18_HD501 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_18_HD501 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_19_HD502 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[8].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized2_13_HD503 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[8].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized2_13_HD503 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15_HD504 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                        ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_15_HD504 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16_HD505 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                         ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_16_HD505 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                   ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_17_HD506 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 N_DDR_MODE.G_NMU[9].U_M                                                                                        |                             ila_sca_ltlib_v1_0_0_match__parameterized2_14_HD507 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       4(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (N_DDR_MODE.G_NMU[9].U_M)                                                                                    |                             ila_sca_ltlib_v1_0_0_match__parameterized2_14_HD507 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                      |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_HD508 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       3(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)                                                  |                           ila_sca_ltlib_v1_0_0_allx_typeA__parameterized2_HD508 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       2(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     DUT                                                                                                        |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_HD509 |       5(0.01%) |       0(0.00%) |   0(0.00%) |    5(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       (DUT)                                                                                                    |                            ila_sca_ltlib_v1_0_0_all_typeA__parameterized0_HD509 |       1(0.01%) |       0(0.00%) |   0(0.00%) |    1(0.01%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                             |                      ila_sca_ltlib_v1_0_0_all_typeA_slice__parameterized0_HD510 |       4(0.01%) |       0(0.00%) |   0(0.00%) |    4(0.01%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             xsdb_memory_read_inst                                                                                              |                                        ila_sca_ltlib_v1_0_0_generic_memrd_HD511 |      82(0.03%) |      80(0.03%) |   0(0.00%) |    2(0.01%) |     171(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     trigger_rx_inst                                                                                                            |                                                                      trigger_rx |    2937(1.21%) |    2937(1.21%) |   0(0.00%) |    0(0.00%) |    3091(0.64%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (trigger_rx_inst)                                                                                                        |                                                                      trigger_rx |     321(0.13%) |     321(0.13%) |   0(0.00%) |    0(0.00%) |     599(0.12%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[0].trig_rate_counter_inst                                                                                        |                                                    rate_counter__parameterized1 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[10].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_369 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[11].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_370 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[12].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_371 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[13].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_372 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[14].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_373 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[15].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_374 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[16].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_375 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[17].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_376 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[18].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_377 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[19].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_378 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[1].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_379 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[20].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_380 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[21].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_381 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[22].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_382 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[23].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_383 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[24].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_384 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[25].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_385 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[26].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_386 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[27].trig_rate_counter_inst                                                                                       |                                                rate_counter__parameterized1_387 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[2].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_388 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[3].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_389 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[4].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_390 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[5].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_391 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[6].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_392 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[7].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_393 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[8].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_394 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       cnt_gen[9].trig_rate_counter_inst                                                                                        |                                                rate_counter__parameterized1_395 |      18(0.01%) |      18(0.01%) |   0(0.00%) |    0(0.00%) |      57(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                                         bitslip |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[10].bitslip_inst                                                                       |                                                                     bitslip_396 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[11].bitslip_inst                                                                       |                                                                     bitslip_397 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[12].bitslip_inst                                                                       |                                                                     bitslip_398 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[13].bitslip_inst                                                                       |                                                                     bitslip_399 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[14].bitslip_inst                                                                       |                                                                     bitslip_400 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[15].bitslip_inst                                                                       |                                                                     bitslip_401 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[16].bitslip_inst                                                                       |                                                                     bitslip_402 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[17].bitslip_inst                                                                       |                                                                     bitslip_403 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[18].bitslip_inst                                                                       |                                                                     bitslip_404 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[19].bitslip_inst                                                                       |                                                                     bitslip_405 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                                     bitslip_406 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[20].bitslip_inst                                                                       |                                                                     bitslip_407 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[21].bitslip_inst                                                                       |                                                                     bitslip_408 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[22].bitslip_inst                                                                       |                                                                     bitslip_409 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[23].bitslip_inst                                                                       |                                                                     bitslip_410 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[24].bitslip_inst                                                                       |                                                                     bitslip_411 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[25].bitslip_inst                                                                       |                                                                     bitslip_412 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[26].bitslip_inst                                                                       |                                                                     bitslip_413 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[27].bitslip_inst                                                                       |                                                                     bitslip_414 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                                     bitslip_415 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                                     bitslip_416 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                                     bitslip_417 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                                     bitslip_418 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                                     bitslip_419 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[7].bitslip_inst                                                                        |                                                                     bitslip_420 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[8].bitslip_inst                                                                        |                                                                     bitslip_421 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[0].slip_ietroc_gen[9].bitslip_inst                                                                        |                                                                     bitslip_422 |       2(0.01%) |       2(0.01%) |   0(0.00%) |    0(0.00%) |       8(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                         bitslip__parameterized0 |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[10].bitslip_inst                                                                       |                                                     bitslip__parameterized0_423 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[11].bitslip_inst                                                                       |                                                     bitslip__parameterized0_424 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[12].bitslip_inst                                                                       |                                                     bitslip__parameterized0_425 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[13].bitslip_inst                                                                       |                                                     bitslip__parameterized0_426 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                     bitslip__parameterized0_427 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                     bitslip__parameterized0_428 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                     bitslip__parameterized0_429 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                     bitslip__parameterized0_430 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                     bitslip__parameterized0_431 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                     bitslip__parameterized0_432 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[7].bitslip_inst                                                                        |                                                     bitslip__parameterized0_433 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[8].bitslip_inst                                                                        |                                                     bitslip__parameterized0_434 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[1].slip_ietroc_gen[9].bitslip_inst                                                                        |                                                     bitslip__parameterized0_435 |      12(0.01%) |      12(0.01%) |   0(0.00%) |    0(0.00%) |      16(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[0].bitslip_inst                                                                        |                                                         bitslip__parameterized1 |     260(0.11%) |     260(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[1].bitslip_inst                                                                        |                                                     bitslip__parameterized1_436 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[2].bitslip_inst                                                                        |                                                     bitslip__parameterized1_437 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[3].bitslip_inst                                                                        |                                                     bitslip__parameterized1_438 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[4].bitslip_inst                                                                        |                                                     bitslip__parameterized1_439 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[5].bitslip_inst                                                                        |                                                     bitslip__parameterized1_440 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       slip_irate_gen[2].slip_ietroc_gen[6].bitslip_inst                                                                        |                                                     bitslip__parameterized1_441 |     274(0.11%) |     274(0.11%) |   0(0.00%) |    0(0.00%) |      64(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_fifo_reset_extender                                                                                                     |                                                                        extender |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |       5(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_filler_generator_inst                                                                                                   |                                                             tx_filler_generator |      31(0.01%) |      31(0.01%) |   0(0.00%) |    0(0.00%) |      62(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[0].uplink_fec_counter                                                                                             |                                                     counter__parameterized0_143 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ulfeccnt[1].uplink_fec_counter                                                                                             |                                                     counter__parameterized0_144 |       5(0.01%) |       5(0.01%) |   0(0.00%) |    0(0.00%) |      32(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   system_clocks_inst                                                                                                           |                                                                   system_clocks |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     inst                                                                                                                       |                                                           system_clocks_clk_wiz |       0(0.00%) |       0(0.00%) |   0(0.00%) |    0(0.00%) |       0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   ttc_inst                                                                                                                     |                                                                             ttc |      93(0.04%) |      93(0.04%) |   0(0.00%) |    0(0.00%) |     170(0.04%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   2(0.10%) |
|     (ttc_inst)                                                                                                                 |                                                                             ttc |      20(0.01%) |      20(0.01%) |   0(0.00%) |    0(0.00%) |      13(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     l1a_rate_counter_inst                                                                                                      |                                                                    rate_counter |      19(0.01%) |      19(0.01%) |   0(0.00%) |    0(0.00%) |      90(0.02%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     trig_gen_inst                                                                                                              |                                                                        trig_gen |      54(0.02%) |      54(0.02%) |   0(0.00%) |    0(0.00%) |      67(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   2(0.10%) |
|       (trig_gen_inst)                                                                                                          |                                                                        trig_gen |      16(0.01%) |      16(0.01%) |   0(0.00%) |    0(0.00%) |       1(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       urand_inf_1                                                                                                              |                                                                       urand_inf |      38(0.02%) |      38(0.02%) |   0(0.00%) |    0(0.00%) |      66(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   2(0.10%) |
|   x_flashsm_ipb                                                                                                                |                                                                       x_flashsm |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      25(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   x_flashsm_l1a                                                                                                                |                                                                    x_flashsm_24 |       4(0.01%) |       4(0.01%) |   0(0.00%) |    0(0.00%) |      25(0.01%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------+----------------+------------+-------------+----------------+-------------+----------+----------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


