rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:1:1: No timescale set for "sub".

[WRN:PA0205] UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:1:1: Compile module "work@sub".

[INF:CP0303] UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:5:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7:4: Compile generate block "work@top.gen_sbox_j[0]".

[INF:CP0335] UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7:4: Compile generate block "work@top.gen_sbox_j[1]".

[INF:CP0335] UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7:4: Compile generate block "work@top.gen_sbox_j[2]".

[INF:CP0335] UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7:4: Compile generate block "work@top.gen_sbox_j[3]".

[NTE:EL0503] UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@sub
  |vpiDefName:work@sub
  |vpiNet:
  \_logic_net: (work@sub.data_i), line:1:24, endln:1:30
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:1:1, endln:3:10
    |vpiName:data_i
    |vpiFullName:work@sub.data_i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@sub.o), line:1:45, endln:1:46
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiFullName:work@sub.o
    |vpiNetType:36
  |vpiPort:
  \_port: (data_i), line:1:24, endln:1:30
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:1:1, endln:3:10
    |vpiName:data_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@sub.data_i), line:1:24, endln:1:30
    |vpiTypedef:
    \_logic_typespec: , line:1:18, endln:1:23
  |vpiPort:
  \_port: (o), line:1:45, endln:1:46
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@sub.o), line:1:45, endln:1:46
    |vpiTypedef:
    \_logic_typespec: , line:1:39, endln:1:44
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:21
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_ref_obj: (work@sub.data_i), line:2:15, endln:2:21
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:21
      |vpiName:data_i
      |vpiFullName:work@sub.data_i
      |vpiActual:
      \_logic_net: (work@top.gen_sbox_j[0].u_sub.data_i), line:1:24, endln:1:30
    |vpiLhs:
    \_ref_obj: (work@sub.o), line:2:11, endln:2:12
      |vpiParent:
      \_cont_assign: , line:2:11, endln:2:21
      |vpiName:o
      |vpiFullName:work@sub.o
      |vpiActual:
      \_logic_net: (work@top.gen_sbox_j[0].u_sub.o), line:1:45, endln:1:46
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:5:31, endln:5:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.data_i), line:6:21, endln:6:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
    |vpiName:data_i
    |vpiFullName:work@top.data_i
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:5:31, endln:5:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:5:31, endln:5:32
    |vpiTypedef:
    \_logic_typespec: , line:5:19, endln:5:30
      |vpiRange:
      \_range: , line:5:25, endln:5:30
        |vpiLeftRange:
        \_constant: , line:5:26, endln:5:27
          |vpiParent:
          \_range: , line:5:25, endln:5:30
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:28, endln:5:29
          |vpiParent:
          \_range: , line:5:25, endln:5:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.data_i), line:6:21, endln:6:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
    |vpiTypespec:
    \_logic_typespec: , line:6:4, endln:6:20
      |vpiRange:
      \_range: , line:6:10, endln:6:15
        |vpiLeftRange:
        \_constant: , line:6:11, endln:6:12
          |vpiParent:
          \_range: , line:6:10, endln:6:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:13, endln:6:14
          |vpiParent:
          \_range: , line:6:10, endln:6:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:6:15, endln:6:20
        |vpiLeftRange:
        \_constant: , line:6:16, endln:6:17
          |vpiParent:
          \_range: , line:6:15, endln:6:20
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:18, endln:6:19
          |vpiParent:
          \_range: , line:6:15, endln:6:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:data_i
    |vpiFullName:work@top.data_i
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , line:6:30, endln:6:34
      |vpiDecompile:4'hA
      |vpiSize:4
      |HEX:A
      |vpiConstType:5
    |vpiRange:
    \_range: , line:6:10, endln:6:15
      |vpiLeftRange:
      \_constant: , line:6:11, endln:6:12
        |vpiParent:
        \_range: , line:6:10, endln:6:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:6:13, endln:6:14
        |vpiParent:
        \_range: , line:6:10, endln:6:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:6:15, endln:6:20
      |vpiLeftRange:
      \_constant: , line:6:16, endln:6:17
        |vpiParent:
        \_range: , line:6:15, endln:6:20
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:6:18, endln:6:19
        |vpiParent:
        \_range: , line:6:15, endln:6:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:5:31, endln:5:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
    |vpiTypespec:
    \_logic_typespec: , line:5:19, endln:5:30
      |vpiRange:
      \_range: , line:5:25, endln:5:30
        |vpiLeftRange:
        \_constant: , line:5:26, endln:5:27
          |vpiParent:
          \_range: , line:5:25, endln:5:30
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:28, endln:5:29
          |vpiParent:
          \_range: , line:5:25, endln:5:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:5:31, endln:5:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:5:31, endln:5:32
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:5:31, endln:5:32
    |vpiTypedef:
    \_logic_typespec: , line:5:19, endln:5:30
      |vpiRange:
      \_range: , line:5:25, endln:5:30
        |vpiParent:
        \_port: (o), line:5:31, endln:5:32
        |vpiLeftRange:
        \_constant: , line:5:26, endln:5:27
          |vpiParent:
          \_range: , line:5:25, endln:5:30
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:28, endln:5:29
          |vpiParent:
          \_range: , line:5:25, endln:5:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_sbox_j[0]), line:7:35, endln:12:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
    |vpiName:gen_sbox_j[0]
    |vpiFullName:work@top.gen_sbox_j[0]
    |vpiGenScope:
    \_gen_scope: (work@top.gen_sbox_j[0])
      |vpiParent:
      \_gen_scope_array: (work@top.gen_sbox_j[0]), line:7:35, endln:12:7
      |vpiFullName:work@top.gen_sbox_j[0]
      |vpiParameter:
      \_parameter: (work@top.gen_sbox_j[0].j), line:7:0
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[0])
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@top.gen_sbox_j[0].j
      |vpiModule:
      \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[0])
        |vpiName:u_sub
        |vpiFullName:work@top.gen_sbox_j[0].u_sub
        |vpiDefName:work@sub
        |vpiDefFile:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv
        |vpiDefLineNo:1
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[0].u_sub.data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiTypespec:
          \_logic_typespec: , line:1:18, endln:1:23
          |vpiName:data_i
          |vpiFullName:work@top.gen_sbox_j[0].u_sub.data_i
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[0].u_sub.o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiTypespec:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiName:o
          |vpiFullName:work@top.gen_sbox_j[0].u_sub.o
          |vpiNetType:36
        |vpiPort:
        \_port: (data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiName:data_i
          |vpiDirection:1
          |vpiHighConn:
          \_var_select: (data_i), line:9:18, endln:9:30
            |vpiName:data_i
            |vpiIndex:
            \_constant: , line:9:25, endln:9:26
              |vpiParent:
              \_var_select: (data_i), line:9:18, endln:9:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiIndex:
            \_constant: , line:9:28, endln:9:29
              |vpiParent:
              \_var_select: (data_i), line:9:18, endln:9:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[0].u_sub.data_i), line:9:11, endln:9:17
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[0].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[0].u_sub.data_i), line:1:24, endln:1:30
          |vpiTypedef:
          \_logic_typespec: , line:1:18, endln:1:23
        |vpiPort:
        \_port: (o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[0].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiName:o
          |vpiDirection:2
          |vpiHighConn:
          \_bit_select: (o), line:10:13, endln:10:17
            |vpiParent:
            \_ref_obj: (o)
              |vpiName:o
            |vpiName:o
            |vpiIndex:
            \_constant: , line:10:15, endln:10:16
              |vpiParent:
              \_bit_select: (o), line:10:13, endln:10:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[0].u_sub.o), line:10:11, endln:10:12
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[0].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[0].u_sub.o), line:1:45, endln:1:46
          |vpiTypedef:
          \_logic_typespec: , line:1:39, endln:1:44
        |vpiContAssign:
        \_cont_assign: , line:2:11, endln:2:21
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_sbox_j[1]), line:7:35, endln:12:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
    |vpiName:gen_sbox_j[1]
    |vpiFullName:work@top.gen_sbox_j[1]
    |vpiGenScope:
    \_gen_scope: (work@top.gen_sbox_j[1])
      |vpiParent:
      \_gen_scope_array: (work@top.gen_sbox_j[1]), line:7:35, endln:12:7
      |vpiFullName:work@top.gen_sbox_j[1]
      |vpiParameter:
      \_parameter: (work@top.gen_sbox_j[1].j), line:7:0
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[1])
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@top.gen_sbox_j[1].j
      |vpiModule:
      \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[1])
        |vpiName:u_sub
        |vpiFullName:work@top.gen_sbox_j[1].u_sub
        |vpiDefName:work@sub
        |vpiDefFile:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv
        |vpiDefLineNo:1
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[1].u_sub.data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiTypespec:
          \_logic_typespec: , line:1:18, endln:1:23
          |vpiName:data_i
          |vpiFullName:work@top.gen_sbox_j[1].u_sub.data_i
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[1].u_sub.o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiTypespec:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiName:o
          |vpiFullName:work@top.gen_sbox_j[1].u_sub.o
          |vpiNetType:36
        |vpiPort:
        \_port: (data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiName:data_i
          |vpiDirection:1
          |vpiHighConn:
          \_var_select: (data_i), line:9:18, endln:9:30
            |vpiName:data_i
            |vpiIndex:
            \_constant: , line:9:25, endln:9:26
              |vpiParent:
              \_var_select: (data_i), line:9:18, endln:9:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiIndex:
            \_constant: , line:9:28, endln:9:29
              |vpiParent:
              \_var_select: (data_i), line:9:18, endln:9:30
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[1].u_sub.data_i), line:9:11, endln:9:17
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[1].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[1].u_sub.data_i), line:1:24, endln:1:30
          |vpiTypedef:
          \_logic_typespec: , line:1:18, endln:1:23
        |vpiPort:
        \_port: (o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[1].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiName:o
          |vpiDirection:2
          |vpiHighConn:
          \_bit_select: (o), line:10:13, endln:10:17
            |vpiParent:
            \_ref_obj: (o)
              |vpiName:o
            |vpiName:o
            |vpiIndex:
            \_constant: , line:10:15, endln:10:16
              |vpiParent:
              \_bit_select: (o), line:10:13, endln:10:17
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[1].u_sub.o), line:10:11, endln:10:12
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[1].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[1].u_sub.o), line:1:45, endln:1:46
          |vpiTypedef:
          \_logic_typespec: , line:1:39, endln:1:44
        |vpiContAssign:
        \_cont_assign: , line:2:11, endln:2:21
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_sbox_j[2]), line:7:35, endln:12:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
    |vpiName:gen_sbox_j[2]
    |vpiFullName:work@top.gen_sbox_j[2]
    |vpiGenScope:
    \_gen_scope: (work@top.gen_sbox_j[2])
      |vpiParent:
      \_gen_scope_array: (work@top.gen_sbox_j[2]), line:7:35, endln:12:7
      |vpiFullName:work@top.gen_sbox_j[2]
      |vpiParameter:
      \_parameter: (work@top.gen_sbox_j[2].j), line:7:0
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[2])
        |UINT:2
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@top.gen_sbox_j[2].j
      |vpiModule:
      \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[2])
        |vpiName:u_sub
        |vpiFullName:work@top.gen_sbox_j[2].u_sub
        |vpiDefName:work@sub
        |vpiDefFile:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv
        |vpiDefLineNo:1
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[2].u_sub.data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiTypespec:
          \_logic_typespec: , line:1:18, endln:1:23
          |vpiName:data_i
          |vpiFullName:work@top.gen_sbox_j[2].u_sub.data_i
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[2].u_sub.o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiTypespec:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiName:o
          |vpiFullName:work@top.gen_sbox_j[2].u_sub.o
          |vpiNetType:36
        |vpiPort:
        \_port: (data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiName:data_i
          |vpiDirection:1
          |vpiHighConn:
          \_var_select: (data_i), line:9:18, endln:9:30
            |vpiName:data_i
            |vpiIndex:
            \_constant: , line:9:25, endln:9:26
              |vpiParent:
              \_var_select: (data_i), line:9:18, endln:9:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiIndex:
            \_constant: , line:9:28, endln:9:29
              |vpiParent:
              \_var_select: (data_i), line:9:18, endln:9:30
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[2].u_sub.data_i), line:9:11, endln:9:17
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[2].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[2].u_sub.data_i), line:1:24, endln:1:30
          |vpiTypedef:
          \_logic_typespec: , line:1:18, endln:1:23
        |vpiPort:
        \_port: (o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[2].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiName:o
          |vpiDirection:2
          |vpiHighConn:
          \_bit_select: (o), line:10:13, endln:10:17
            |vpiParent:
            \_ref_obj: (o)
              |vpiName:o
            |vpiName:o
            |vpiIndex:
            \_constant: , line:10:15, endln:10:16
              |vpiParent:
              \_bit_select: (o), line:10:13, endln:10:17
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[2].u_sub.o), line:10:11, endln:10:12
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[2].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[2].u_sub.o), line:1:45, endln:1:46
          |vpiTypedef:
          \_logic_typespec: , line:1:39, endln:1:44
        |vpiContAssign:
        \_cont_assign: , line:2:11, endln:2:21
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.gen_sbox_j[3]), line:7:35, endln:12:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:5:1, endln:13:10
    |vpiName:gen_sbox_j[3]
    |vpiFullName:work@top.gen_sbox_j[3]
    |vpiGenScope:
    \_gen_scope: (work@top.gen_sbox_j[3])
      |vpiParent:
      \_gen_scope_array: (work@top.gen_sbox_j[3]), line:7:35, endln:12:7
      |vpiFullName:work@top.gen_sbox_j[3]
      |vpiParameter:
      \_parameter: (work@top.gen_sbox_j[3].j), line:7:0
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[3])
        |UINT:3
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:j
        |vpiFullName:work@top.gen_sbox_j[3].j
      |vpiModule:
      \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
        |vpiParent:
        \_gen_scope: (work@top.gen_sbox_j[3])
        |vpiName:u_sub
        |vpiFullName:work@top.gen_sbox_j[3].u_sub
        |vpiDefName:work@sub
        |vpiDefFile:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv
        |vpiDefLineNo:1
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[3].u_sub.data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiTypespec:
          \_logic_typespec: , line:1:18, endln:1:23
          |vpiName:data_i
          |vpiFullName:work@top.gen_sbox_j[3].u_sub.data_i
          |vpiNetType:36
        |vpiNet:
        \_logic_net: (work@top.gen_sbox_j[3].u_sub.o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiTypespec:
          \_logic_typespec: , line:1:39, endln:1:44
          |vpiName:o
          |vpiFullName:work@top.gen_sbox_j[3].u_sub.o
          |vpiNetType:36
        |vpiPort:
        \_port: (data_i), line:1:24, endln:1:30
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiName:data_i
          |vpiDirection:1
          |vpiHighConn:
          \_var_select: (data_i), line:9:18, endln:9:30
            |vpiName:data_i
            |vpiIndex:
            \_constant: , line:9:25, endln:9:26
              |vpiParent:
              \_var_select: (data_i), line:9:18, endln:9:30
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiIndex:
            \_constant: , line:9:28, endln:9:29
              |vpiParent:
              \_var_select: (data_i), line:9:18, endln:9:30
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[3].u_sub.data_i), line:9:11, endln:9:17
            |vpiName:data_i
            |vpiFullName:work@top.gen_sbox_j[3].u_sub.data_i
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[3].u_sub.data_i), line:1:24, endln:1:30
          |vpiTypedef:
          \_logic_typespec: , line:1:18, endln:1:23
        |vpiPort:
        \_port: (o), line:1:45, endln:1:46
          |vpiParent:
          \_module_inst: work@sub (work@top.gen_sbox_j[3].u_sub), file:UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv, line:8:7, endln:11:9
          |vpiName:o
          |vpiDirection:2
          |vpiHighConn:
          \_bit_select: (o), line:10:13, endln:10:17
            |vpiParent:
            \_ref_obj: (o)
              |vpiName:o
            |vpiName:o
            |vpiIndex:
            \_constant: , line:10:15, endln:10:16
              |vpiParent:
              \_bit_select: (o), line:10:13, endln:10:17
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@top.gen_sbox_j[3].u_sub.o), line:10:11, endln:10:12
            |vpiName:o
            |vpiFullName:work@top.gen_sbox_j[3].u_sub.o
            |vpiActual:
            \_logic_net: (work@top.gen_sbox_j[3].u_sub.o), line:1:45, endln:1:46
          |vpiTypedef:
          \_logic_typespec: , line:1:39, endln:1:44
        |vpiContAssign:
        \_cont_assign: , line:2:11, endln:2:21
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'data_i' of type 'logic_net'
    Object 'o' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'o' of type 'logic_net'
    Object 'data_i' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'gen_sbox_j[0]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
        Object 'u_sub' of type 'module_inst'
          Object 'data_i' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'o' of type 'logic_net'
            Object '' of type 'logic_typespec'
          Object 'data_i' of type 'port'
            Object '' of type 'logic_typespec'
          Object 'o' of type 'port'
            Object '' of type 'logic_typespec'
          Object '' of type 'cont_assign'
            Object 'o' of type 'ref_obj'
            Object 'data_i' of type 'ref_obj'
          Object 'data_i' of type 'var_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'o' of type 'bit_select'
            Object '' of type 'constant'
    Object 'gen_sbox_j[1]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
        Object 'u_sub' of type 'module_inst'
          Object 'data_i' of type 'var_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'o' of type 'bit_select'
            Object '' of type 'constant'
    Object 'gen_sbox_j[2]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
        Object 'u_sub' of type 'module_inst'
          Object 'data_i' of type 'var_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'o' of type 'bit_select'
            Object '' of type 'constant'
    Object 'gen_sbox_j[3]' of type 'gen_scope_array'
      Object '' of type 'gen_scope'
        Object 'j' of type 'parameter'
        Object 'u_sub' of type 'module_inst'
          Object 'data_i' of type 'var_select'
            Object '' of type 'constant'
            Object '' of type 'constant'
          Object 'o' of type 'bit_select'
            Object '' of type 'constant'
    Object 'data_i' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:5.1-13.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:5.31-5.32> str='\o' output logic port=1 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:6.21-6.34> str='\data_i' logic multirange=[ 0 4 0 1 ] multirange_swapped=[ 0 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.35-12.7> str='\gen_sbox_j[0]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> bits='00000000000000000000000000000000'(32) unsized range=[31:0]
          AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CELL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\u_sub'
          AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> str='\sub'
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\data_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:9.18-9.30> str='\data_i' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                  AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_SUB <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\o'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> str='\o'
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17>
                AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.35-12.7> str='\gen_sbox_j[1]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> bits='00000000000000000000000000000001'(32) unsized range=[31:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CELL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\u_sub'
          AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> str='\sub'
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\data_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:9.18-9.30> str='\data_i' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                  AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_SUB <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\o'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> str='\o'
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17>
                AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.35-12.7> str='\gen_sbox_j[2]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> bits='00000000000000000000000000000010'(32) unsized range=[31:0] int=2
          AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CELL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\u_sub'
          AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> str='\sub'
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\data_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:9.18-9.30> str='\data_i' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                  AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_SUB <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\o'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> str='\o'
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17>
                AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.35-12.7> str='\gen_sbox_j[3]'
        AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> str='\j' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> bits='00000000000000000000000000000011'(32) unsized range=[31:0] int=3
          AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CELL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\u_sub'
          AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> str='\sub'
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\data_i'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:9.18-9.30> str='\data_i' basic_prep
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                AST_SUB <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                  AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                    AST_SUB <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                      AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                        AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                AST_ADD <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000100'(32) range=[31:0] int=4
                  AST_MUL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
                    AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
          AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\o'
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> str='\o'
              AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17>
                AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
      AST_INITIAL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
        AST_BLOCK <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0>
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> str='\data_i'
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='1010'(4) range=[3:0] int=10
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(o);
      output o;
      wire [3:0] data_i;
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      initial
        data_i = 4'b 1010;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:5.1-13.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:5.31-5.32> str='\o' output logic basic_prep port=1 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:6.21-6.34> str='\data_i' logic reg basic_prep range=[3:0] multirange=[ 0 4 0 1 ] multirange_swapped=[ 0 0 ]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.35-12.7> str='\gen_sbox_j[0]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.35-12.7> str='\gen_sbox_j[1]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.35-12.7> str='\gen_sbox_j[2]' basic_prep
      AST_GENBLOCK <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.35-12.7> str='\gen_sbox_j[3]' basic_prep
      AST_INITIAL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> str='\data_i' basic_prep
            AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='1010'(4) basic_prep range=[3:0] int=10
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> str='\gen_sbox_j[0].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> bits='00000000000000000000000000000000'(32) unsized basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\gen_sbox_j[0].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:9.18-9.30> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> basic_prep range=[0:0]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> str='\gen_sbox_j[1].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> bits='00000000000000000000000000000001'(32) unsized basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\gen_sbox_j[1].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:9.18-9.30> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> basic_prep range=[1:1]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> str='\gen_sbox_j[2].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> bits='00000000000000000000000000000010'(32) unsized basic_prep range=[31:0] int=2
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\gen_sbox_j[2].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:9.18-9.30> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[2:2]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> basic_prep range=[2:2]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
      AST_LOCALPARAM <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> str='\gen_sbox_j[3].j' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:7.0-7.0> bits='00000000000000000000000000000011'(32) unsized basic_prep range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\gen_sbox_j[3].u_sub' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> str='\sub' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\data_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:9.18-9.30> str='\data_i' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> basic_prep range=[3:3]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
        AST_ARGUMENT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:8.7-11.9> str='\o' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> str='\o' basic_prep
            AST_RANGE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10.13-10.17> basic_prep range=[3:3]
              AST_CONSTANT <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(o);
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      output o;
      reg [3:0] data_i;
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      /** AST_GENBLOCK **/
      initial
        data_i = 4'b 1010;
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10: Warning: Range select out of bounds on signal `\o': Setting result bit to undef.
UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10: Warning: Range select out of bounds on signal `\o': Setting result bit to undef.
UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:10: Warning: Range select out of bounds on signal `\o': Setting result bit to undef.
Generating RTLIL representation for module `\sub'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:1.1-3.10> str='\sub'
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:1.24-1.30> str='\data_i' input logic port=2 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:1.45-1.46> str='\o' output logic port=3 range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:2.11-2.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:2.11-2.12> str='\o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:2.15-2.21> str='\data_i'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module sub(data_i, o);
      input data_i;
      output o;
      assign o = data_i;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:1.1-3.10> str='\sub' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:1.24-1.30> str='\data_i' input logic basic_prep port=2 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:1.45-1.46> str='\o' output logic basic_prep port=3 range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:2.11-2.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:2.11-2.12> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/NestedSelectOnVarInGenscope/top.sv:2.15-2.21> str='\data_i' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module sub(data_i, o);
      input data_i;
      output o;
      assign o = data_i;
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \sub

2.1.2. Analyzing design hierarchy..
