<!DOCTYPE html>
<html lang="zh-CN">
  <head><meta name="generator" content="Hexo 3.9.0">
    
<meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">


<meta http-equiv="Cache-Control" content="no-transform">
<meta http-equiv="Cache-Control" content="no-siteapp">

<meta name="theme-color" content="#f8f5ec">
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">



  <meta name="description" content="Notes about SIOV">




  <meta name="keywords" content="VT-d, PCI&PCIe, L">










  <link rel="alternate" href="/atom.xml" title="L">




  <link rel="shortcut icon" type="image/x-icon" href="/favicon.ico?v=2.10.1">



<link rel="canonical" href="http://liujunming.github.io/2022/03/31/Notes-about-SIOV/">



  <link rel="stylesheet" type="text/css" href="/lib/fancybox/jquery.fancybox.css">




  <link rel="stylesheet" type="text/css" href="/lib/nprogress/nprogress.min.css">



<link rel="stylesheet" type="text/css" href="/css/style.css?v=2.10.1">



  



  <script id="baidu_push">
(function(){
    var bp = document.createElement('script');
    var curProtocol = window.location.protocol.split(':')[0];
    if (curProtocol === 'https') {
        bp.src = 'https://zz.bdstatic.com/linksubmit/push.js';
    }
    else {
        bp.src = 'http://push.zhanzhang.baidu.com/push.js';
    }
    var s = document.getElementsByTagName("script")[0];
    s.parentNode.insertBefore(bp, s);
})();
</script>









<script>
  window.config = {"leancloud":{"app_id":null,"app_key":null},"toc":true,"fancybox":true,"pjax":true};
</script>

    <title> Notes about SIOV - L </title>
  </head>

  <body><div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/." class="logo">L</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>

<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    
      <a href="/">
        <li class="mobile-menu-item">
          
          
            首页
          
        </li>
      </a>
    
      <a href="/archives/">
        <li class="mobile-menu-item">
          
          
            归档
          
        </li>
      </a>
    
      <a href="/categories">
        <li class="mobile-menu-item">
          
          
            分类
          
        </li>
      </a>
    
      <a href="/tags">
        <li class="mobile-menu-item">
          
          
            标签
          
        </li>
      </a>
    
      <a href="/links">
        <li class="mobile-menu-item">
          
          
            Links
          
        </li>
      </a>
    
      <a href="/books">
        <li class="mobile-menu-item">
          
          
            Books
          
        </li>
      </a>
    
      <a href="/course">
        <li class="mobile-menu-item">
          
          
            Course
          
        </li>
      </a>
    
  </ul>
</nav>

    <div class="container" id="mobile-panel">
      <header id="header" class="header"><div class="logo-wrapper">
  <a href="/." class="logo">L</a>
</div>

<nav class="site-navbar">
  
    <ul id="menu" class="menu">
      
        <li class="menu-item">
          <a class="menu-item-link" href="/">
            
            
              首页
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/archives/">
            
            
              归档
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/categories">
            
            
              分类
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/tags">
            
            
              标签
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/links">
            
            
              Links
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/books">
            
            
              Books
            
          </a>
        </li>
      
        <li class="menu-item">
          <a class="menu-item-link" href="/course">
            
            
              Course
            
          </a>
        </li>
      
    </ul>
  
</nav>

      </header>

      <main id="main" class="main">
        <div class="content-wrapper">
          <div id="content" class="content">
            
  
  <article class="post">
    <header class="post-header">
      <h1 class="post-title">
        
          Notes about SIOV
        
      </h1>

      <div class="post-meta">
        <span class="post-time">
          2022-03-31
        </span>
        
          <span class="post-category">
            
              <a href="/categories/VT-d/">VT-d</a>
            
          </span>
        
        
      </div>
    </header>

    
    
  <div class="post-toc" id="post-toc">
    <h2 class="post-toc-title">文章目录</h2>
    <div class="post-toc-content">
      <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-Introduction"><span class="toc-text">1. Introduction</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-Limitation-of-SR-IOV"><span class="toc-text">2. Limitation of SR-IOV</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-Scalable-IOV"><span class="toc-text">3. Scalable IOV</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#4-整体架构"><span class="toc-text">4. 整体架构</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-硬件架构"><span class="toc-text">5. 硬件架构</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#5-1-PCI配置空间"><span class="toc-text">5.1 PCI配置空间</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-2-MMIO"><span class="toc-text">5.2 MMIO</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-3-PASID-区分来自不同ADI设备的DMA请求"><span class="toc-text">5.3 PASID(区分来自不同ADI设备的DMA请求)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-4-IMS"><span class="toc-text">5.4 IMS</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#6-软件架构"><span class="toc-text">6. 软件架构</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#6-1-VDCM"><span class="toc-text">6.1 VDCM</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#6-2-VDEV"><span class="toc-text">6.2 VDEV</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#6-3-VDEV-MMIO-and-interrupts"><span class="toc-text">6.3 VDEV MMIO and interrupts</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#6-3-1-VDEV-MMIO"><span class="toc-text">6.3.1 VDEV MMIO</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#6-3-2-VDEV-interrupts"><span class="toc-text">6.3.2 VDEV interrupts</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#7-MISC"><span class="toc-text">7. MISC</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#7-1-Hardware-Assisted-Mediated-Pass-Through"><span class="toc-text">7.1 Hardware-Assisted Mediated Pass-Through</span></a></li></ol></li></ol>
    </div>
  </div>



    <div class="post-content">
      
        <p>本文内容主要转载自:</p>
<ol>
<li><a href="http://blog.chinaunix.net/uid-28541347-id-5854292.html" target="_blank" rel="noopener">Scalable IOV技术详解</a></li>
<li><a href="https://mp.weixin.qq.com/s?__biz=Mzg4NTcwODg4NA==&amp;mid=2247483943&amp;idx=1&amp;sn=95f267a48893894d520d370a8758f3a4&amp;chksm=cfa5831cf8d20a0a3a6bbc5f3fc6ae6c3434f02e71cf935b93d2b35bf1abc82139106b511880&amp;mpshare=1&amp;scene=1&amp;srcid=0326ubuKIgOfRoXUsG8y8NWx&amp;sharer_sharetime=1648449427829&amp;sharer_shareid=fcd8378fa2afcbc997c8bd7f888f36e6&amp;exportkey=AcIRgEgW1RVJwfGNas9nLEM%3D&amp;acctmode=0&amp;pass_ticket=a6RZLn0bY3VEyzyN0m6198%2FdvFlHI6%2BFJg7xUTXpn1mV5TdnwOdDYHcBYHEZUhPU&amp;wx_header=0#rd" target="_blank" rel="noopener">聊聊intel平台io虚拟化技术之 SIOV</a></li>
<li><a href="https://01.org/blogs/ashokraj/2018/recent-enhancements-intel-virtualization-technology-directed-i/o-intel-vt-d" target="_blank" rel="noopener">RECENT ENHANCEMENTS IN INTEL® VIRTUALIZATION TECHNOLOGY FOR DIRECTED I/O (INTEL® VT-D)</a>。</li>
</ol>
<a id="more"></a>
<h2 id="1-Introduction"><a href="#1-Introduction" class="headerlink" title="1. Introduction"></a>1. Introduction</h2><p>Scalable IO Virtualization(SIOV)是IO虚拟化技术的一个演进，是SR-IOV的进一步发展。为了提升虚拟机的IO性能，intel 的VT-d解决了设备直通问题，使虚拟机可以直接访问硬件设备从而提高性能，而SR-IOV则提供了设备共享的能力，通过将设备硬件虚拟化出多个VF给不同的虚拟机使用。</p>
<p>首先我们回顾一下SR-IOV技术，如下图所示，SR-IOV引入了两种设备PF和VF。其中PF具有完整的PCIe功能，包括VF的管理（创建/删除/配置），VF则是一种轻量的PCIe设备，只有部分数据传输功能，不包含资源管理和配置管理。但VF也是标准的PCIe设备，既有唯一的BDF（Bus，Device，Function）来标识这个设备，拥有属于自己的PCIe配置空间。<br><img src="/images/2022/03/38.png" alt></p>
<h2 id="2-Limitation-of-SR-IOV"><a href="#2-Limitation-of-SR-IOV" class="headerlink" title="2. Limitation of SR-IOV"></a>2. Limitation of SR-IOV</h2><p>While SR-IOV enabled the ability to partition a device and provide direct access to VMs, it also imposed scalability limitations to modern cloud and containerized environments. For instance:</p>
<ul>
<li>Device BARs and headers must be duplicated for every VF.</li>
<li>PCIe limits resources such as MSI-X to maximum of 2048 vectors.</li>
<li>BIOS Firmware must reserve a number of resources such as MMIO ranges, bus ranges to accommodate devices of any capability to be hotplugged.</li>
</ul>
<p>SR-IOV implementations typically provide only a small number of VFs due to the above resource requirements. Typical SR-IOV devices only support 64 or less VFs per physical device. Light-weight containerized usages in modern cloud environments expect to have thousands of containers and therefore will put pressure on potentially scarce resources. In these environments, SR-IOV will not scale.</p>
<p>Limitations of SR-IOV based implementations include:</p>
<ul>
<li>Scalability - Unable to scale to hyperscale usages (1000+ VMs/Containers) due to cost implications for having increased memory on board and limitations on BUS numbers in certain platforms.</li>
<li>Flexible Resource Management - SR-IOV requires resources such as BUS numbers and MMIO ranges to use the newly created VFs. Typically, the resources are spread evenly between each of the VFs. Although it’s possible to conceive of such variable resource assignments to different VFs, it imposes hardware complexity which would increase hardware cost. For instance, being able to create a device with 2 hardware queues for one VF, and 4 queues on the same physical device for another VF is generally not implemented.</li>
<li>Composability - the motivation of SR-IOV is to enable direct VF pass-through. The guest driver has full control on the assigned VF device which the host/hypervisor has no insight into. This makes it difficult to perform live migration or snapshot VF device state.</li>
</ul>
<p>Even with these limitations, SR-IOV has worked well in traditional VM usage. However, this approach no longer meets the scaling requirements for containerized environments.</p>
<h2 id="3-Scalable-IOV"><a href="#3-Scalable-IOV" class="headerlink" title="3. Scalable IOV"></a>3. Scalable IOV</h2><p>Intel introduced the recent update to Intel® VT-d that allows for fine-grained capacity allocation. More specifically, it allows software to compose virtual devices with different capacity or capability. For instance, it’s not required to replicate hardware like SR-IOV devices. Intel® Scalable IOV allows software to compose a virtual device on demand. The virtual device provisioned via software allows most device access to be separated into slow path (configuration) and fast path (I/O). Any activity that involves configuration and control is done by software mediation. Fast path I/O is performed directly to hardware with no software intervention. This allows resources such as queues to be bundled on demand and such usage can fit either full machine virtualization or native container type usages.</p>
<p>Intel® Scalable IOV requires changes in the following areas:</p>
<ul>
<li>Device Support - A device should support Process Address Space ID (PASID). The PASID is a 20 bit value that is used in conjunction with the Requester ID. PASID granular resource allocation and proper isolation requirements are identified in the Intel® Scalable I/O Virtualization Technical Specification.<ul>
<li>The Interrupt Message Store (IMS) provides devices the flexibility to dictate how interrupts are specified without limitations on how many and where the message address and data are stored.</li>
</ul>
</li>
<li>Platform Support - DMA remapping hardware should support PASID granular DMA isolation capability.</li>
<li>System Software - Support in the Operating System to provide abstractions that allow such devices to be provisioned for a Guest OS, or native process consumption.</li>
</ul>
<p>Intel® Scalable IOV addresses the aforementioned limitations observed on PCIe* SR-IOV:</p>
<ul>
<li>Scalability - supports finer-grained device sharing. For example, on a NIC with 1024 TX/RX queue pairs, each queue pair can now be independently assignable.</li>
<li>Flexible Resource management - software fully manages and maps backend resources to virtual devices. This provides great flexibility for heterogeneous configurations (different resources, different capabilities, and others.)</li>
<li>Composability - mediation of the slow-path allows the host/hypervisor to capture the virtual device state to enable live migration or snapshot usages. Also state save/restore is required only on a small piece of device resource (queue, context, etc.), which can be implemented more easily on a device as compared to requiring the entire VF state to be migratable.</li>
</ul>
<p><img src="/images/2022/03/44.png" alt></p>
<p>针对SR-IOV的一些局限性，intel推出了Scalable IOV技术。它主要包含一些几个技术特性：</p>
<ol>
<li>硬件辅助的直通架构，具体来说就是<ol>
<li>慢速路径有软件模拟完成，所谓慢速路径一般指设备的配置，接口的管理，而快速路径则是指IO的数据传输路径。在SR-IOV中，慢速路径和快速路径都是通过硬件直通的方式完成的；</li>
<li>快速路径资源可以动态分配，映射；</li>
<li>硬件保证快速路径的资源在DMA时是完全隔离的，保证不同虚拟设备的安全隔离；</li>
</ol>
</li>
<li>更加细粒度的动态资源配置。具体来说就是可以按照PCIe设备上的tx/rx queue pair来切分虚拟设备，而不是VF，从而实现更细粒度的资源分配；</li>
<li>利用PASID（Process Address Space ID）的PCIe能力，PASID技术也是PCI协议的一个补充，它颠覆了传统通过BDF（Bus，Device，Function）来唯一标识一个PCIe设备的方式，以BDF+PASID在一个PCIe设备内细分更多的虚拟设备；</li>
<li>支持各种IO设备，包括网卡，存储设备，GPU，各种加速器等；</li>
<li>支持虚拟机，裸金属，容器等多种应用场景；</li>
</ol>
<p>以上就是Scalable IOV的主要技术特征，可以看出和SR-IOV类似，它不仅仅是PCIe设备侧的一次革新，更是硬件设备，BIOS，操作系统，hypervisor，CPU，IOMMU等整个硬件的一次革新。<br><img src="/images/2022/03/39.png" alt></p>
<ul>
<li>Over-provisioning: 两个VDEV之间的Queue资源是可以share的</li>
<li>Generational Compatability: vmm可以使用VDCM(Virtual Device Composition Module)在不同代的硬件设备上呈现相同的VDEV功能，这样即使在部署了不同代的SIOV设备的host之间虚拟机也能正常迁移</li>
</ul>
<h2 id="4-整体架构"><a href="#4-整体架构" class="headerlink" title="4. 整体架构"></a>4. 整体架构</h2><p>Scalable IOV的整体架构和构成如下图所示。<br><img src="/images/2022/03/40.png" alt></p>
<h2 id="5-硬件架构"><a href="#5-硬件架构" class="headerlink" title="5. 硬件架构"></a>5. 硬件架构</h2><p><img src="/images/2022/03/45.png" alt></p>
<p>SIOV 主要是以queue为粒度来给上层应用提供服务，因此设备层提出了一种叫ADI（Assignable Device Interfaces）的接口概念，这个有些类似于SR-IOV中的VF，ADI指作为一种独立的单元进行分配、配置和组织的一组后端资源。它和VF有两点不同之处：</p>
<ol>
<li>没有PCI配置空间，所有ADI设备共享PF的配置空间；</li>
<li>通过PASID标识，而不是BDF</li>
</ol>
<p>同时ADI作为一个可用随时分配的设备，又具备以下特点：</p>
<ol>
<li>ADI设备之间是完全隔离的，不共享任何资源；</li>
<li>不同的ADI设备的MMIO寄存器是以物理页为单位隔离，保证进行MMIO页映射时在不同的页，避免MMIO被不同的进程共享；</li>
<li>所有ADI的DMA操作通过PASID进行，因此IOMMU可以根据每个设备DMA的PASID查找不同的页表，保证物理上ADI是安全隔离的；</li>
<li>采用了Interrupt Message Storage（IMS）技术。其实IMS和ADI不是绑定的，ADI采用IMS是由于往往ADI设备较多，每个ADI设备的每个queue都会产生中断，为了支持大量的中断消息存储使用了IMS技术。至于IMS具体的存储格式和位置是和具体设备实现相关的。此外ADI中断不支持共享，而且只支持MSI/MSI-X，不支持lagacy中断；</li>
<li>每个ADI设备可以独立的进行reset操作；</li>
</ol>
<h3 id="5-1-PCI配置空间"><a href="#5-1-PCI配置空间" class="headerlink" title="5.1 PCI配置空间"></a>5.1 PCI配置空间</h3><p>对PCIe设备进行初始化和枚举时，需要配置空间能够发现设备是否支持Scalable IOV技术，intel定义了一个Designated Vendor Specific Extended Capability (DVSEC) 域用于发现和配置支持Scalable IOV技术的设备。具体如下图所示：<br><img src="/images/2022/03/41.png" alt></p>
<h3 id="5-2-MMIO"><a href="#5-2-MMIO" class="headerlink" title="5.2 MMIO"></a>5.2 MMIO</h3><p>ADI的MMIO，它是位于PF bar地址空间的一段连续的按页大小对齐的地址范围。每个ADI设备的MMIO是相互独立的，ADI设备的MMIO register又分为两类，一类是访问频率比较高的比如硬件层的doorbell，一类是不经常访问的或者慢路径访问的比如用来进行一些设备配置和管理等。</p>
<h3 id="5-3-PASID-区分来自不同ADI设备的DMA请求"><a href="#5-3-PASID-区分来自不同ADI设备的DMA请求" class="headerlink" title="5.3 PASID(区分来自不同ADI设备的DMA请求)"></a>5.3 PASID(区分来自不同ADI设备的DMA请求)</h3><p>IOMMU提供DMA remapping的操作，进行地址转换，将不同的IO设备提供的IOVA地址转换成物理地址，用于设备的DMA。在intel IOMMU中，每个IO设备通过BDF找到属于自己的页表。为了支持Scalable IOV，DMA remapping增加了PASID的支持，其多级页表也进行了重新设计，具体如下图所示：<br><img src="/images/2022/03/42.png" alt></p>
<h3 id="5-4-IMS"><a href="#5-4-IMS" class="headerlink" title="5.4 IMS"></a>5.4 IMS</h3><p>一个PCIe设备即使在MSI-X的情况下，它支持的最大中断数目也只能到2048，那如果一个PF上支持的ADI数量所使用的总的中断数量超过了这个limit将如何处理呢？<br>为了解决这个中断limit的问题，SIOV引入了新的中断存储机制叫IMS(Iinterrupt Message Storage)，理论上IMS在支持的中断数量是没有上限的，从实现原理上来讲其仍然是message 格式的中断触发机制，每个message有一个DWORD 大小的payload和64-bit的address。这些message存储在 IMS的table里面，这个table可以有全部缓存在硬件上，也可以全部放在host memory里面。</p>
<h2 id="6-软件架构"><a href="#6-软件架构" class="headerlink" title="6. 软件架构"></a>6. 软件架构</h2><p><img src="/images/2022/03/47.png" alt><br><img src="/images/2022/03/48.png" alt></p>
<h3 id="6-1-VDCM"><a href="#6-1-VDCM" class="headerlink" title="6.1 VDCM"></a>6.1 VDCM</h3><p>VDCM (Virtual Device Composition Module)主要负责在ADI和虚拟设备（VDEV）之间建立映射关系，处理和仿真慢速路径的操作(负责一些trap到后端的MMIO的解释执行)，另外就是ADI设备的一些操作比如Reset和配置等。</p>
<h3 id="6-2-VDEV"><a href="#6-2-VDEV" class="headerlink" title="6.2 VDEV"></a>6.2 VDEV</h3><p>其实上面也已经讲了它是由一个或者多个ADI设备组成，在guest里面看到的就是一个标准的PCIe 设备。每个VDEV都有虚拟的requester id, config space, memory BAR，MSI-X table等，它们都是由VDCM来进行模拟的。</p>
<h3 id="6-3-VDEV-MMIO-and-interrupts"><a href="#6-3-VDEV-MMIO-and-interrupts" class="headerlink" title="6.3 VDEV MMIO and interrupts"></a>6.3 VDEV MMIO and interrupts</h3><p>从上面的分析来看，VDCM在整个软件架构上扮演着非常重要的角色，下面我们结合一张图来看一下相关实现：<br><img src="/images/2022/03/46.png" alt></p>
<p>结合上图我们来分析一些细节的东西，比如vdev 的MMIO，中断等 。</p>
<h4 id="6-3-1-VDEV-MMIO"><a href="#6-3-1-VDEV-MMIO" class="headerlink" title="6.3.1 VDEV MMIO"></a>6.3.1 VDEV MMIO</h4><p>从图中可以看到VDEV MMIO实现分为三类：</p>
<ol>
<li>直接map到 ADI的 MMIO，类似SR-IOV场景下将硬件的MMIO通过EPT的方式直接让guest访问，避免大量的VM Exit；</li>
<li>通过VDCM 模拟的MMIO，guest里面在写这个MMIO的时候会trap到 VDCM，然后需要VDCM进行解释和模拟相关的action，通常这类MMIO是要是一些控制面的数据交互；</li>
<li>map到host侧的memory上，这类MMIO通常存储的是一些参数或者数据，这样就避免了在读取或者写入的时候VDCM侧的解释和指令模拟。</li>
</ol>
<h4 id="6-3-2-VDEV-interrupts"><a href="#6-3-2-VDEV-interrupts" class="headerlink" title="6.3.2 VDEV interrupts"></a>6.3.2 VDEV interrupts</h4><p>VDEV 会通过VDCM 虚拟出MSI或者MSI-X的能力呈现给guest，当guest driver 去programs MSI 或者MSI-X的时候会被VDCM截获到然后做相关的中断虚拟化操作。这里需要说明的是慢路径上的中断是可以通过VMM提供的中断注入接口来触发，而快路径或者说是数据面上的中断是通IOMMU的post interrupt来注入的。</p>
<h3 id="7-MISC"><a href="#7-MISC" class="headerlink" title="7. MISC"></a>7. MISC</h3><h3 id="7-1-Hardware-Assisted-Mediated-Pass-Through"><a href="#7-1-Hardware-Assisted-Mediated-Pass-Through" class="headerlink" title="7.1 Hardware-Assisted Mediated Pass-Through"></a>7.1 Hardware-Assisted Mediated Pass-Through</h3><p><img src="/images/2022/03/35.PNG" alt><br><img src="/images/2022/03/36.PNG" alt><br><img src="/images/2022/03/37.PNG" alt></p>
<p>另外一个视角来看SIOV：同时结合了SR-IOV和Mediated pass-through的优点。</p>
<hr>
<p>参考资料:</p>
<ol>
<li><a href="https://mp.weixin.qq.com/s?__biz=Mzg4NTcwODg4NA==&amp;mid=2247483943&amp;idx=1&amp;sn=95f267a48893894d520d370a8758f3a4&amp;chksm=cfa5831cf8d20a0a3a6bbc5f3fc6ae6c3434f02e71cf935b93d2b35bf1abc82139106b511880&amp;mpshare=1&amp;scene=1&amp;srcid=0326ubuKIgOfRoXUsG8y8NWx&amp;sharer_sharetime=1648449427829&amp;sharer_shareid=fcd8378fa2afcbc997c8bd7f888f36e6&amp;exportkey=AcIRgEgW1RVJwfGNas9nLEM%3D&amp;acctmode=0&amp;pass_ticket=a6RZLn0bY3VEyzyN0m6198%2FdvFlHI6%2BFJg7xUTXpn1mV5TdnwOdDYHcBYHEZUhPU&amp;wx_header=0#rd" target="_blank" rel="noopener">聊聊intel平台io虚拟化技术之 SIOV</a></li>
<li><a href="http://blog.chinaunix.net/uid-28541347-id-5854292.html" target="_blank" rel="noopener">Scalable IOV技术详解</a></li>
<li><a href="https://01.org/blogs/ashokraj/2018/recent-enhancements-intel-virtualization-technology-directed-i/o-intel-vt-d" target="_blank" rel="noopener">RECENT ENHANCEMENTS IN INTEL® VIRTUALIZATION TECHNOLOGY FOR DIRECTED I/O (INTEL® VT-D)</a></li>
<li><a href="https://www.intel.com/content/www/us/en/developer/articles/technical/introducing-intel-scalable-io-virtualization.html" target="_blank" rel="noopener">Introducing Intel® Scalable I/O Virtualization</a></li>
<li><a href="https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/scalable-i-o-virtualized-servers-paper.pdf" target="_blank" rel="noopener">White Paper</a></li>
<li><a href="https://01.org/blogs/2019/assignable-interfaces-intel-scalable-i/o-virtualization-linux" target="_blank" rel="noopener">ASSIGNABLE INTERFACES IN INTEL® SCALABLE I/O VIRTUALIZATION IN LINUX</a></li>
<li><a href="https://www.opencompute.org/documents/ocp-scalable-io-virtualization-technical-specification-revision-1-v1-2-pdf" target="_blank" rel="noopener">Version 1.2 SPEC</a></li>
<li><a href="http://news.eeworld.com.cn/wltx/ic567173.html" target="_blank" rel="noopener">英特尔携手微软打造全新I/O虚拟化架构,提升加速器和I/O设备的可扩展性</a></li>
<li><a href="https://events19.linuxfoundation.org/wp-content/uploads/2017/12/Hardware-Assisted-Mediated-Pass-Through-with-VFIO-Kevin-Tian-Intel.pdf" target="_blank" rel="noopener">Hardware-Assisted Mediated Pass-Through with VFIO</a></li>
<li><a href="https://events19.linuxfoundation.cn/wp-content/uploads/2017/11/Intel%C2%AE-Scalable-I_O-Virtualization_Kevin-Tian.pdf" target="_blank" rel="noopener">Intel® Scalable I/O Virtualization</a></li>
</ol>

      
    </div>

    
      
      



      
      
    

    
      <footer class="post-footer">
        
          <div class="post-tags">
            
              <a href="/tags/VT-d/">VT-d</a>
            
              <a href="/tags/PCI-PCIe/">PCI&PCIe</a>
            
          </div>
        
        
        
  <nav class="post-nav">
    
      <a class="prev" href="/2022/04/01/Notes-about-NVLink-and-NVSwitch/">
        <i class="iconfont icon-left"></i>
        <span class="prev-text nav-default">Notes about NVLink and NVSwitch</span>
        <span class="prev-text nav-mobile">上一篇</span>
      </a>
    
    
      <a class="next" href="/2022/03/31/Misc-about-PCI-PCIe-1/">
        <span class="next-text nav-default">Misc about PCI&&PCIe(1)</span>
        <span class="prev-text nav-mobile">下一篇</span>
        <i class="iconfont icon-right"></i>
      </a>
    
  </nav>


      </footer>
    

  </article>


          </div>
          
  <div class="comments" id="comments">
    
      <div id="disqus_thread">
        <noscript>
          Please enable JavaScript to view the
          <a href="//disqus.com/?ref_noscript">comments powered by Disqus.</a>
        </noscript>
      </div>
    
  </div>


        </div>
      </main>

      <footer id="footer" class="footer">

  <div class="social-links">
    
      
        
          <a href="mailto:liujunming1163@gmail.com" class="iconfont icon-email" title="email"></a>
        
      
    
      
    
      
    
      
    
      
    
      
    
      
        
          <a href="https://github.com/liujunming" class="iconfont icon-github" title="github"></a>
        
      
    
      
    
      
    
      
    
      
    
      
    
      
    

    
      <a href="/atom.xml" class="iconfont icon-rss" title="rss"></a>
    
  </div>



<div class="copyright">
  <span class="power-by">
    由 <a class="hexo-link" href="https://hexo.io/">Hexo</a> 强力驱动
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    主题 - 
    <a class="theme-link" href="https://github.com/ahonn/hexo-theme-even">Even</a>
  </span>

  <span class="copyright-year">
    
    &copy; 
     
      2016 - 
    
    2023

    <span class="heart">
      <i class="iconfont icon-heart"></i>
    </span>
    <span class="author">liujunming</span>
  </span>
</div>

      </footer>

      <div class="back-to-top" id="back-to-top">
        <i class="iconfont icon-up"></i>
      </div>
    </div>

    
  
  <script type="text/javascript">
    var disqus_config = function () {
        this.page.url = 'http://liujunming.github.io/2022/03/31/Notes-about-SIOV/';
        this.page.identifier = '2022/03/31/Notes-about-SIOV/';
        this.page.title = 'Notes about SIOV';
    };
    (function() {
    var d = document, s = d.createElement('script');

    s.src = '//http-liujunming-top-2.disqus.com/embed.js';

    s.setAttribute('data-timestamp', +new Date());
    (d.head || d.body).appendChild(s);
    })();  
  </script>

  

  



    
  



  
  





  
    <script type="text/javascript" src="/lib/jquery/jquery.min.js"></script>
  

  
    <script type="text/javascript" src="/lib/slideout/slideout.js"></script>
  

  
    <script type="text/javascript" src="/lib/fancybox/jquery.fancybox.pack.js"></script>
  

  
    <script type="text/javascript" src="/lib/pjax/jquery.pjax.min.js"></script>
  

  
    <script type="text/javascript" src="/lib/nprogress/nprogress.min.js"></script>
  


    <script type="text/javascript" src="/js/src/even.js?v=2.10.1"></script>

  </body>
</html>
