module circuit_b(
    // Declare inputs
    input A,B,C,D,
    // Declare Y output
    output Y
);

    // Enter logic equation here
    assign Y = ~A&~B&~C&~D | ~A&B&~C&~D | ~A&B&C&~D |
                A&~B&~C&~D | A&B&~C&~D | A&B&~C&D |
                A&B&C&~D | A&B&C&D;


endmodule
