OpenSTA 2.5.0 e01d3f163f Copyright (c) 2024, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
define_corners Typical
read_liberty -corner Typical /home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/pdk/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
Using 1e-12 for capacitance...
Using 1e+00 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-06 for power...
Using 1e-06 for distance...
Reading netlist '/home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/synthesis/state_machine.v'…
Reading design constraints file at '/home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 10.0
[INFO]: Setting input delay to: 10.0
[INFO]: Setting load to: 0.07291
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.72    0.72 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.19    0.00    0.72 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.15    0.12    0.84 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.15    0.00    0.84 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.00    0.10    0.09    0.93 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.10    0.00    0.93 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.93   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.72    0.72 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.19    0.00    0.72 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.19    0.15    0.87 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.19    0.00    0.87 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.13    0.10    0.97 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.13    0.00    0.97 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.97   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.18    0.71    0.71 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.18    0.00    0.71 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.23    0.23    0.94 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.23    0.00    0.94 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.01 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _008_ (net)
                  0.10    0.00    1.01 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.01   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.93    0.93 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.31    0.00    0.93 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.14    0.10    1.03 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.14    0.00    1.03 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.93    0.93 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.31    0.00    0.93 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.12    0.11    1.04 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.12    0.00    1.04 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.32    0.00    0.81 v _459_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    0.97 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.18    0.00    0.97 ^ _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.11    0.09    1.07 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.11    0.00    1.07 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    0.78 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.00    0.21    0.19    0.97 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.21    0.00    0.97 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.13    0.11    1.08 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.13    0.00    1.08 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.08   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.35    0.82    0.82 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[5] (net)
                  0.35    0.00    0.82 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.19    0.17    1.00 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.19    0.00    1.00 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.12    0.09    1.09 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.12    0.00    1.09 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.35    0.82    0.82 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[11] (net)
                  0.35    0.00    0.82 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.23    0.21    1.03 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.23    0.00    1.03 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.10 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _018_ (net)
                  0.10    0.00    1.10 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.39    0.85    0.85 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[8] (net)
                  0.39    0.00    0.85 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.18    1.04 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.20    0.00    1.04 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.12    0.09    1.13 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.12    0.00    1.13 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.13   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    0.81 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    0.98 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.18    0.00    0.98 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.16    0.14    1.12 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.16    0.00    1.12 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.12   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.39    0.85    0.85 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[8] (net)
                  0.39    0.00    0.85 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.24    0.22    1.07 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.24    0.00    1.07 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.14 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _015_ (net)
                  0.10    0.00    1.14 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.39    0.85    0.85 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.39    0.00    0.85 v _469_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.24    0.22    1.07 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.24    0.00    1.07 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.14 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _014_ (net)
                  0.10    0.00    1.14 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.40    0.85    0.85 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[10] (net)
                  0.40    0.00    0.85 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.24    0.22    1.07 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.24    0.00    1.07 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.14 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _017_ (net)
                  0.10    0.00    1.14 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.75   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.40    0.86    0.86 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[2] (net)
                  0.40    0.00    0.86 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.25    0.28    1.14 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.25    0.00    1.14 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.20 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _010_ (net)
                  0.10    0.00    1.20 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.20   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.35    0.82    0.82 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[11] (net)
                  0.35    0.00    0.82 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.36    0.29    1.11 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.36    0.00    1.11 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.10    1.21 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.15    0.00    1.21 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    0.78 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.35    1.13 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.11    0.00    1.13 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.35 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _022_ (net)
                  0.10    0.00    1.35 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.35   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.95   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    0.78 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.35    1.14 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.11    0.00    1.14 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.35 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _025_ (net)
                  0.10    0.00    1.35 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.35   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                  0.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.31    0.80    0.80 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.31    0.00    0.80 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     4    0.02    0.66    0.42    1.22 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _130_ (net)
                  0.66    0.00    1.22 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.12    0.15    1.37 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.12    0.00    1.37 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.37   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.98   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    0.81 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.36    1.17 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.11    0.00    1.17 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.39 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _003_ (net)
                  0.10    0.00    1.39 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.39   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.39   data arrival time
-----------------------------------------------------------------------------
                                  0.99   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00    0.10    0.65    0.65 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.10    0.00    0.65 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     9    0.04    0.45    0.45    1.10 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _055_ (net)
                  0.45    0.00    1.10 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.29    1.38 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.26    0.00    1.38 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.10    0.07    1.45 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _011_ (net)
                  0.10    0.00    1.45 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.45   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  1.06   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.72    0.72 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    0.72 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.20    0.16    0.88 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.20    0.00    0.88 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.16    1.04 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.19    0.00    1.04 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.33    1.37 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.11    0.00    1.37 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.59 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _007_ (net)
                  0.10    0.00    1.59 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.59   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  1.19   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    0.78 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.26    0.21    0.99 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.26    0.00    0.99 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.17    1.16 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.21    0.00    1.16 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.34    1.49 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.11    0.00    1.49 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.71 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _006_ (net)
                  0.10    0.00    1.71 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    0.81 v _234_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.22    0.19    1.00 ^ _234_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _036_ (net)
                  0.22    0.00    1.00 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.20    0.16    1.16 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _163_ (net)
                  0.20    0.00    1.16 v _436_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.34    1.49 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.11    0.00    1.49 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.71 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _004_ (net)
                  0.10    0.00    1.71 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    0.81 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.23    0.19    1.00 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.23    0.00    1.00 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.20    0.16    1.16 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.20    0.00    1.16 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.33    1.50 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.11    0.00    1.50 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.72 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _024_ (net)
                  0.10    0.00    1.72 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.28    0.00    0.78 v _231_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.28    0.22    1.00 ^ _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _034_ (net)
                  0.28    0.00    1.00 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.17    1.17 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _169_ (net)
                  0.21    0.00    1.17 v _442_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.34    1.51 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.11    0.00    1.51 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.73 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _005_ (net)
                  0.10    0.00    1.73 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  1.33   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    0.78 v _240_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.28    0.22    1.00 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _041_ (net)
                  0.28    0.00    1.00 ^ _486_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.21    0.17    1.18 v _486_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _201_ (net)
                  0.21    0.00    1.18 v _489_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.34    1.51 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.11    0.00    1.51 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.10    0.22    1.73 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _021_ (net)
                  0.10    0.00    1.73 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.15    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  1.33   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.26    0.77    0.77 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.26    0.00    0.77 v _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.26    1.02 ^ _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _140_ (net)
                  0.35    0.00    1.02 ^ _455_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.20    0.16    1.18 v _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.20    0.00    1.18 v _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.50    0.51    1.69 v _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.50    0.00    1.69 v _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.32    0.32    2.01 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.32    0.00    2.01 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.11    0.07    2.08 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _012_ (net)
                  0.11    0.00    2.08 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
    29    0.10    0.45    0.23    0.23 ^ clk (in)
                                         clk (net)
                  0.45    0.00    0.23 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.70    0.93 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         en_comp (net)
                  1.05    0.00    0.93 v en_comp (out)
                                  0.93   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 10.68   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    1.82   11.82 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   11.82 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.50    0.75   library removal time
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                -11.82   data arrival time
-----------------------------------------------------------------------------
                                 11.07   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.72    0.72 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    0.72 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.19    0.91 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.26    0.00    0.91 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.48 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[0] (net)
                  0.88    0.00    1.48 v vref_z_p_o[0] (out)
                                  1.48   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                 11.23   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    0.78 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.22    1.00 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.26    0.00    1.00 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.57 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[5] (net)
                  0.88    0.00    1.57 v vref_z_p_o[5] (out)
                                  1.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    0.78 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.22    1.00 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.26    0.00    1.00 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.57 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[7] (net)
                  0.88    0.00    1.57 v vref_z_p_o[7] (out)
                                  1.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    0.81 v _352_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.23    1.04 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.26    0.00    1.04 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.60 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[4] (net)
                  0.88    0.00    1.60 v vref_z_p_o[4] (out)
                                  1.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                 11.35   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    0.81 v _365_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.23    1.04 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.26    0.00    1.04 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.61 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[8] (net)
                  0.88    0.00    1.61 v vref_z_p_o[8] (out)
                                  1.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    0.81 v _360_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.26    0.23    1.04 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.26    0.00    1.04 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.57    1.61 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[6] (net)
                  0.88    0.00    1.61 v vref_z_p_o[6] (out)
                                  1.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.28    0.00    0.78 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.18    0.96 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.20    0.00    0.96 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.07    1.11    0.67    1.63 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[2] (net)
                  1.11    0.00    1.63 v vref_z_p_o[2] (out)
                                  1.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.72    0.72 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    0.72 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.32    0.23    0.95 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.32    0.00    0.95 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.63 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[0] (net)
                  1.14    0.00    1.63 v vss_p_o[0] (out)
                                  1.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.28    0.00    0.78 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.86    1.64 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[2] (net)
                  1.45    0.00    1.64 ^ vref_z_n_o[2] (out)
                                  1.64   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    0.78 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.86    1.64 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[0] (net)
                  1.45    0.00    1.64 ^ vref_z_n_o[0] (out)
                                  1.64   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    0.78 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.86    1.64 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[4] (net)
                  1.45    0.00    1.64 ^ vref_z_n_o[4] (out)
                                  1.64   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    0.81 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.21    0.19    1.00 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.21    0.00    1.00 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.07    1.11    0.67    1.67 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[3] (net)
                  1.11    0.00    1.67 v vref_z_p_o[3] (out)
                                  1.67   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    0.81 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.87    1.68 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[3] (net)
                  1.45    0.00    1.68 ^ vref_z_n_o[3] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    0.81 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.87    1.68 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[6] (net)
                  1.45    0.00    1.68 ^ vref_z_n_o[6] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    0.81 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.45    0.87    1.68 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[5] (net)
                  1.45    0.00    1.68 ^ vref_z_n_o[5] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.93    0.93 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.31    0.00    0.93 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.08    0.91    0.76    1.68 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[10] (net)
                  0.91    0.00    1.68 v vss_n_o[10] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.31    0.93    0.93 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.31    0.00    0.93 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    0.86    0.76    1.68 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         data[5] (net)
                  0.86    0.00    1.68 v data[5] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    0.78 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    0.99 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    0.99 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.03    0.70    1.69 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_p_o[10] (net)
                  1.03    0.00    1.69 v vss_p_o[10] (out)
                                  1.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                 11.44   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    0.78 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    0.99 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    0.99 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.08    0.72    1.71 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[10] (net)
                  1.08    0.00    1.71 v vref_z_p_o[10] (out)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 11.46   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.28    0.00    0.78 v _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.03 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.33    0.00    1.03 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.71 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[3] (net)
                  1.14    0.00    1.71 v vss_p_o[3] (out)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 11.46   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    0.78 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.03 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.33    0.00    1.03 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.71 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[2] (net)
                  1.14    0.00    1.71 v vss_p_o[2] (out)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 11.46   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.28    0.00    0.78 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.03 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.33    0.00    1.03 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.72 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[1] (net)
                  1.14    0.00    1.72 v vss_p_o[1] (out)
                                  1.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.28    0.00    0.78 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.03 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.33    0.00    1.03 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.72 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[5] (net)
                  1.14    0.00    1.72 v vss_p_o[5] (out)
                                  1.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    0.78 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.25    1.03 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.33    0.00    1.03 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.72 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[8] (net)
                  1.14    0.00    1.72 v vss_p_o[8] (out)
                                  1.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.45    1.01    1.01 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.45    0.00    1.01 ^ _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.73    1.74 v _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[9] (net)
                  0.93    0.00    1.74 v vss_n_o[9] (out)
                                  1.74   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                 11.49   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.46    1.02    1.02 ^ _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.46    0.00    1.02 ^ _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.73    1.75 v _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[1] (net)
                  0.93    0.00    1.75 v vss_n_o[1] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.32    0.81    0.81 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.32    0.00    0.81 v _308_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.26    1.06 ^ _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.33    0.00    1.06 ^ _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.75 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[4] (net)
                  1.14    0.00    1.75 v vss_p_o[4] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.47    1.02    1.02 ^ _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.47    0.00    1.02 ^ _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.73    1.75 v _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[0] (net)
                  0.93    0.00    1.75 v vss_n_o[0] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.47    1.02    1.02 ^ _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.47    0.00    1.02 ^ _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.73    1.75 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[4] (net)
                  0.93    0.00    1.75 v vss_n_o[4] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.33    0.00    0.81 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.26    1.07 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.33    0.00    1.07 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.75 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[7] (net)
                  1.14    0.00    1.75 v vss_p_o[7] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.47    1.02    1.02 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.47    0.00    1.02 ^ _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.73    1.75 v _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[7] (net)
                  0.93    0.00    1.75 v vss_n_o[7] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.33    0.00    0.81 v _314_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.26    1.07 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.33    0.00    1.07 ^ _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.75 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[6] (net)
                  1.14    0.00    1.75 v vss_p_o[6] (out)
                                  1.75   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 11.50   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    0.81 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.26    1.07 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.33    0.00    1.07 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.14    0.68    1.76 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[9] (net)
                  1.14    0.00    1.76 v vss_p_o[9] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.46    1.02    1.02 ^ _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.46    0.00    1.02 ^ _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    0.91    0.74    1.76 v _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[2] (net)
                  0.91    0.00    1.76 v vss_n_o[2] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    0.78 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.18    0.96 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.20    0.00    0.96 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.07    1.36    0.80    1.76 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[9] (net)
                  1.36    0.00    1.76 v vref_z_p_o[9] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.45    1.01    1.01 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.45    0.00    1.01 ^ _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.75    1.76 v _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[4] (net)
                  0.88    0.00    1.76 v data[4] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    0.78 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.20    0.18    0.96 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.20    0.00    0.96 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.07    1.36    0.80    1.76 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[1] (net)
                  1.36    0.00    1.76 v vref_z_p_o[1] (out)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                 11.51   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.53    1.06    1.06 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.53    0.00    1.06 ^ _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.72    1.77 v _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[0] (net)
                  1.05    0.00    1.77 v vcm_o[0] (out)
                                  1.77   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                 11.52   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.47    1.02    1.02 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.47    0.00    1.02 ^ _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.75    1.77 v _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[2] (net)
                  0.88    0.00    1.77 v data[2] (out)
                                  1.77   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                 11.52   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.54    1.06    1.06 ^ _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.54    0.00    1.06 ^ _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.74    1.80 v _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[6] (net)
                  0.93    0.00    1.80 v vss_n_o[6] (out)
                                  1.80   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                 11.55   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.54    1.06    1.06 ^ _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.54    0.00    1.06 ^ _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.74    1.81 v _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[5] (net)
                  0.93    0.00    1.81 v vss_n_o[5] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.54    1.06    1.06 ^ _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.54    0.00    1.06 ^ _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.93    0.74    1.81 v _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[8] (net)
                  0.93    0.00    1.81 v vss_n_o[8] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.57    1.08    1.08 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[5] (net)
                  0.57    0.00    1.08 ^ _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.72    1.81 v _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[4] (net)
                  1.05    0.00    1.81 v vcm_o[4] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.58    1.08    1.08 ^ _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[6] (net)
                  0.58    0.00    1.08 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.72    1.81 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[5] (net)
                  1.05    0.00    1.81 v vcm_o[5] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.58    1.08    1.08 ^ _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[11] (net)
                  0.58    0.00    1.08 ^ _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.72    1.81 v _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[10] (net)
                  1.05    0.00    1.81 v vcm_o[10] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.58    1.09    1.09 ^ _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[9] (net)
                  0.58    0.00    1.09 ^ _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.73    1.81 v _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[8] (net)
                  1.05    0.00    1.81 v vcm_o[8] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.53    1.06    1.06 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.53    0.00    1.06 ^ _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    0.91    0.76    1.81 v _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[3] (net)
                  0.91    0.00    1.81 v vss_n_o[3] (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.20    0.72    0.72 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.20    0.00    0.72 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.20    0.16    0.88 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.20    0.00    0.88 ^ _223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.14    0.11    0.99 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _029_ (net)
                  0.14    0.00    0.99 v _224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.46    0.83    1.82 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[0] (net)
                  1.46    0.00    1.82 ^ data[0] (out)
                                  1.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                 11.57   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.54    1.06    1.06 ^ _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.54    0.00    1.06 ^ _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.76    1.83 v _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[1] (net)
                  0.88    0.00    1.83 v data[1] (out)
                                  1.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.54    1.06    1.06 ^ _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.54    0.00    1.06 ^ _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.88    0.76    1.83 v _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[3] (net)
                  0.88    0.00    1.83 v data[3] (out)
                                  1.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.65    1.13    1.13 ^ _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[8] (net)
                  0.65    0.00    1.13 ^ _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.74    1.87 v _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[7] (net)
                  1.05    0.00    1.87 v vcm_o[7] (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.65    1.13    1.13 ^ _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.65    0.00    1.13 ^ _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.05    0.74    1.87 v _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[6] (net)
                  1.05    0.00    1.87 v vcm_o[6] (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.26    0.77    0.77 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.26    0.00    0.77 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     8    0.04    0.72    0.46    1.23 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _129_ (net)
                  0.72    0.00    1.23 ^ _415_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    0.91    0.65    1.87 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         en_vcm_sw_o (net)
                  0.91    0.00    1.87 v en_vcm_sw_o (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.66    1.13    1.13 ^ _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[10] (net)
                  0.66    0.00    1.13 ^ _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.06    0.74    1.87 v _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[9] (net)
                  1.06    0.00    1.87 v vcm_o[9] (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.04    1.04 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.04 ^ _404_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.07    1.32    0.84    1.88 v _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                         sample_o (net)
                  1.32    0.00    1.88 v sample_o (out)
                                  1.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                 11.63   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.67    1.14    1.14 ^ _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[2] (net)
                  0.67    0.00    1.14 ^ _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.06    0.74    1.88 v _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[1] (net)
                  1.06    0.00    1.88 v vcm_o[1] (out)
                                  1.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                 11.63   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.35    0.82    0.82 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[5] (net)
                  0.35    0.00    0.82 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.28    1.10 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.35    0.00    1.10 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.14    0.10    1.20 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.14    0.00    1.20 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.08    0.84    0.69    1.90 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         clk_data (net)
                  0.84    0.00    1.90 v clk_data (out)
                                  1.90   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 11.65   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.72    0.72 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.19    0.00    0.72 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.19    0.15    0.87 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.19    0.00    0.87 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.11    0.22    1.08 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.11    0.00    1.08 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.34    0.85    1.93 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[10] (net)
                  1.34    0.00    1.93 ^ vref_z_n_o[10] (out)
                                  1.93   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                 11.68   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.33    0.81    0.81 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.33    0.00    0.81 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.21    0.18    0.99 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.21    0.00    0.99 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.11    0.21    1.20 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.11    0.00    1.20 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.34    0.85    2.05 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[8] (net)
                  1.34    0.00    2.05 ^ vref_z_n_o[8] (out)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 11.80   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.28    0.00    0.78 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    0.99 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.27    0.00    0.99 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.11    0.22    1.21 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.11    0.00    1.21 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.34    0.85    2.06 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[1] (net)
                  1.34    0.00    2.06 ^ vref_z_n_o[1] (out)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.28    0.00    0.78 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.26    0.21    0.99 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.26    0.00    0.99 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.11    0.22    1.21 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.11    0.00    1.21 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.34    0.85    2.06 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[7] (net)
                  1.34    0.00    2.06 ^ vref_z_n_o[7] (out)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.28    0.78    0.78 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.28    0.00    0.78 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.27    0.21    0.99 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.27    0.00    0.99 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.11    0.22    1.21 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.11    0.00    1.21 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    1.34    0.85    2.06 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[9] (net)
                  1.34    0.00    2.06 ^ vref_z_n_o[9] (out)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00    0.14    0.82    0.82 ^ _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.14    0.00    0.82 ^ _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     9    0.04    0.74    0.53    1.36 ^ _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _055_ (net)
                  0.74    0.00    1.36 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.06    0.76    2.11 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[2] (net)
                  1.06    0.00    2.11 v vcm_o[2] (out)
                                  2.11   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.11   data arrival time
-----------------------------------------------------------------------------
                                 11.86   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.18    0.71    0.71 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.18    0.00    0.71 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.02    0.28    0.48    1.19 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.28    0.00    1.19 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.00    0.11    0.33    1.52 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.11    0.00    1.52 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    0.75    0.63    2.16 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         offset_cal_cycle (net)
                  0.75    0.00    2.16 v offset_cal_cycle (out)
                                  2.16   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 11.91   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.42    0.99    0.99 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.42    0.00    0.99 ^ _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.36    0.28    1.28 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.36    0.00    1.28 v _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.15    0.94    2.21 v _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.15    0.00    2.21 v vcm_dummy_o (out)
                                  2.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.21   data arrival time
-----------------------------------------------------------------------------
                                 11.96   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.42    0.99    0.99 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.42    0.00    0.99 ^ _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.36    0.28    1.28 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.36    0.00    1.28 v _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.25    0.23    1.51 ^ _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.25    0.00    1.51 ^ _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.76    0.55    2.06 ^ _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.76    0.00    2.06 ^ _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    1.08    0.78    2.85 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[3] (net)
                  1.08    0.00    2.85 v vcm_o[3] (out)
                                  2.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.85   data arrival time
-----------------------------------------------------------------------------
                                 12.60   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     3    0.01    0.13    0.06   10.06 v en_offset_cal (in)
                                         en_offset_cal (net)
                  0.13    0.00   10.06 v _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00    0.10    0.24   10.30 v _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.10    0.00   10.30 v _406_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    0.75    0.63   10.93 v _406_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_offset_cal_o (net)
                  0.75    0.00   10.93 v en_offset_cal_o (out)
                                 10.93   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -10.93   data arrival time
-----------------------------------------------------------------------------
                                 20.68   slack (MET)



worst slack corner Typical: 0.5309
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   25.00   25.00   clock clk (fall edge)
    29    0.10    0.27    0.16   25.16 v clk (in)
                                         clk (net)
                  0.27    0.00   25.16 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.41   26.57 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         en_comp (net)
                  2.31    0.00   26.57 ^ en_comp (out)
                                 26.57   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.57   data arrival time
-----------------------------------------------------------------------------
                                 13.18   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _291_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.62    0.00   12.74 v _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[0] (net)
                  1.40    0.00   13.76 ^ vss_p_o[0] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _296_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.62    0.00   12.74 v _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[1] (net)
                  1.40    0.00   13.76 ^ vss_p_o[1] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _301_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.62    0.00   12.74 v _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[2] (net)
                  1.40    0.00   13.76 ^ vss_p_o[2] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _305_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.62    0.00   12.74 v _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[3] (net)
                  1.40    0.00   13.76 ^ vss_p_o[3] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _308_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _308_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _087_ (net)
                  0.62    0.00   12.74 v _309_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[4] (net)
                  1.40    0.00   13.76 ^ vss_p_o[4] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _311_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.62    0.00   12.74 v _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[5] (net)
                  1.40    0.00   13.76 ^ vss_p_o[5] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _314_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.62    0.00   12.74 v _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[6] (net)
                  1.40    0.00   13.76 ^ vss_p_o[6] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _319_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.62    0.00   12.74 v _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[7] (net)
                  1.40    0.00   13.76 ^ vss_p_o[7] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ _325_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.62    0.30   12.74 v _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.62    0.00   12.74 v _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.02   13.76 ^ _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[8] (net)
                  1.40    0.00   13.76 ^ vss_p_o[8] (out)
                                 13.76   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                 25.99   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.08    4.12    1.12   12.59 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[10] (net)
                  4.12    0.00   12.59 ^ _371_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.75    1.07   13.66 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[10] (net)
                  1.75    0.00   13.66 v vref_z_p_o[10] (out)
                                 13.66   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.66   data arrival time
-----------------------------------------------------------------------------
                                 26.09   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _405_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.00    0.19    0.44   12.46 ^ _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.19    0.00   12.46 ^ _406_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    1.26    0.90   13.36 ^ _406_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_offset_cal_o (net)
                  1.26    0.00   13.36 ^ en_offset_cal_o (out)
                                 13.36   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.36   data arrival time
-----------------------------------------------------------------------------
                                 26.39   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _374_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[0] (net)
                  2.31    0.00   13.28 ^ vcm_o[0] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _375_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[1] (net)
                  2.31    0.00   13.28 ^ vcm_o[1] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[2] (net)
                  2.31    0.00   13.28 ^ vcm_o[2] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[3] (net)
                  2.31    0.00   13.28 ^ vcm_o[3] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[4] (net)
                  2.31    0.00   13.28 ^ vcm_o[4] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _379_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[5] (net)
                  2.31    0.00   13.28 ^ vcm_o[5] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[6] (net)
                  2.31    0.00   13.28 ^ vcm_o[6] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[7] (net)
                  2.31    0.00   13.28 ^ vcm_o[7] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[8] (net)
                  2.31    0.00   13.28 ^ vcm_o[8] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _373_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.46    0.57   11.83 v _373_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _128_ (net)
                  0.46    0.00   11.83 v _383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.45   13.28 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[9] (net)
                  2.31    0.00   13.28 ^ vcm_o[9] (out)
                                 13.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 26.47   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _341_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.45    0.06   11.89 v _341_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _106_ (net)
                  0.45    0.00   11.89 v _342_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.23    0.25   12.14 ^ _342_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _107_ (net)
                  0.23    0.00   12.14 ^ _344_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.07    1.64    1.09   13.23 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[1] (net)
                  1.64    0.00   13.23 v vref_z_p_o[1] (out)
                                 13.23   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                 26.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _290_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.53    0.15   11.99 v _290_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _077_ (net)
                  0.53    0.00   11.99 v _337_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.43    0.41   12.40 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.43    0.00   12.40 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.23 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[0] (net)
                  1.19    0.00   13.23 v vref_z_p_o[0] (out)
                                 13.23   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                 26.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.53    0.15   11.99 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _095_ (net)
                  0.53    0.00   11.99 v _365_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.43    0.41   12.40 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _123_ (net)
                  0.43    0.00   12.40 ^ _366_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.23 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[8] (net)
                  1.19    0.00   13.23 v vref_z_p_o[8] (out)
                                 13.23   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.23   data arrival time
-----------------------------------------------------------------------------
                                 26.52   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _260_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    3.89    1.06   13.21 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[2] (net)
                  3.89    0.00   13.21 ^ vss_n_o[2] (out)
                                 13.21   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.21   data arrival time
-----------------------------------------------------------------------------
                                 26.54   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _262_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    3.89    1.06   13.21 ^ _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[3] (net)
                  3.89    0.00   13.21 ^ vss_n_o[3] (out)
                                 13.21   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.21   data arrival time
-----------------------------------------------------------------------------
                                 26.54   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _253_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[0] (net)
                  2.34    0.00   13.19 ^ vss_n_o[0] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _257_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[1] (net)
                  2.34    0.00   13.19 ^ vss_n_o[1] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _266_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[4] (net)
                  2.34    0.00   13.19 ^ vss_n_o[4] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _270_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[5] (net)
                  2.34    0.00   13.19 ^ vss_n_o[5] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _274_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[6] (net)
                  2.34    0.00   13.19 ^ vss_n_o[6] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _277_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[7] (net)
                  2.34    0.00   13.19 ^ vss_n_o[7] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _280_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[8] (net)
                  2.34    0.00   13.19 ^ vss_n_o[8] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _252_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.68   12.15 v _252_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _051_ (net)
                  0.51    0.00   12.15 v _283_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.04   13.19 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_n_o[9] (net)
                  2.34    0.00   13.19 ^ vss_n_o[9] (out)
                                 13.19   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.19   data arrival time
-----------------------------------------------------------------------------
                                 26.56   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _351_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.45    0.06   11.89 v _351_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _113_ (net)
                  0.45    0.00   11.89 v _352_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.42    0.39   12.29 ^ _352_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _114_ (net)
                  0.42    0.00   12.29 ^ _353_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.11 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[4] (net)
                  1.19    0.00   13.11 v vref_z_p_o[4] (out)
                                 13.11   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _355_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.45    0.06   11.89 v _355_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _116_ (net)
                  0.45    0.00   11.89 v _356_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.42    0.39   12.29 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.42    0.00   12.29 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.11 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[5] (net)
                  1.19    0.00   13.11 v vref_z_p_o[5] (out)
                                 13.11   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.45    0.06   11.89 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _119_ (net)
                  0.45    0.00   11.89 v _360_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.42    0.39   12.29 ^ _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _120_ (net)
                  0.42    0.00   12.29 ^ _361_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.11 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[6] (net)
                  1.19    0.00   13.11 v vref_z_p_o[6] (out)
                                 13.11   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _289_/A4 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     7    0.03    2.14    1.38   11.83 ^ _289_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _076_ (net)
                  2.14    0.00   11.83 ^ _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.45    0.06   11.89 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _121_ (net)
                  0.45    0.00   11.89 v _363_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.42    0.39   12.29 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.42    0.00   12.29 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    1.19    0.83   13.11 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vref_z_p_o[7] (net)
                  1.19    0.00   13.11 v vref_z_p_o[7] (out)
                                 13.11   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -13.11   data arrival time
-----------------------------------------------------------------------------
                                 26.64   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _336_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.34    1.49   12.95 ^ _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         vss_p_o[10] (net)
                  2.34    0.00   12.95 ^ vss_p_o[10] (out)
                                 12.95   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.95   data arrival time
-----------------------------------------------------------------------------
                                 26.80   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.00    0.10    0.03   10.03 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.03 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.19    0.28   10.31 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.19    0.00   10.31 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.40    0.31   10.62 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.40    0.00   10.62 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.56    0.46   11.09 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.56    0.00   11.09 ^ _345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.19   11.27 v _345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _109_ (net)
                  0.25    0.00   11.27 v _347_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.07    2.74    1.66   12.93 ^ _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[2] (net)
                  2.74    0.00   12.93 ^ vref_z_p_o[2] (out)
                                 12.93   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.93   data arrival time
-----------------------------------------------------------------------------
                                 26.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.00    0.10    0.03   10.03 ^ vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.10    0.00   10.03 ^ _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.19    0.28   10.31 ^ _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.19    0.00   10.31 ^ _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.40    0.31   10.62 v _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.40    0.00   10.62 v _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.56    0.46   11.09 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.56    0.00   11.09 ^ _348_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.19   11.27 v _348_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _111_ (net)
                  0.25    0.00   11.27 v _350_/B2 (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
     1    0.07    2.74    1.66   12.93 ^ _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_1)
                                         vref_z_p_o[3] (net)
                  2.74    0.00   12.93 ^ vref_z_p_o[3] (out)
                                 12.93   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.93   data arrival time
-----------------------------------------------------------------------------
                                 26.82   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _368_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.33    0.30   11.77 ^ _368_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _125_ (net)
                  0.33    0.00   11.77 ^ _370_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.07    1.64    1.10   12.87 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         vref_z_p_o[9] (net)
                  1.64    0.00   12.87 v vref_z_p_o[9] (out)
                                 12.87   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.87   data arrival time
-----------------------------------------------------------------------------
                                 26.88   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.06    0.00   10.02 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.01    0.24    0.45   10.47 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.24    0.00   10.47 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.42   10.89 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.15    0.00   10.89 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.74   11.63 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[9] (net)
                  0.80    0.00   11.63 v _332_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.07    1.40    1.06   12.69 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vss_p_o[9] (net)
                  1.40    0.00   12.69 ^ vss_p_o[9] (out)
                                 12.69   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.69   data arrival time
-----------------------------------------------------------------------------
                                 27.06   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _372_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.30    0.16   11.25 v _372_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _127_ (net)
                  0.30    0.00   11.25 v _384_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.43   12.68 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         vcm_o[10] (net)
                  2.31    0.00   12.68 ^ vcm_o[10] (out)
                                 12.68   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.68   data arrival time
-----------------------------------------------------------------------------
                                 27.07   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _251_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.03    0.54    0.37   11.46 v _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _050_ (net)
                  0.54    0.00   11.46 v _285_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.08    4.12    1.12   12.59 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         vss_n_o[10] (net)
                  4.12    0.00   12.59 ^ vss_n_o[10] (out)
                                 12.59   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.59   data arrival time
-----------------------------------------------------------------------------
                                 27.16   slack (MET)


Startpoint: vin_p_sw_on (input port clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vin_p_sw_on (in)
                                         vin_p_sw_on (net)
                  0.06    0.00   10.02 v _244_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.01    0.20    0.44   10.46 v _244_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _044_ (net)
                  0.20    0.00   10.46 v _245_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     4    0.02    0.93    0.64   11.09 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _045_ (net)
                  0.93    0.00   11.09 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.11    1.93    1.34   12.44 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vcm_dummy_o (net)
                  1.93    0.00   12.44 ^ vcm_dummy_o (out)
                                 12.44   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.44   data arrival time
-----------------------------------------------------------------------------
                                 27.31   slack (MET)


Startpoint: en_vcm_sw_o_i (input port clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.00    0.12    0.04   10.04 ^ en_vcm_sw_o_i (in)
                                         en_vcm_sw_o_i (net)
                  0.12    0.00   10.04 ^ _403_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.12    0.11   10.15 v _403_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _143_ (net)
                  0.12    0.00   10.15 v _404_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.07    3.54    2.05   12.20 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                         sample_o (net)
                  3.54    0.00   12.20 ^ sample_o (out)
                                 12.20   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -12.20   data arrival time
-----------------------------------------------------------------------------
                                 27.55   slack (MET)


Startpoint: vcm_o_i[7] (input port clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vcm_o_i[7] (in)
                                         vcm_o_i[7] (net)
                  0.06    0.00   10.02 v _276_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.01    0.31    0.74   10.75 v _276_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _068_ (net)
                  0.31    0.00   10.75 v _317_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.44   11.19 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.15    0.00   11.19 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.74   11.93 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[7] (net)
                  0.80    0.00   11.93 v vref_z_n_o[7] (out)
                                 11.93   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vcm_o_i[8] (input port clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vcm_o_i[8] (in)
                                         vcm_o_i[8] (net)
                  0.06    0.00   10.02 v _279_/A3 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     3    0.01    0.31    0.74   10.75 v _279_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _070_ (net)
                  0.31    0.00   10.75 v _322_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.44   11.19 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.15    0.00   11.19 v _323_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.74   11.93 v _323_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[8] (net)
                  0.80    0.00   11.93 v vref_z_n_o[8] (out)
                                 11.93   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.93   data arrival time
-----------------------------------------------------------------------------
                                 27.82   slack (MET)


Startpoint: vcm_o_i[1] (input port clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vcm_o_i[1] (in)
                                         vcm_o_i[1] (net)
                  0.06    0.00   10.02 v _256_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.01    0.24    0.45   10.47 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _054_ (net)
                  0.24    0.00   10.47 v _293_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.42   10.89 v _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.15    0.00   10.89 v _294_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.74   11.63 v _294_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[1] (net)
                  0.80    0.00   11.63 v vref_z_n_o[1] (out)
                                 11.63   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.63   data arrival time
-----------------------------------------------------------------------------
                                 28.12   slack (MET)


Startpoint: vcm_o_i[9] (input port clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.06    0.02   10.02 v vcm_o_i[9] (in)
                                         vcm_o_i[9] (net)
                  0.06    0.00   10.02 v _282_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     3    0.01    0.24    0.45   10.47 v _282_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _072_ (net)
                  0.24    0.00   10.47 v _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.15    0.42   10.89 v _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.15    0.00   10.89 v _329_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.74   11.63 v _329_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[9] (net)
                  0.80    0.00   11.63 v vref_z_n_o[9] (out)
                                 11.63   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.63   data arrival time
-----------------------------------------------------------------------------
                                 28.12   slack (MET)


Startpoint: vcm_o_i[10] (input port clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     2    0.01    0.10    0.05   10.05 v vcm_o_i[10] (in)
                                         vcm_o_i[10] (net)
                  0.10    0.00   10.05 v _334_/A2 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.20    0.59   10.64 v _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.20    0.00   10.64 v _335_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.08    0.80    0.76   11.40 v _335_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         vref_z_n_o[10] (net)
                  0.80    0.00   11.40 v vref_z_n_o[10] (out)
                                 11.40   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.40   data arrival time
-----------------------------------------------------------------------------
                                 28.35   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     3    0.01    0.22    0.11   10.11 ^ en_offset_cal (in)
                                         en_offset_cal (net)
                  0.22    0.00   10.11 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.00    0.15    0.39   10.49 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.15    0.00   10.49 ^ _414_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    1.26    0.90   11.39 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         offset_cal_cycle (net)
                  1.26    0.00   11.39 ^ offset_cal_cycle (out)
                                 11.39   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.39   data arrival time
-----------------------------------------------------------------------------
                                 28.36   slack (MET)


Startpoint: vcm_o_i[4] (input port clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.07    0.03   10.03 v vcm_o_i[4] (in)
                                         vcm_o_i[4] (net)
                  0.07    0.00   10.03 v _264_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.60    0.43   10.45 ^ _264_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _059_ (net)
                  0.60    0.00   10.45 ^ _307_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.21    0.83   11.28 v _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[4] (net)
                  1.21    0.00   11.28 v vref_z_n_o[4] (out)
                                 11.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 28.47   slack (MET)


Startpoint: vcm_o_i[6] (input port clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.07    0.03   10.03 v vcm_o_i[6] (in)
                                         vcm_o_i[6] (net)
                  0.07    0.00   10.03 v _272_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.60    0.43   10.45 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _065_ (net)
                  0.60    0.00   10.45 ^ _313_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.21    0.83   11.28 v _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[6] (net)
                  1.21    0.00   11.28 v vref_z_n_o[6] (out)
                                 11.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 28.47   slack (MET)


Startpoint: vcm_o_i[0] (input port clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.07    0.03   10.03 v vcm_o_i[0] (in)
                                         vcm_o_i[0] (net)
                  0.07    0.00   10.03 v _249_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.60    0.43   10.45 ^ _249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _048_ (net)
                  0.60    0.00   10.45 ^ _286_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.21    0.83   11.28 v _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[0] (net)
                  1.21    0.00   11.28 v vref_z_n_o[0] (out)
                                 11.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 28.47   slack (MET)


Startpoint: vcm_o_i[5] (input port clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.00    0.07    0.03   10.03 v vcm_o_i[5] (in)
                                         vcm_o_i[5] (net)
                  0.07    0.00   10.03 v _268_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01    0.60    0.43   10.45 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                         _062_ (net)
                  0.60    0.00   10.45 ^ _310_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.21    0.83   11.28 v _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[5] (net)
                  1.21    0.00   11.28 v vref_z_n_o[5] (out)
                                 11.28   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.28   data arrival time
-----------------------------------------------------------------------------
                                 28.47   slack (MET)


Startpoint: vcm_o_i[3] (input port clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     2    0.01    0.20    0.09   10.09 ^ vcm_o_i[3] (in)
                                         vcm_o_i[3] (net)
                  0.20    0.00   10.09 ^ _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.26    0.17   10.26 v _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _085_ (net)
                  0.26    0.00   10.26 v _304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.49    0.96   11.22 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[3] (net)
                  1.49    0.00   11.22 ^ vref_z_n_o[3] (out)
                                 11.22   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 28.53   slack (MET)


Startpoint: vcm_o_i[2] (input port clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     2    0.01    0.20    0.09   10.09 ^ vcm_o_i[2] (in)
                                         vcm_o_i[2] (net)
                  0.20    0.00   10.09 ^ _298_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.26    0.17   10.26 v _298_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _082_ (net)
                  0.26    0.00   10.26 v _299_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.08    1.49    0.96   11.22 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         vref_z_n_o[2] (net)
                  1.49    0.00   11.22 ^ vref_z_n_o[2] (out)
                                 11.22   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -11.22   data arrival time
-----------------------------------------------------------------------------
                                 28.53   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.32    0.89    0.89 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         single_ended_reg (net)
                  0.32    0.00    0.89 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.59    1.48 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _038_ (net)
                  0.48    0.00    1.48 v _238_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.65    2.13 v _238_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _039_ (net)
                  0.49    0.00    2.13 v _239_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.51    0.67    2.80 v _239_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _040_ (net)
                  0.51    0.00    2.80 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.07    3.89    2.37    5.18 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         data[5] (net)
                  3.89    0.00    5.18 ^ data[5] (out)
                                  5.18   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -5.18   data arrival time
-----------------------------------------------------------------------------
                                 34.57   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.53    1.28 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.48    0.00    1.28 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.52    0.67    1.94 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.52    0.00    1.94 v _224_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.51    3.45 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[0] (net)
                  2.33    0.00    3.45 ^ data[0] (out)
                                  3.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                 36.30   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.53    1.28 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.48    0.00    1.28 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.52    0.67    1.94 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.52    0.00    1.94 v _227_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.51    3.45 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[1] (net)
                  2.33    0.00    3.45 ^ data[1] (out)
                                  3.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                 36.30   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.53    1.28 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.48    0.00    1.28 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.52    0.67    1.94 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.52    0.00    1.94 v _230_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.51    3.45 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[2] (net)
                  2.33    0.00    3.45 ^ data[2] (out)
                                  3.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                 36.30   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.53    1.28 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.48    0.00    1.28 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.52    0.67    1.94 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.52    0.00    1.94 v _233_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.51    3.45 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[3] (net)
                  2.33    0.00    3.45 ^ data[3] (out)
                                  3.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                 36.30   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.14    0.75    0.75 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.14    0.00    0.75 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.48    0.53    1.28 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _026_ (net)
                  0.48    0.00    1.28 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.52    0.67    1.94 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _027_ (net)
                  0.52    0.00    1.94 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.51    3.45 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         data[4] (net)
                  2.33    0.00    3.45 ^ data[4] (out)
                                  3.45   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                 36.30   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.32    0.89    0.89 v _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         single_ended_reg (net)
                  0.32    0.00    0.89 v _247_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.44    0.56    1.45 v _247_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _046_ (net)
                  0.44    0.00    1.45 v _407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.01    0.33    0.31    1.76 ^ _407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _145_ (net)
                  0.33    0.00    1.76 ^ _408_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.01    0.24    0.18    1.94 v _408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _146_ (net)
                  0.24    0.00    1.94 v _415_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.07    2.33    1.44    3.38 ^ _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         en_vcm_sw_o (net)
                  2.33    0.00    3.38 ^ en_vcm_sw_o (out)
                                  3.38   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                 36.37   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.02    0.42    1.10    1.10 ^ _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[0] (net)
                  0.42    0.00    1.10 ^ _398_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.36    0.31    1.41 v _398_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _140_ (net)
                  0.36    0.00    1.41 v _399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     7    0.03    0.68    0.50    1.91 ^ _399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _141_ (net)
                  0.68    0.00    1.91 ^ _401_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.16    2.07 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.25    0.00    2.07 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.08    0.84    0.80    2.87 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         clk_data (net)
                  0.84    0.00    2.87 v clk_data (out)
                                  2.87   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                 36.88   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.24   10.61 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.30    0.00   10.61 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.02    0.76    0.55   11.16 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.76    0.00   11.16 ^ _429_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   11.47 ^ _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.10    0.00   11.47 ^ _430_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   11.67 ^ _430_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _003_ (net)
                  0.11    0.00   11.67 ^ _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.67   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 37.79   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.24   10.61 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.30    0.00   10.61 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.02    0.76    0.55   11.16 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.76    0.00   11.16 ^ _494_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   11.47 ^ _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.10    0.00   11.47 ^ _495_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   11.67 ^ _495_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _022_ (net)
                  0.11    0.00   11.67 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.67   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 37.79   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.24   10.61 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.30    0.00   10.61 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.02    0.76    0.55   11.16 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.76    0.00   11.16 ^ _506_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   11.47 ^ _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.10    0.00   11.47 ^ _507_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   11.67 ^ _507_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _025_ (net)
                  0.11    0.00   11.67 ^ _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.67   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -11.67   data arrival time
-----------------------------------------------------------------------------
                                 37.79   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.24   10.61 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.30    0.00   10.61 v _419_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.02    0.76    0.55   11.16 ^ _419_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _154_ (net)
                  0.76    0.00   11.16 ^ _420_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.00    0.31    0.16   11.32 v _420_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _155_ (net)
                  0.31    0.00   11.32 v _421_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.25   11.57 ^ _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.28    0.00   11.57 ^ _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.57   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.32   49.43   library setup time
                                 49.43   data required time
-----------------------------------------------------------------------------
                                 49.43   data required time
                                -11.57   data arrival time
-----------------------------------------------------------------------------
                                 37.85   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _484_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.20   10.57 v _484_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _200_ (net)
                  0.28    0.00   10.57 v _485_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.48    0.26   10.83 ^ _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.48    0.00   10.83 ^ _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.83   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.36   49.39   library setup time
                                 49.39   data required time
-----------------------------------------------------------------------------
                                 49.39   data required time
                                -10.83   data arrival time
-----------------------------------------------------------------------------
                                 38.56   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _453_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.11    0.31   10.68 ^ _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.11    0.00   10.68 ^ _454_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.89 ^ _454_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _007_ (net)
                  0.11    0.00   10.89 ^ _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.89   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                 38.57   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _448_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.68 ^ _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.10    0.00   10.68 ^ _449_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.88 ^ _449_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _006_ (net)
                  0.11    0.00   10.88 ^ _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _489_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.68 ^ _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.10    0.00   10.68 ^ _490_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.88 ^ _490_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _021_ (net)
                  0.11    0.00   10.88 ^ _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _502_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.68 ^ _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.10    0.00   10.68 ^ _503_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.88 ^ _503_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _024_ (net)
                  0.11    0.00   10.88 ^ _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _436_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.68 ^ _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.10    0.00   10.68 ^ _437_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.88 ^ _437_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _004_ (net)
                  0.11    0.00   10.88 ^ _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _442_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.31   10.68 ^ _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.10    0.00   10.68 ^ _443_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.00    0.11    0.20   10.88 ^ _443_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _005_ (net)
                  0.11    0.00   10.88 ^ _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.88   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: comp_p (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     8    0.04    0.67    0.37   10.37 ^ comp_p (in)
                                         comp_p (net)
                  0.67    0.00   10.37 ^ _418_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.30    0.24   10.61 v _418_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _153_ (net)
                  0.30    0.00   10.61 v _425_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.23   10.84 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.28    0.00   10.84 ^ _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.84   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.32   49.43   library setup time
                                 49.43   data required time
-----------------------------------------------------------------------------
                                 49.43   data required time
                                -10.84   data arrival time
-----------------------------------------------------------------------------
                                 38.58   slack (MET)


Startpoint: start (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.00    0.13    0.05   10.05 ^ start (in)
                                         start (net)
                  0.13    0.00   10.05 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.22    0.11   10.16 v _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _131_ (net)
                  0.22    0.00   10.16 v _389_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.30    0.22   10.38 ^ _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.30    0.00   10.38 ^ _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.38   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.33   49.42   library setup time
                                 49.42   data required time
-----------------------------------------------------------------------------
                                 49.42   data required time
                                -10.38   data arrival time
-----------------------------------------------------------------------------
                                 39.04   slack (MET)


Startpoint: single_ended (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.00    0.13    0.05   10.05 ^ single_ended (in)
                                         single_ended (net)
                  0.13    0.00   10.05 ^ _496_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.22    0.11   10.16 v _496_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _209_ (net)
                  0.22    0.00   10.16 v _497_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.28    0.22   10.38 ^ _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.28    0.00   10.38 ^ _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.38   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.32   49.43   library setup time
                                 49.43   data required time
-----------------------------------------------------------------------------
                                 49.43   data required time
                                -10.38   data arrival time
-----------------------------------------------------------------------------
                                 39.04   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _457_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.40    0.00    3.32 v _458_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _008_ (net)
                  0.16    0.00    3.50 ^ _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _461_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.40    0.00    3.32 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _010_ (net)
                  0.16    0.00    3.50 ^ _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _463_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.40    0.00    3.32 v _464_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _011_ (net)
                  0.16    0.00    3.50 ^ _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _469_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.40    0.00    3.32 v _470_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _014_ (net)
                  0.16    0.00    3.50 ^ _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _471_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.40    0.00    3.32 v _472_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _015_ (net)
                  0.16    0.00    3.50 ^ _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _475_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.40    0.27    3.32 v _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.40    0.00    3.32 v _476_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.16    0.18    3.50 ^ _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _017_ (net)
                  0.16    0.00    3.50 ^ _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.50   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                 45.96   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _465_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.54    0.12    3.17 v _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.54    0.00    3.17 v _466_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.18    0.21    3.38 ^ _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _012_ (net)
                  0.18    0.00    3.38 ^ _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.38   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.38   data arrival time
-----------------------------------------------------------------------------
                                 46.07   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _467_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.25    0.12    3.17 v _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.25    0.00    3.17 v _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    3.35 ^ _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.18    0.00    3.35 ^ _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.35   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 46.10   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _473_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.25    0.12    3.17 v _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.25    0.00    3.17 v _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.18    0.17    3.35 ^ _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.18    0.00    3.35 ^ _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.35   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 46.10   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _455_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.01    0.38    0.32    2.38 ^ _455_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _183_ (net)
                  0.38    0.00    2.38 ^ _456_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.83    0.67    3.05 ^ _456_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _184_ (net)
                  0.83    0.00    3.05 ^ _459_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.25    0.12    3.17 v _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.25    0.00    3.17 v _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.17    0.17    3.35 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.17    0.00    3.35 ^ _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.35   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.30   49.45   library setup time
                                 49.45   data required time
-----------------------------------------------------------------------------
                                 49.45   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 46.10   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _409_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     8    0.03    1.06    0.71    2.16 ^ _409_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _147_ (net)
                  1.06    0.00    2.16 ^ _410_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.85    0.71    2.87 ^ _410_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _148_ (net)
                  0.85    0.00    2.87 ^ _477_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.00    0.33    0.14    3.00 v _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.33    0.00    3.00 v _478_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.00    0.14    0.16    3.16 ^ _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         _018_ (net)
                  0.14    0.00    3.16 ^ _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  3.16   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.29   49.46   library setup time
                                 49.46   data required time
-----------------------------------------------------------------------------
                                 49.46   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                 46.29   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     7    0.03    0.52    1.16    1.16 ^ _533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         single_ended_reg (net)
                  0.52    0.00    1.16 ^ _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.04    0.79    0.66    1.82 ^ _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _038_ (net)
                  0.79    0.00    1.82 ^ _392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.26    0.16    1.98 v _392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _134_ (net)
                  0.26    0.00    1.98 v _394_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.19    0.16    2.14 ^ _394_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _136_ (net)
                  0.19    0.00    2.14 ^ _397_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
     1    0.00    0.31    0.21    2.34 v _397_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_1)
                                         _139_ (net)
                  0.31    0.00    2.34 v _400_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.00    0.52    0.36    2.71 ^ _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.52    0.00    2.71 ^ _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.71   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.36   49.39   library setup time
                                 49.39   data required time
-----------------------------------------------------------------------------
                                 49.39   data required time
                                 -2.71   data arrival time
-----------------------------------------------------------------------------
                                 46.68   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _288_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05    0.49    0.61    2.06 v _288_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _075_ (net)
                  0.49    0.00    2.06 v _479_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.32    0.31    2.37 ^ _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.32    0.00    2.37 ^ _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.37   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.33   49.42   library setup time
                                 49.42   data required time
-----------------------------------------------------------------------------
                                 49.42   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                 47.05   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.50    1.15    1.15 ^ _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         state[1] (net)
                  0.50    0.00    1.15 ^ _243_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.35    0.30    1.45 v _243_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _043_ (net)
                  0.35    0.00    1.45 v _385_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     8    0.04    0.75    0.56    2.01 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _129_ (net)
                  0.75    0.00    2.01 ^ _386_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.17    2.17 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.27    0.00    2.17 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.17   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.17   49.58   library setup time
                                 49.58   data required time
-----------------------------------------------------------------------------
                                 49.58   data required time
                                 -2.17   data arrival time
-----------------------------------------------------------------------------
                                 47.40   slack (MET)



worst slack corner Typical: 13.1794
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
    29    0.21    3.45    2.01   12.01 ^ rst_z (in)
                                         rst_z (net)
                  3.45    0.00   12.01 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.01   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                                 49.75 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.91   48.84   library recovery time
                                 48.84   data required time
-----------------------------------------------------------------------------
                                 48.84   data required time
                                -12.01   data arrival time
-----------------------------------------------------------------------------
                                 36.83   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   25.00   25.00   clock clk (fall edge)
    29    0.10    0.27    0.16   25.16 v clk (in)
                                         clk (net)
                  0.27    0.00   25.16 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.07    2.31    1.41   26.57 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         en_comp (net)
                  2.31    0.00   26.57 ^ en_comp (out)
                                 26.57   data arrival time

                  0.15   50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (ideal)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.57   data arrival time
-----------------------------------------------------------------------------
                                 13.18   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================

max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
vss_n_o[10]                             3.00    4.12   -1.12 (VIOLATED)
_285_/ZN                                3.00    4.12   -1.12 (VIOLATED)
_371_/B                                 3.00    4.12   -1.12 (VIOLATED)
vss_n_o[2]                              3.00    3.89   -0.89 (VIOLATED)
_260_/ZN                                3.00    3.89   -0.89 (VIOLATED)
vss_n_o[3]                              3.00    3.89   -0.89 (VIOLATED)
_262_/ZN                                3.00    3.89   -0.89 (VIOLATED)
data[5]                                 3.00    3.89   -0.89 (VIOLATED)
_242_/ZN                                3.00    3.89   -0.89 (VIOLATED)
sample_o                                3.00    3.54   -0.54 (VIOLATED)
_404_/ZN                                3.00    3.54   -0.54 (VIOLATED)
rst_z                                   3.00    3.45   -0.45 (VIOLATED)
_405_/A1                                3.00    3.45   -0.45 (VIOLATED)
_508_/RN                                3.00    3.45   -0.45 (VIOLATED)
_509_/RN                                3.00    3.45   -0.45 (VIOLATED)
_510_/RN                                3.00    3.45   -0.45 (VIOLATED)
_511_/RN                                3.00    3.45   -0.45 (VIOLATED)
_512_/RN                                3.00    3.45   -0.45 (VIOLATED)
_513_/RN                                3.00    3.45   -0.45 (VIOLATED)
_514_/RN                                3.00    3.45   -0.45 (VIOLATED)
_515_/RN                                3.00    3.45   -0.45 (VIOLATED)
_516_/RN                                3.00    3.45   -0.45 (VIOLATED)
_517_/RN                                3.00    3.45   -0.45 (VIOLATED)
_518_/RN                                3.00    3.45   -0.45 (VIOLATED)
_519_/RN                                3.00    3.45   -0.45 (VIOLATED)
_520_/RN                                3.00    3.45   -0.45 (VIOLATED)
_521_/RN                                3.00    3.45   -0.45 (VIOLATED)
_522_/RN                                3.00    3.45   -0.45 (VIOLATED)
_523_/RN                                3.00    3.45   -0.45 (VIOLATED)
_524_/RN                                3.00    3.45   -0.45 (VIOLATED)
_525_/RN                                3.00    3.45   -0.45 (VIOLATED)
_526_/RN                                3.00    3.45   -0.45 (VIOLATED)
_527_/RN                                3.00    3.45   -0.45 (VIOLATED)
_528_/RN                                3.00    3.45   -0.45 (VIOLATED)
_529_/RN                                3.00    3.45   -0.45 (VIOLATED)
_530_/RN                                3.00    3.45   -0.45 (VIOLATED)
_531_/RN                                3.00    3.45   -0.45 (VIOLATED)
_532_/RN                                3.00    3.45   -0.45 (VIOLATED)
_533_/RN                                3.00    3.45   -0.45 (VIOLATED)
_534_/RN                                3.00    3.45   -0.45 (VIOLATED)
_535_/RN                                3.00    3.45   -0.45 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_z                                    10     29    -19 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_285_/ZN                                0.07    0.08   -0.00 (VIOLATED)


max slew violations count Typical: 41
max fanout violations count Typical: 1
max cap violations count Typical: 1

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 336 unannotated drivers.
 clk
 comp_p
 en_offset_cal
 en_vcm_sw_o_i
 rst_z
 single_ended
 start
 vcm_o_i[0]
 vcm_o_i[10]
 vcm_o_i[1]
 vcm_o_i[2]
 vcm_o_i[3]
 vcm_o_i[4]
 vcm_o_i[5]
 vcm_o_i[6]
 vcm_o_i[7]
 vcm_o_i[8]
 vcm_o_i[9]
 vin_n_sw_on
 vin_p_sw_on
 _220_/Z
 _221_/Z
 _222_/ZN
 _223_/ZN
 _224_/ZN
 _225_/ZN
 _226_/ZN
 _227_/ZN
 _228_/ZN
 _229_/ZN
 _230_/ZN
 _231_/ZN
 _232_/ZN
 _233_/ZN
 _234_/ZN
 _235_/ZN
 _236_/ZN
 _237_/Z
 _238_/Z
 _239_/Z
 _240_/ZN
 _241_/ZN
 _242_/ZN
 _243_/ZN
 _244_/Z
 _245_/ZN
 _246_/Z
 _247_/Z
 _248_/ZN
 _249_/ZN
 _250_/ZN
 _251_/ZN
 _252_/Z
 _253_/ZN
 _254_/ZN
 _255_/ZN
 _256_/Z
 _257_/ZN
 _258_/Z
 _259_/ZN
 _260_/ZN
 _261_/ZN
 _262_/ZN
 _263_/ZN
 _264_/ZN
 _265_/ZN
 _266_/ZN
 _267_/ZN
 _268_/ZN
 _269_/ZN
 _270_/ZN
 _271_/ZN
 _272_/ZN
 _273_/ZN
 _274_/ZN
 _275_/ZN
 _276_/Z
 _277_/ZN
 _278_/ZN
 _279_/Z
 _280_/ZN
 _281_/ZN
 _282_/Z
 _283_/ZN
 _284_/ZN
 _285_/ZN
 _286_/ZN
 _287_/Z
 _288_/Z
 _289_/ZN
 _290_/ZN
 _291_/ZN
 _292_/ZN
 _293_/Z
 _294_/Z
 _295_/ZN
 _296_/ZN
 _297_/ZN
 _298_/ZN
 _299_/ZN
 _300_/ZN
 _301_/ZN
 _302_/ZN
 _303_/ZN
 _304_/ZN
 _305_/ZN
 _306_/ZN
 _307_/ZN
 _308_/ZN
 _309_/ZN
 _310_/ZN
 _311_/ZN
 _312_/ZN
 _313_/ZN
 _314_/ZN
 _315_/ZN
 _316_/ZN
 _317_/Z
 _318_/Z
 _319_/ZN
 _320_/ZN
 _321_/ZN
 _322_/Z
 _323_/Z
 _324_/ZN
 _325_/ZN
 _326_/ZN
 _327_/ZN
 _328_/Z
 _329_/Z
 _330_/ZN
 _331_/ZN
 _332_/ZN
 _333_/ZN
 _334_/Z
 _335_/Z
 _336_/ZN
 _337_/ZN
 _338_/ZN
 _339_/Z
 _340_/Z
 _341_/ZN
 _342_/ZN
 _343_/ZN
 _344_/ZN
 _345_/ZN
 _346_/ZN
 _347_/ZN
 _348_/ZN
 _349_/ZN
 _350_/ZN
 _351_/ZN
 _352_/ZN
 _353_/ZN
 _354_/ZN
 _355_/ZN
 _356_/ZN
 _357_/ZN
 _358_/ZN
 _359_/ZN
 _360_/ZN
 _361_/ZN
 _362_/ZN
 _363_/ZN
 _364_/ZN
 _365_/ZN
 _366_/ZN
 _367_/ZN
 _368_/ZN
 _369_/ZN
 _370_/ZN
 _371_/ZN
 _372_/ZN
 _373_/Z
 _374_/ZN
 _375_/ZN
 _376_/ZN
 _377_/ZN
 _378_/ZN
 _379_/ZN
 _380_/ZN
 _381_/ZN
 _382_/ZN
 _383_/ZN
 _384_/ZN
 _385_/ZN
 _386_/ZN
 _387_/ZN
 _388_/ZN
 _389_/ZN
 _390_/ZN
 _391_/ZN
 _392_/ZN
 _393_/Z
 _394_/ZN
 _395_/ZN
 _396_/ZN
 _397_/ZN
 _398_/ZN
 _399_/ZN
 _400_/ZN
 _401_/ZN
 _402_/Z
 _403_/ZN
 _404_/ZN
 _405_/Z
 _406_/Z
 _407_/ZN
 _408_/ZN
 _409_/ZN
 _410_/Z
 _411_/ZN
 _412_/ZN
 _413_/Z
 _414_/Z
 _415_/ZN
 _416_/ZN
 _417_/ZN
 _418_/ZN
 _419_/ZN
 _420_/ZN
 _421_/ZN
 _422_/ZN
 _423_/ZN
 _424_/ZN
 _425_/ZN
 _426_/ZN
 _427_/ZN
 _428_/ZN
 _429_/Z
 _430_/Z
 _431_/ZN
 _432_/ZN
 _433_/ZN
 _434_/ZN
 _435_/ZN
 _436_/Z
 _437_/Z
 _438_/ZN
 _439_/ZN
 _440_/ZN
 _441_/ZN
 _442_/Z
 _443_/Z
 _444_/ZN
 _445_/ZN
 _446_/ZN
 _447_/ZN
 _448_/Z
 _449_/Z
 _450_/ZN
 _451_/ZN
 _452_/ZN
 _453_/Z
 _454_/Z
 _455_/ZN
 _456_/Z
 _457_/ZN
 _458_/ZN
 _459_/ZN
 _460_/ZN
 _461_/ZN
 _462_/ZN
 _463_/ZN
 _464_/ZN
 _465_/ZN
 _466_/ZN
 _467_/ZN
 _468_/ZN
 _469_/ZN
 _470_/ZN
 _471_/ZN
 _472_/ZN
 _473_/ZN
 _474_/ZN
 _475_/ZN
 _476_/ZN
 _477_/ZN
 _478_/ZN
 _479_/ZN
 _480_/ZN
 _481_/Z
 _482_/ZN
 _483_/ZN
 _484_/ZN
 _485_/ZN
 _486_/ZN
 _487_/ZN
 _488_/ZN
 _489_/Z
 _490_/Z
 _491_/ZN
 _492_/ZN
 _493_/ZN
 _494_/Z
 _495_/Z
 _496_/ZN
 _497_/ZN
 _498_/ZN
 _499_/ZN
 _500_/ZN
 _501_/ZN
 _502_/Z
 _503_/Z
 _504_/ZN
 _505_/ZN
 _506_/Z
 _507_/Z
 _508_/Q
 _509_/Q
 _510_/Q
 _511_/Q
 _512_/Q
 _513_/Q
 _514_/Q
 _515_/Q
 _516_/Q
 _517_/Q
 _518_/Q
 _519_/Q
 _520_/Q
 _521_/Q
 _522_/Q
 _523_/Q
 _524_/Q
 _525_/Q
 _526_/Q
 _527_/Q
 _528_/Q
 _529_/Q
 _530_/Q
 _531_/Q
 _532_/Q
 _533_/Q
 _534_/Q
 _535_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 41
max fanout violation count 1
max cap violation count 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.32e-04   5.70e-05   1.24e-08   4.89e-04  39.2%
Combinational          2.69e-04   4.78e-04   3.17e-08   7.47e-04  59.9%
Clock                  1.12e-06   1.00e-05   9.38e-11   1.12e-05   0.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.02e-04   5.45e-04   4.42e-08   1.25e-03 100.0%
                          56.3%      43.7%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   0.25 source latency _508_/CLK ^
  -0.23 target latency _508_/CLK ^
   0.25 clock uncertainty
   0.00 CRPR
--------------
   0.27 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 13.18

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.53
summary_report_end
check_nonpropagated_clocks
clk
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/runs/gf_run5/results/synthesis/state_machine.sdf'…
