;        .DAT sections
;==========================================================================
;
;  Built by GCBASIC converter
;  XC8 processor include for the chip shown below
;
; Microchip IDE version 6.05
; C:\Users\admin\.mchp_packs\index.idx
; C:\Users\admin\.mchp_packs\Microchip\ATmega_DFP\3.2.269\avrasm\inc\m3209def.inc
; avr chipdata.csv
; C:\Users\admin\.mchp_packs\Microchip\ATmega_DFP\3.2.269\edc\ATMEGA3209.PIC
; 
;
; Registers not processed: RTC_CMP,SREG,CPU_SPL, CPU_SPH 
; Bits not processed: CPU_RAMPZ
;==========================================================================
;==========================================================================
;
;       Register Definitions
;
;==========================================================================

;----- Register Files -----------------------------------------------------

[ChipData]
';All items in the ChipData section are available to user programs as constants
';The constants have the prefix of Chip: See the details below

'This constant is exposed as ChipWORDS
Prog=16384

'This constant is exposed as ChipEEPROM
EEPROM=256

'This constant is exposed as ChipRAM
RAM=4096

'This constant is exposed as ChipIO - sourced from `avr chipdata.csv`
I/O=41

'This constant is exposed as ChipADC - sourced from `avr chipdata.csv`
ADC=16

'This constant is exposed as ChipMhz
MaxMHz=20
'This constant is exposed with only the first parameter (if more than one)
IntOsc=20, 10, 5, 2.5, 1.25, 0.625, 0.3125, 3.3333333, 2, 1.6666667, 0.8333333, 0.4166667

'This constant is exposed as ChipPins - sourced from `avr chipdata.csv`
Pins=48

'This constant is exposed as ChipUSART - sourced from `avr chipdata.csv`
USART=4

'This constant is exposed as ChipFamily - sourced from `avr chipdata.csv`
Family=140

'This constant is exposed as ChipConfWords
ConfigWords=0

'This constant is exposed as ChipGPR
GPR=32

'This constant is exposed as ChipMaxAddress. This value is the maximum address of the internal SRAM.  SRAM is used for data storage and stack.
MaxAddress=16384

'This constant is exposed as ChipHardwareMult
HardwareMult=y

'This constant is exposed as ChipAVRFamily - sourced from `avr chipdata.csv`
AVRFamily=megaAVRSeries0

'This constant is exposed as ChipAVRGCC - sourced from `avr chipdata.csv`
AVRGCC=

'This constant is exposed as ChipAVRDX - sourced from `avr chipdata.csv`
AVRDX=1

'This constant is exposed as ChipNotTested - sourced from `avr chipdata.csv`
' NotTested is a numeric bitwise value
' 1 = Chip DAT file not tested and therefore no validated
' 2 = Chip DAT file has an [interrupt] section that is incomplete
NotTested=2

[Pointers]
'This section are the registers used by compilers
XL:26
XH:27
YL:28
YH:29
ZL:30
ZH:31

[Interrupts]
'For specific details of the interrupts see the microcontroller datasheet
'The first parameter is the GCBASIC identifier used in user code to expose the specific interrupt
; CRCSCAN interrupt vectors
	NMIfromCRC:CRCSCAN_NMI,2,,
; BOD interrupt vectors
	BOD_VLM:BOD_VLM,4,,
; RTC interrupt vectors
		RTC_CNT:RTC_CNT,6,,
		RTC_PIT:RTC_PIT,8,,
; CCL interrupt vectors
		CCL_CCL:CCL_CCL,10,,
; PORTA interrupt vectors
		PORTA_PORT:PORTA_PORT,12,,
; TCA0 interrupt vectors
		TCA0_LUNF:TCA0_LUNF,14,,
		TCA0_HUNF:TCA0_HUNF,16,,
		TCA0_CMP0:TCA0_CMP0,18,,
		TCA0_CMP1:TCA0_CMP1,20,,
		TCA0_CMP2:TCA0_CMP2,22,,
; TCB0 interrupt vectors
		TCB0_INT:TCB0_INT,24,,
; TCB1 interrupt vectors
		TCB1_INT:TCB1_INT,26,,
; TWI0 interrupt vectors
		TWI0_TWIS:TWI0_TWIS,28,,
		TWI0_TWIM:TWI0_TWIM,30,,
; SPI0 interrupt vectors
		SPI0_INT:SPI0_INT,32,,
; USART0 interrupt vectors
		USART0_RXC:USART0_RXC,34,,
		USART0_DRE:USART0_DRE,36,,
		USART0_TXC:USART0_TXC,38,,
; PORTD interrupt vectors
		PORTD_PORT:PORTD_PORT,40,,
; AC0 interrupt vectors
		AC0_AC:AC0_AC,42,,
; ADC0 interrupt vectors
		ADC0_RESRDY:ADC0_RESRDY,44,,
		ADC0_WCOMP:ADC0_WCOMP,46,,
; PORTC interrupt vectors
		PORTC_PORT:PORTC_PORT,48,,
; TCB2 interrupt vectors
		TCB2_INT:TCB2_INT,50,,
; USART1 interrupt vectors
		USART1_RXC:USART1_RXC,52,,
		USART1_DRE:USART1_DRE,54,,
		USART1_TXC:USART1_TXC,56,,
; PORTF interrupt vectors
		PORTF_PORT:PORTF_PORT,58,,
; NVMCTRL interrupt vectors
		NVMCTRL_EE:NVMCTRL_EE,60,,
; USART2 interrupt vectors
		USART2_RXC:USART2_RXC,62,,
		USART2_DRE:USART2_DRE,64,,
		USART2_TXC:USART2_TXC,66,,
; PORTB interrupt vectors
		PORTB_PORT:PORTB_PORT,68,,
; PORTE interrupt vectors
		PORTE_PORT:PORTE_PORT,70,,
; TCB3 interrupt vectors
		TCB3_INT:TCB3_INT,72,,
; USART3 interrupt vectors
		USART3_RXC:USART3_RXC,74,,
		USART3_DRE:USART3_DRE,76,,
		USART3_TXC:USART3_TXC,78,,

[AVRAlias]
  'This section is for the AVRDX support
  'The aliasing is megaAVR register = value = AVRDX register
  ' example:          ALIAS_PORTA_DIR = 0 = DDRA
  '
 'Format is Strict: 
  ' There must be two entries per alias, the order is not importand, the relatiionship as shown above is critical.
  ' The value is NOT a register address value. The value MUST be unique
  ' The assignment must be an equal sign `=`
   '
 'How does this all work?
  ' The compiler will look up a megaAVR register ( ignoring any register.bits), and, using the returned number, lookup the AVRDX alias.
  ' DDRA = 0, lookup the AVRDX alias of 0, returns ALIAS_PORTA_DIR
  ' the compiler strips off the `ALIAS_`PORTA_DIR prefix as the register to be used.
  '
 'A deeper dive.
  ' The compiler treats this list of AVRAlias(es) just like the [register] section of this file.
  ' The compiler loads these AVRAlias(es) but with the attribute of .ALIAS set (true).
  ' This means, using the example above, that DDRA is not a real register and it is has the .ALIAS attribute set. 
  ' So, the compiler knows that DDRA for this specific chip and all AVRDX chips that DDRA is actually to be transformed to an AVRDX set of instructiions.

'PortA
ALIAS_PORTA_DIR=0                                      ; 0000             
DDRA=0                                          ; 0000 alias
ALIAS_PORTA_OUT=1                                      ; 0001             
PORTA=1                                         ; 0001 alias         
ALIAS_PORTA_IN=2                                       ; 0002   
PINA=2                                          ; 0002 alias

'PortB
ALIAS_PORTB_DIR=4                                      ; 0004            
DDRB=4                                          ; 0004 alias
ALIAS_PORTB_OUT=5                                      ; 0005              
PORTB=5                                         ; 0005 alias
ALIAS_PORTB_IN=6                                       ; 0006
PINB=6                                          ; 0006 alias

'PortC
ALIAS_PORTC_DIR=8                                      ; 0008          
DDRC=8                                          ; 0008 alias
ALIAS_PORTC_OUT=9                                      ; 0009
PORTC=9                                         ; 0009 alias
ALIAS_PORTC_IN=10                                      ; 000A
PINC=10                                         ; 000A alias

'PortD
ALIAS_PORTD_DIR=11
DDRD=11
ALIAS_PORTD_OUT=12
PORTD=12
ALIAS_PORTD_IN=13
PIND=13

'PortE
ALIAS_PORTE_DIR=14
DDRE=14
ALIAS_PORTE_OUT=15
PORTE=15
ALIAS_PORTE_IN=16
PINE=16

'PortF
ALIAS_PORTF_DIR=17
DDRF=17
ALIAS_PORTF_OUT=18
PORTF=18
ALIAS_PORTF_IN=19
PINF=19

'Additional Aliases are required
ALIAS_CPU_SPL=61    
CPU_SPL=61    
ALIAS_CPU_SPH=62                                                                                     
CPU_SPH=62 
'Additional lock register alias
ALIAS_CPU_CCP=52                                  ; 0034
CPU_CCP=52                                        ; 0034
'Required register
SREG=63                                           ; 003F alias

[Registers]
'For specific details of the registers see the microcontroller datasheet
'The first parameter is the GCBASIC register name used in user code to expose the specific register
AC0_CTRLA,1664
AC0_MUXCTRLA,1666
AC0_DACREF,1668
AC0_INTCTRL,1670
AC0_STATUS,1671
ADC0_CTRLA,1536
ADC0_CTRLB,1537
ADC0_CTRLC,1538
ADC0_CTRLD,1539
ADC0_CTRLE,1540
ADC0_SAMPCTRL,1541
ADC0_MUXPOS,1542
ADC0_COMMAND,1544
ADC0_EVCTRL,1545
ADC0_INTCTRL,1546
ADC0_INTFLAGS,1547
ADC0_DBGCTRL,1548
ADC0_TEMP,1549
ADC0_RES,1552
ADC0_RESL,1552
ADC0_RESH,1553
ADC0_WINLT,1554
ADC0_WINLTL,1554
ADC0_WINLTH,1555
ADC0_WINHT,1556
ADC0_WINHTL,1556
ADC0_WINHTH,1557
ADC0_CALIB,1558
BOD_CTRLA,128
BOD_CTRLB,129
BOD_VLMCTRLA,136
BOD_INTCTRL,137
BOD_INTFLAGS,138
BOD_STATUS,139
CCL_CTRLA,448
CCL_SEQCTRL0,449
CCL_SEQCTRL1,450
CCL_INTCTRL0,453
CCL_INTFLAGS,455
CCL_LUT0CTRLA,456
CCL_LUT0CTRLB,457
CCL_LUT0CTRLC,458
CCL_TRUTH0,459
CCL_LUT1CTRLA,460
CCL_LUT1CTRLB,461
CCL_LUT1CTRLC,462
CCL_TRUTH1,463
CCL_LUT2CTRLA,464
CCL_LUT2CTRLB,465
CCL_LUT2CTRLC,466
CCL_TRUTH2,467
CCL_LUT3CTRLA,468
CCL_LUT3CTRLB,469
CCL_LUT3CTRLC,470
CCL_TRUTH3,471
CLKCTRL_MCLKCTRLA,96
CLKCTRL_MCLKCTRLB,97
CLKCTRL_MCLKLOCK,98
CLKCTRL_MCLKSTATUS,99
CLKCTRL_OSC20MCTRLA,112
CLKCTRL_OSC20MCALIBA,113
CLKCTRL_OSC20MCALIBB,114
CLKCTRL_OSC32KCTRLA,120
CLKCTRL_XOSC32KCTRLA,124
CPU_CCP,52
; .equ CPU_SPL = 0x003D                    ; Stack Pointer Low a duplicate or resevered register or ALIAS_
; .equ CPU_SPH = 0x003E                    ; Stack Pointer High a duplicate or resevered register or ALIAS_
CPU_SREG,63
CPUINT_CTRLA,272
CPUINT_STATUS,273
CPUINT_LVL0PRI,274
CPUINT_LVL1VEC,275
CRCSCAN_CTRLA,288
CRCSCAN_CTRLB,289
CRCSCAN_STATUS,290
EVSYS_STROBE,384
EVSYS_CHANNEL0,400
EVSYS_CHANNEL1,401
EVSYS_CHANNEL2,402
EVSYS_CHANNEL3,403
EVSYS_CHANNEL4,404
EVSYS_CHANNEL5,405
EVSYS_CHANNEL6,406
EVSYS_CHANNEL7,407
EVSYS_USERCCLLUT0A,416
EVSYS_USERCCLLUT0B,417
EVSYS_USERCCLLUT1A,418
EVSYS_USERCCLLUT1B,419
EVSYS_USERCCLLUT2A,420
EVSYS_USERCCLLUT2B,421
EVSYS_USERCCLLUT3A,422
EVSYS_USERCCLLUT3B,423
EVSYS_USERADC0,424
EVSYS_USEREVOUTA,425
EVSYS_USEREVOUTB,426
EVSYS_USEREVOUTC,427
EVSYS_USEREVOUTD,428
EVSYS_USEREVOUTE,429
EVSYS_USEREVOUTF,430
EVSYS_USERUSART0,431
EVSYS_USERUSART1,432
EVSYS_USERUSART2,433
EVSYS_USERUSART3,434
EVSYS_USERTCA0,435
EVSYS_USERTCB0,436
EVSYS_USERTCB1,437
EVSYS_USERTCB2,438
EVSYS_USERTCB3,439
FUSE_WDTCFG,4736
FUSE_BODCFG,4737
FUSE_OSCCFG,4738
FUSE_SYSCFG0,4741
FUSE_SYSCFG1,4742
FUSE_APPEND,4743
FUSE_BOOTEND,4744
GPIO_GPIOR0,28
GPIO_GPIOR1,29
GPIO_GPIOR2,30
GPIO_GPIOR3,31
LOCKBIT_LOCKBIT,4746
NVMCTRL_CTRLA,4096
NVMCTRL_CTRLB,4097
NVMCTRL_STATUS,4098
NVMCTRL_INTCTRL,4099
NVMCTRL_INTFLAGS,4100
NVMCTRL_DATA,4102
NVMCTRL_DATAL,4102
NVMCTRL_DATAH,4103
NVMCTRL_ADDR,4104
NVMCTRL_ADDRL,4104
NVMCTRL_ADDRH,4105
PORTA_DIR,1024
PORTA_DIRSET,1025
PORTA_DIRCLR,1026
PORTA_DIRTGL,1027
PORTA_OUT,1028
PORTA_OUTSET,1029
PORTA_OUTCLR,1030
PORTA_OUTTGL,1031
PORTA_IN,1032
PORTA_INTFLAGS,1033
PORTA_PORTCTRL,1034
PORTA_PIN0CTRL,1040
PORTA_PIN1CTRL,1041
PORTA_PIN2CTRL,1042
PORTA_PIN3CTRL,1043
PORTA_PIN4CTRL,1044
PORTA_PIN5CTRL,1045
PORTA_PIN6CTRL,1046
PORTA_PIN7CTRL,1047
PORTB_DIR,1056
PORTB_DIRSET,1057
PORTB_DIRCLR,1058
PORTB_DIRTGL,1059
PORTB_OUT,1060
PORTB_OUTSET,1061
PORTB_OUTCLR,1062
PORTB_OUTTGL,1063
PORTB_IN,1064
PORTB_INTFLAGS,1065
PORTB_PORTCTRL,1066
PORTB_PIN0CTRL,1072
PORTB_PIN1CTRL,1073
PORTB_PIN2CTRL,1074
PORTB_PIN3CTRL,1075
PORTB_PIN4CTRL,1076
PORTB_PIN5CTRL,1077
PORTB_PIN6CTRL,1078
PORTB_PIN7CTRL,1079
PORTC_DIR,1088
PORTC_DIRSET,1089
PORTC_DIRCLR,1090
PORTC_DIRTGL,1091
PORTC_OUT,1092
PORTC_OUTSET,1093
PORTC_OUTCLR,1094
PORTC_OUTTGL,1095
PORTC_IN,1096
PORTC_INTFLAGS,1097
PORTC_PORTCTRL,1098
PORTC_PIN0CTRL,1104
PORTC_PIN1CTRL,1105
PORTC_PIN2CTRL,1106
PORTC_PIN3CTRL,1107
PORTC_PIN4CTRL,1108
PORTC_PIN5CTRL,1109
PORTC_PIN6CTRL,1110
PORTC_PIN7CTRL,1111
PORTD_DIR,1120
PORTD_DIRSET,1121
PORTD_DIRCLR,1122
PORTD_DIRTGL,1123
PORTD_OUT,1124
PORTD_OUTSET,1125
PORTD_OUTCLR,1126
PORTD_OUTTGL,1127
PORTD_IN,1128
PORTD_INTFLAGS,1129
PORTD_PORTCTRL,1130
PORTD_PIN0CTRL,1136
PORTD_PIN1CTRL,1137
PORTD_PIN2CTRL,1138
PORTD_PIN3CTRL,1139
PORTD_PIN4CTRL,1140
PORTD_PIN5CTRL,1141
PORTD_PIN6CTRL,1142
PORTD_PIN7CTRL,1143
PORTE_DIR,1152
PORTE_DIRSET,1153
PORTE_DIRCLR,1154
PORTE_DIRTGL,1155
PORTE_OUT,1156
PORTE_OUTSET,1157
PORTE_OUTCLR,1158
PORTE_OUTTGL,1159
PORTE_IN,1160
PORTE_INTFLAGS,1161
PORTE_PORTCTRL,1162
PORTE_PIN0CTRL,1168
PORTE_PIN1CTRL,1169
PORTE_PIN2CTRL,1170
PORTE_PIN3CTRL,1171
PORTE_PIN4CTRL,1172
PORTE_PIN5CTRL,1173
PORTE_PIN6CTRL,1174
PORTE_PIN7CTRL,1175
PORTF_DIR,1184
PORTF_DIRSET,1185
PORTF_DIRCLR,1186
PORTF_DIRTGL,1187
PORTF_OUT,1188
PORTF_OUTSET,1189
PORTF_OUTCLR,1190
PORTF_OUTTGL,1191
PORTF_IN,1192
PORTF_INTFLAGS,1193
PORTF_PORTCTRL,1194
PORTF_PIN0CTRL,1200
PORTF_PIN1CTRL,1201
PORTF_PIN2CTRL,1202
PORTF_PIN3CTRL,1203
PORTF_PIN4CTRL,1204
PORTF_PIN5CTRL,1205
PORTF_PIN6CTRL,1206
PORTF_PIN7CTRL,1207
PORTMUX_EVSYSROUTEA,1504
PORTMUX_CCLROUTEA,1505
PORTMUX_USARTROUTEA,1506
PORTMUX_TWISPIROUTEA,1507
PORTMUX_TCAROUTEA,1508
PORTMUX_TCBROUTEA,1509
RSTCTRL_RSTFR,64
RSTCTRL_SWRR,65
RTC_CTRLA,320
RTC_STATUS,321
RTC_INTCTRL,322
RTC_INTFLAGS,323
RTC_TEMP,324
RTC_DBGCTRL,325
RTC_CALIB,326
RTC_CLKSEL,327
RTC_CNT,328
RTC_CNTL,328
RTC_CNTH,329
RTC_PER,330
RTC_PERL,330
RTC_PERH,331
; .equ RTC_CMP = 0x014C                    ; Compare a duplicate or resevered register or ALIAS_
; .equ RTC_CMPL = 0x014C                   ; Compare low byte a duplicate or resevered register or ALIAS_
; .equ RTC_CMPH = 0x014D                   ; Compare hi byte a duplicate or resevered register or ALIAS_
RTC_PITCTRLA,336
RTC_PITSTATUS,337
RTC_PITINTCTRL,338
RTC_PITINTFLAGS,339
RTC_PITDBGCTRL,341
SIGROW_DEVICEID0,4352
SIGROW_DEVICEID1,4353
SIGROW_DEVICEID2,4354
SIGROW_SERNUM0,4355
SIGROW_SERNUM1,4356
SIGROW_SERNUM2,4357
SIGROW_SERNUM3,4358
SIGROW_SERNUM4,4359
SIGROW_SERNUM5,4360
SIGROW_SERNUM6,4361
SIGROW_SERNUM7,4362
SIGROW_SERNUM8,4363
SIGROW_SERNUM9,4364
SIGROW_OSCCAL32K,4372
SIGROW_OSCCAL16M0,4376
SIGROW_OSCCAL16M1,4377
SIGROW_OSCCAL20M0,4378
SIGROW_OSCCAL20M1,4379
SIGROW_TEMPSENSE0,4384
SIGROW_TEMPSENSE1,4385
SIGROW_OSC16ERR3V,4386
SIGROW_OSC16ERR5V,4387
SIGROW_OSC20ERR3V,4388
SIGROW_OSC20ERR5V,4389
SIGROW_CHECKSUM1,4399
SLPCTRL_CTRLA,80
SPI0_CTRLA,2240
SPI0_CTRLB,2241
SPI0_INTCTRL,2242
SPI0_INTFLAGS,2243
SPI0_DATA,2244
SYSCFG_REVID,3841
SYSCFG_EXTBRK,3842
SYSCFG_OCDM,3864
SYSCFG_OCDMS,3865
TCA0_SINGLE_CTRLA,2560
TCA0_SPLIT_CTRLA,2560
TCA0_SINGLE_CTRLB,2561
TCA0_SPLIT_CTRLB,2561
TCA0_SINGLE_CTRLC,2562
TCA0_SPLIT_CTRLC,2562
TCA0_SINGLE_CTRLD,2563
TCA0_SPLIT_CTRLD,2563
TCA0_SINGLE_CTRLECLR,2564
TCA0_SPLIT_CTRLECLR,2564
TCA0_SINGLE_CTRLESET,2565
TCA0_SPLIT_CTRLESET,2565
TCA0_SINGLE_CTRLFCLR,2566
TCA0_SINGLE_CTRLFSET,2567
TCA0_SINGLE_EVCTRL,2569
TCA0_SINGLE_INTCTRL,2570
TCA0_SPLIT_INTCTRL,2570
TCA0_SINGLE_INTFLAGS,2571
TCA0_SPLIT_INTFLAGS,2571
TCA0_SINGLE_DBGCTRL,2574
TCA0_SPLIT_DBGCTRL,2574
TCA0_SINGLE_TEMP,2575
TCA0_SINGLE_CNT,2592
TCA0_SINGLE_CNTL,2592
TCA0_SINGLE_CNTH,2593
TCA0_SPLIT_LCNT,2592
TCA0_SPLIT_HCNT,2593
TCA0_SINGLE_PER,2598
TCA0_SINGLE_PERL,2598
TCA0_SINGLE_PERH,2599
TCA0_SPLIT_LPER,2598
TCA0_SPLIT_HPER,2599
TCA0_SINGLE_CMP0,2600
TCA0_SINGLE_CMP0L,2600
TCA0_SINGLE_CMP0H,2601
TCA0_SPLIT_LCMP0,2600
TCA0_SPLIT_HCMP0,2601
TCA0_SINGLE_CMP1,2602
TCA0_SINGLE_CMP1L,2602
TCA0_SINGLE_CMP1H,2603
TCA0_SPLIT_LCMP1,2602
TCA0_SPLIT_HCMP1,2603
TCA0_SINGLE_CMP2,2604
TCA0_SINGLE_CMP2L,2604
TCA0_SINGLE_CMP2H,2605
TCA0_SPLIT_LCMP2,2604
TCA0_SPLIT_HCMP2,2605
TCA0_SINGLE_PERBUF,2614
TCA0_SINGLE_PERBUFL,2614
TCA0_SINGLE_PERBUFH,2615
TCA0_SINGLE_CMP0BUF,2616
TCA0_SINGLE_CMP0BUFL,2616
TCA0_SINGLE_CMP0BUFH,2617
TCA0_SINGLE_CMP1BUF,2618
TCA0_SINGLE_CMP1BUFL,2618
TCA0_SINGLE_CMP1BUFH,2619
TCA0_SINGLE_CMP2BUF,2620
TCA0_SINGLE_CMP2BUFL,2620
TCA0_SINGLE_CMP2BUFH,2621
TCB0_CTRLA,2688
TCB0_CTRLB,2689
TCB0_EVCTRL,2692
TCB0_INTCTRL,2693
TCB0_INTFLAGS,2694
TCB0_STATUS,2695
TCB0_DBGCTRL,2696
TCB0_TEMP,2697
TCB0_CNT,2698
TCB0_CNTL,2698
TCB0_CNTH,2699
TCB0_CCMP,2700
TCB0_CCMPL,2700
TCB0_CCMPH,2701
TCB1_CTRLA,2704
TCB1_CTRLB,2705
TCB1_EVCTRL,2708
TCB1_INTCTRL,2709
TCB1_INTFLAGS,2710
TCB1_STATUS,2711
TCB1_DBGCTRL,2712
TCB1_TEMP,2713
TCB1_CNT,2714
TCB1_CNTL,2714
TCB1_CNTH,2715
TCB1_CCMP,2716
TCB1_CCMPL,2716
TCB1_CCMPH,2717
TCB2_CTRLA,2720
TCB2_CTRLB,2721
TCB2_EVCTRL,2724
TCB2_INTCTRL,2725
TCB2_INTFLAGS,2726
TCB2_STATUS,2727
TCB2_DBGCTRL,2728
TCB2_TEMP,2729
TCB2_CNT,2730
TCB2_CNTL,2730
TCB2_CNTH,2731
TCB2_CCMP,2732
TCB2_CCMPL,2732
TCB2_CCMPH,2733
TCB3_CTRLA,2736
TCB3_CTRLB,2737
TCB3_EVCTRL,2740
TCB3_INTCTRL,2741
TCB3_INTFLAGS,2742
TCB3_STATUS,2743
TCB3_DBGCTRL,2744
TCB3_TEMP,2745
TCB3_CNT,2746
TCB3_CNTL,2746
TCB3_CNTH,2747
TCB3_CCMP,2748
TCB3_CCMPL,2748
TCB3_CCMPH,2749
TWI0_CTRLA,2208
TWI0_DUALCTRL,2209
TWI0_DBGCTRL,2210
TWI0_MCTRLA,2211
TWI0_MCTRLB,2212
TWI0_MSTATUS,2213
TWI0_MBAUD,2214
TWI0_MADDR,2215
TWI0_MDATA,2216
TWI0_SCTRLA,2217
TWI0_SCTRLB,2218
TWI0_SSTATUS,2219
TWI0_SADDR,2220
TWI0_SDATA,2221
TWI0_SADDRMASK,2222
USART0_RXDATAL,2048
USART0_RXDATAH,2049
USART0_TXDATAL,2050
USART0_TXDATAH,2051
USART0_STATUS,2052
USART0_CTRLA,2053
USART0_CTRLB,2054
USART0_CTRLC,2055
USART0_BAUD,2056
USART0_BAUDL,2056
USART0_BAUDH,2057
USART0_CTRLD,2058
USART0_DBGCTRL,2059
USART0_EVCTRL,2060
USART0_TXPLCTRL,2061
USART0_RXPLCTRL,2062
USART1_RXDATAL,2080
USART1_RXDATAH,2081
USART1_TXDATAL,2082
USART1_TXDATAH,2083
USART1_STATUS,2084
USART1_CTRLA,2085
USART1_CTRLB,2086
USART1_CTRLC,2087
USART1_BAUD,2088
USART1_BAUDL,2088
USART1_BAUDH,2089
USART1_CTRLD,2090
USART1_DBGCTRL,2091
USART1_EVCTRL,2092
USART1_TXPLCTRL,2093
USART1_RXPLCTRL,2094
USART2_RXDATAL,2112
USART2_RXDATAH,2113
USART2_TXDATAL,2114
USART2_TXDATAH,2115
USART2_STATUS,2116
USART2_CTRLA,2117
USART2_CTRLB,2118
USART2_CTRLC,2119
USART2_BAUD,2120
USART2_BAUDL,2120
USART2_BAUDH,2121
USART2_CTRLD,2122
USART2_DBGCTRL,2123
USART2_EVCTRL,2124
USART2_TXPLCTRL,2125
USART2_RXPLCTRL,2126
USART3_RXDATAL,2144
USART3_RXDATAH,2145
USART3_TXDATAL,2146
USART3_TXDATAH,2147
USART3_STATUS,2148
USART3_CTRLA,2149
USART3_CTRLB,2150
USART3_CTRLC,2151
USART3_BAUD,2152
USART3_BAUDL,2152
USART3_BAUDH,2153
USART3_CTRLD,2154
USART3_DBGCTRL,2155
USART3_EVCTRL,2156
USART3_TXPLCTRL,2157
USART3_RXPLCTRL,2158
USERROW_USERROW0,4864
USERROW_USERROW1,4865
USERROW_USERROW2,4866
USERROW_USERROW3,4867
USERROW_USERROW4,4868
USERROW_USERROW5,4869
USERROW_USERROW6,4870
USERROW_USERROW7,4871
USERROW_USERROW8,4872
USERROW_USERROW9,4873
USERROW_USERROW10,4874
USERROW_USERROW11,4875
USERROW_USERROW12,4876
USERROW_USERROW13,4877
USERROW_USERROW14,4878
USERROW_USERROW15,4879
USERROW_USERROW16,4880
USERROW_USERROW17,4881
USERROW_USERROW18,4882
USERROW_USERROW19,4883
USERROW_USERROW20,4884
USERROW_USERROW21,4885
USERROW_USERROW22,4886
USERROW_USERROW23,4887
USERROW_USERROW24,4888
USERROW_USERROW25,4889
USERROW_USERROW26,4890
USERROW_USERROW27,4891
USERROW_USERROW28,4892
USERROW_USERROW29,4893
USERROW_USERROW30,4894
USERROW_USERROW31,4895
USERROW_USERROW32,4896
USERROW_USERROW33,4897
USERROW_USERROW34,4898
USERROW_USERROW35,4899
USERROW_USERROW36,4900
USERROW_USERROW37,4901
USERROW_USERROW38,4902
USERROW_USERROW39,4903
USERROW_USERROW40,4904
USERROW_USERROW41,4905
USERROW_USERROW42,4906
USERROW_USERROW43,4907
USERROW_USERROW44,4908
USERROW_USERROW45,4909
USERROW_USERROW46,4910
USERROW_USERROW47,4911
USERROW_USERROW48,4912
USERROW_USERROW49,4913
USERROW_USERROW50,4914
USERROW_USERROW51,4915
USERROW_USERROW52,4916
USERROW_USERROW53,4917
USERROW_USERROW54,4918
USERROW_USERROW55,4919
USERROW_USERROW56,4920
USERROW_USERROW57,4921
USERROW_USERROW58,4922
USERROW_USERROW59,4923
USERROW_USERROW60,4924
USERROW_USERROW61,4925
USERROW_USERROW62,4926
USERROW_USERROW63,4927
VPORTA_DIR,0
VPORTA_OUT,1
VPORTA_IN,2
VPORTA_INTFLAGS,3
VPORTB_DIR,4
VPORTB_OUT,5
VPORTB_IN,6
VPORTB_INTFLAGS,7
VPORTC_DIR,8
VPORTC_OUT,9
VPORTC_IN,10
VPORTC_INTFLAGS,11
VPORTD_DIR,12
VPORTD_OUT,13
VPORTD_IN,14
VPORTD_INTFLAGS,15
VPORTE_DIR,16
VPORTE_OUT,17
VPORTE_IN,18
VPORTE_INTFLAGS,19
VPORTF_DIR,20
VPORTF_OUT,21
VPORTF_IN,22
VPORTF_INTFLAGS,23
VREF_CTRLA,160
VREF_CTRLB,161
WDT_CTRLA,256
WDT_STATUS,257

[Bits]
'For details of the bits (relative to a register in terms of registerbits) see the microcontroller datasheet
'The first parameter is the GCBASIC bit name used in user code to expose the specific registerbit
AC_ENABLE,AC,0			'  Enable bit position
AC_LPMODE,AC,3			'  Low Power Mode bit position
AC_OUTEN,AC,6			'  Output Buffer Enable bit position
AC_RUNSTDBY,AC,7			'  Run in Standby Mode bit position
AC_INVERT,AC,7			'  Invert AC Output bit position
AC_CMP,AC,0			'  Analog Comparator 0 Interrupt Enable bit position
AC_STATE,AC,4			'  Analog Comparator State bit position
ADC_ENABLE,ADC,0			'  ADC Enable bit position
ADC_FREERUN,ADC,1			'  ADC Freerun mode bit position
ADC_RESSEL,ADC,2			'  ADC Resolution bit position
ADC_RUNSTBY,ADC,7			'  Run standby mode bit position
ADC_SAMPCAP,ADC,6			'  Sample Capacitance Selection bit position
ADC_ASDV,ADC,4			'  Automatic Sampling Delay Variation bit position
ADC_STCONV,ADC,0			'  Start Conversion Operation bit position
ADC_STARTEI,ADC,0			'  Start Event Input Enable bit position
ADC_RESRDY,ADC,0			'  Result Ready Interrupt Enable bit position
ADC_WCMP,ADC,1			'  Window Comparator Interrupt Enable bit position
ADC_DBGRUN,ADC,0			'  Debug run bit position
ADC_DUTYCYC,ADC,0			'  Duty Cycle bit position
BOD_SAMPFREQ,BOD,4			'  Sample frequency bit position
BOD_VLMIE,BOD,0			'  voltage level monitor interrrupt enable bit position
BOD_VLMIF,BOD,0			'  Voltage level monitor interrupt flag bit position
BOD_VLMS,BOD,0			'  Voltage level monitor status bit position
CCL_ENABLE,CCL,0			'  Enable bit position
CCL_RUNSTDBY,CCL,6			'  Run in Standby bit position
CCL_OUTEN,CCL,6			'  Output Enable bit position
CCL_EDGEDET,CCL,7			'  Edge Detection Enable bit position
CLKCTRL_CLKOUT,CLKCTRL,7			'  System clock out bit position
CLKCTRL_PEN,CLKCTRL,0			'  Prescaler enable bit position
CLKCTRL_LOCKEN,CLKCTRL,0			'  Lock enable bit position
CLKCTRL_SOSC,CLKCTRL,0			'  System Oscillator changing bit position
CLKCTRL_OSC20MS,CLKCTRL,4			'  20MHz oscillator status bit position
CLKCTRL_OSC32KS,CLKCTRL,5			'  32KHz oscillator status bit position
CLKCTRL_XOSC32KS,CLKCTRL,6			'  32.768 kHz Crystal Oscillator status bit position
CLKCTRL_EXTS,CLKCTRL,7			'  External Clock status bit position
CLKCTRL_RUNSTDBY,CLKCTRL,1			'  Run standby bit position
CLKCTRL_LOCK,CLKCTRL,7			'  Lock bit position
CLKCTRL_ENABLE,CLKCTRL,0			'  Enable bit position
CLKCTRL_SEL,CLKCTRL,2			'  Select bit position
CPU_C,CPU,0			'  Carry Flag bit position
CPU_Z,CPU,1			'  Zero Flag bit position
CPU_N,CPU,2			'  Negative Flag bit position
CPU_V,CPU,3			'  Two's Complement Overflow Flag bit position
CPU_S,CPU,4			'  N Exclusive Or V Flag bit position
CPU_H,CPU,5			'  Half Carry Flag bit position
CPU_T,CPU,6			'  Transfer Bit bit position
CPU_I,CPU,7			'  Global Interrupt Enable Flag bit position
CPUINT_LVL0RR,CPUINT,0			'  Round-robin Scheduling Enable bit position
CPUINT_CVT,CPUINT,5			'  Compact Vector Table bit position
CPUINT_IVSEL,CPUINT,6			'  Interrupt Vector Select bit position
CPUINT_LVL0EX,CPUINT,0			'  Level 0 Interrupt Executing bit position
CPUINT_LVL1EX,CPUINT,1			'  Level 1 Interrupt Executing bit position
CPUINT_NMIEX,CPUINT,7			'  Non-maskable Interrupt Executing bit position
CRCSCAN_ENABLE,CRCSCAN,0			'  Enable CRC scan bit position
CRCSCAN_NMIEN,CRCSCAN,1			'  Enable NMI Trigger bit position
CRCSCAN_RESET,CRCSCAN,7			'  Reset CRC scan bit position
CRCSCAN_BUSY,CRCSCAN,0			'  CRC Busy bit position
CRCSCAN_OK,CRCSCAN,1			'  CRC Ok bit position
FUSE_SAMPFREQ,FUSE,4			'  BOD Sample Frequency bit position
FUSE_OSCLOCK,FUSE,7			'  Oscillator Lock bit position
FUSE_EESAVE,FUSE,0			'  EEPROM Save bit position
FUSE_RSTPINCFG,FUSE,3			'  Reset Pin Configuration bit position
NVMCTRL_APCWP,NVMCTRL,0			'  Application code write protect bit position
NVMCTRL_BOOTLOCK,NVMCTRL,1			'  Boot Lock bit position
NVMCTRL_FBUSY,NVMCTRL,0			'  Flash busy bit position
NVMCTRL_EEBUSY,NVMCTRL,1			'  EEPROM busy bit position
NVMCTRL_WRERROR,NVMCTRL,2			'  Write error bit position
NVMCTRL_EEREADY,NVMCTRL,0			'  EEPROM Ready bit position
PORT_SRL,PORT,0			'  Slew Rate Limit Enable bit position
PORT_PULLUPEN,PORT,3			'  Pullup enable bit position
PORT_INVEN,PORT,7			'  Inverted I/O Enable bit position
PORTMUX_EVOUTA,PORTMUX,0			'  Event Output A bit position
PORTMUX_EVOUTB,PORTMUX,1			'  Event Output B bit position
PORTMUX_EVOUTC,PORTMUX,2			'  Event Output C bit position
PORTMUX_EVOUTD,PORTMUX,3			'  Event Output D bit position
PORTMUX_EVOUTE,PORTMUX,4			'  Event Output E bit position
PORTMUX_EVOUTF,PORTMUX,5			'  Event Output F bit position
PORTMUX_LUT0,PORTMUX,0			'  CCL LUT0 bit position
PORTMUX_LUT1,PORTMUX,1			'  CCL LUT1 bit position
PORTMUX_LUT2,PORTMUX,2			'  CCL LUT2 bit position
PORTMUX_LUT3,PORTMUX,3			'  CCL LUT3 bit position
PORTMUX_TCB0,PORTMUX,0			'  Port Multiplexer TCB0 bit position
PORTMUX_TCB1,PORTMUX,1			'  Port Multiplexer TCB1 bit position
PORTMUX_TCB2,PORTMUX,2			'  Port Multiplexer TCB2 bit position
PORTMUX_TCB3,PORTMUX,3			'  Port Multiplexer TCB3 bit position
RSTCTRL_PORF,RSTCTRL,0			'  Power on Reset flag bit position
RSTCTRL_BORF,RSTCTRL,1			'  Brown out detector Reset flag bit position
RSTCTRL_EXTRF,RSTCTRL,2			'  External Reset flag bit position
RSTCTRL_WDRF,RSTCTRL,3			'  Watch dog Reset flag bit position
RSTCTRL_SWRF,RSTCTRL,4			'  Software Reset flag bit position
RSTCTRL_UPDIRF,RSTCTRL,5			'  UPDI Reset flag bit position
RSTCTRL_SWRE,RSTCTRL,0			'  Software reset enable bit position
RTC_RTCEN,RTC,0			'  Enable bit position
RTC_CORREN,RTC,2			'  Correction enable bit position
RTC_RUNSTDBY,RTC,7			'  Run In Standby bit position
RTC_CTRLABUSY,RTC,0			'  CTRLA Synchronization Busy Flag bit position
RTC_CNTBUSY,RTC,1			'  Count Synchronization Busy Flag bit position
RTC_PERBUSY,RTC,2			'  Period Synchronization Busy Flag bit position
RTC_CMPBUSY,RTC,3			'  Comparator Synchronization Busy Flag bit position
RTC_OVF,RTC,0			'  Overflow Interrupt enable bit position
RTC_CMP,RTC,1			'  Compare Match Interrupt enable bit position
RTC_DBGRUN,RTC,0			'  Run in debug bit position
RTC_SIGN,RTC,7			'  Error Correction Sign Bit bit position
RTC_PITEN,RTC,0			'  Enable bit position
RTC_CTRLBUSY,RTC,0			'  CTRLA Synchronization Busy Flag bit position
RTC_PI,RTC,0			'  Periodic Interrupt bit position
SLPCTRL_SEN,SLPCTRL,0			'  Sleep enable bit position
SPI_ENABLE,SPI,0			'  Enable Module bit position
SPI_CLK2X,SPI,4			'  Enable Double Speed bit position
SPI_MASTER,SPI,5			'  Host Operation Enable bit position
SPI_DORD,SPI,6			'  Data Order Setting bit position
SPI_SSD,SPI,2			'  Client Select Disable bit position
SPI_BUFWR,SPI,6			'  Buffer Write Mode bit position
SPI_BUFEN,SPI,7			'  Buffer Mode Enable bit position
SPI_IE,SPI,0			'  Interrupt Enable bit position
SPI_SSIE,SPI,4			'  Client Select Trigger Interrupt Enable bit position
SPI_DREIE,SPI,5			'  Data Register Empty Interrupt Enable bit position
SPI_TXCIE,SPI,6			'  Transfer Complete Interrupt Enable bit position
SPI_RXCIE,SPI,7			'  Receive Complete Interrupt Enable bit position
SPI_BUFOVF,SPI,0			'  Buffer Overflow bit position
SPI_SSIF,SPI,4			'  Client Select Trigger Interrupt Flag bit position
SPI_DREIF,SPI,5			'  Data Register Empty Interrupt Flag bit position
SPI_TXCIF,SPI,6			'  Transfer Complete Interrupt Flag bit position
SPI_WRCOL,SPI,6			'  Write Collision bit position
SPI_RXCIF,SPI,7			'  Receive Complete Interrupt Flag bit position
SPI_IF,SPI,7			'  Interrupt Flag bit position
SYSCFG_ENEXTBRK,SYSCFG,0			'  External break enable bit position
SYSCFG_OCDMR,SYSCFG,0			'  OCD Message Read bit position
TCA_SINGLE_ENABLE,TCA,0			'  Module Enable bit position
TCA_SINGLE_ALUPD,TCA,3			'  Auto Lock Update bit position
TCA_SINGLE_CMP0EN,TCA,4			'  Compare 0 Enable bit position
TCA_SINGLE_CMP1EN,TCA,5			'  Compare 1 Enable bit position
TCA_SINGLE_CMP2EN,TCA,6			'  Compare 2 Enable bit position
TCA_SINGLE_CMP0OV,TCA,0			'  Compare 0 Waveform Output Value bit position
TCA_SINGLE_CMP1OV,TCA,1			'  Compare 1 Waveform Output Value bit position
TCA_SINGLE_CMP2OV,TCA,2			'  Compare 2 Waveform Output Value bit position
TCA_SINGLE_SPLITM,TCA,0			'  Split Mode Enable bit position
TCA_SINGLE_DIR,TCA,0			'  Direction bit position
TCA_SINGLE_LUPD,TCA,1			'  Lock Update bit position
TCA_SINGLE_PERBV,TCA,0			'  Period Buffer Valid bit position
TCA_SINGLE_CMP0BV,TCA,1			'  Compare 0 Buffer Valid bit position
TCA_SINGLE_CMP1BV,TCA,2			'  Compare 1 Buffer Valid bit position
TCA_SINGLE_CMP2BV,TCA,3			'  Compare 2 Buffer Valid bit position
TCA_SINGLE_CNTEI,TCA,0			'  Count on Event Input bit position
TCA_SINGLE_OVF,TCA,0			'  Overflow Interrupt bit position
TCA_SINGLE_CMP0,TCA,4			'  Compare 0 Interrupt bit position
TCA_SINGLE_CMP1,TCA,5			'  Compare 1 Interrupt bit position
TCA_SINGLE_CMP2,TCA,6			'  Compare 2 Interrupt bit position
TCA_SINGLE_DBGRUN,TCA,0			'  Debug Run bit position
TCA_SPLIT_ENABLE,for CTRLA already defined,0			'  Module Enable bit position
TCA_SPLIT_LCMP0EN,TCA,0			'  Low Compare 0 Enable bit position
TCA_SPLIT_LCMP1EN,TCA,1			'  Low Compare 1 Enable bit position
TCA_SPLIT_LCMP2EN,TCA,2			'  Low Compare 2 Enable bit position
TCA_SPLIT_HCMP0EN,TCA,4			'  High Compare 0 Enable bit position
TCA_SPLIT_HCMP1EN,TCA,5			'  High Compare 1 Enable bit position
TCA_SPLIT_HCMP2EN,TCA,6			'  High Compare 2 Enable bit position
TCA_SPLIT_LCMP0OV,TCA,0			'  Low Compare 0 Output Value bit position
TCA_SPLIT_LCMP1OV,TCA,1			'  Low Compare 1 Output Value bit position
TCA_SPLIT_LCMP2OV,TCA,2			'  Low Compare 2 Output Value bit position
TCA_SPLIT_HCMP0OV,TCA,4			'  High Compare 0 Output Value bit position
TCA_SPLIT_HCMP1OV,TCA,5			'  High Compare 1 Output Value bit position
TCA_SPLIT_HCMP2OV,TCA,6			'  High Compare 2 Output Value bit position
TCA_SPLIT_SPLITM,TCA,0			'  Split Mode Enable bit position
TCA_SPLIT_LUNF,TCA,0			'  Low Underflow Interrupt Enable bit position
TCA_SPLIT_HUNF,TCA,1			'  High Underflow Interrupt Enable bit position
TCA_SPLIT_LCMP0,TCA,4			'  Low Compare 0 Interrupt Enable bit position
TCA_SPLIT_LCMP1,TCA,5			'  Low Compare 1 Interrupt Enable bit position
TCA_SPLIT_LCMP2,TCA,6			'  Low Compare 2 Interrupt Enable bit position
TCA_SPLIT_DBGRUN,TCA,0			'  Debug Run bit position
TCB_ENABLE,TCB,0			'  Enable bit position
TCB_SYNCUPD,TCB,4			'  Synchronize Update bit position
TCB_RUNSTDBY,TCB,6			'  Run Standby bit position
TCB_CCMPEN,TCB,4			'  Pin Output Enable bit position
TCB_CCMPINIT,TCB,5			'  Pin Initial State bit position
TCB_ASYNC,TCB,6			'  Asynchronous Enable bit position
TCB_CAPTEI,TCB,0			'  Event Input Enable bit position
TCB_EDGE,TCB,4			'  Event Edge bit position
TCB_FILTER,TCB,6			'  Input Capture Noise Cancellation Filter bit position
TCB_CAPT,TCB,0			'  Capture or Timeout bit position
TCB_RUN,TCB,0			'  Run bit position
TCB_DBGRUN,TCB,0			'  Debug Run bit position
TWI_FMPEN,TWI,1			'  FM Plus Enable bit position
TWI_SDASETUP,TWI,4			'  SDA Setup Time bit position
TWI_ENABLE,TWI,0			'  Dual Control Enable bit position
TWI_DBGRUN,TWI,0			'  Debug Run bit position
TWI_SMEN,TWI,1			'  Smart Mode Enable bit position
TWI_QCEN,TWI,4			'  Quick Command Enable bit position
TWI_WIEN,TWI,6			'  Write Interrupt Enable bit position
TWI_RIEN,TWI,7			'  Read Interrupt Enable bit position
TWI_ACKACT,TWI,2			'  Acknowledge Action bit position
TWI_FLUSH,TWI,3			'  Flush bit position
TWI_BUSERR,TWI,2			'  Bus Error bit position
TWI_ARBLOST,TWI,3			'  Arbitration Lost bit position
TWI_RXACK,TWI,4			'  Received Acknowledge bit position
TWI_CLKHOLD,TWI,5			'  Clock Hold bit position
TWI_WIF,TWI,6			'  Write Interrupt Flag bit position
TWI_RIF,TWI,7			'  Read Interrupt Flag bit position
TWI_PMEN,TWI,2			'  Promiscuous Mode Enable bit position
TWI_PIEN,TWI,5			'  Stop Interrupt Enable bit position
TWI_APIEN,TWI,6			'  Address/Stop Interrupt Enable bit position
TWI_DIEN,TWI,7			'  Data Interrupt Enable bit position
TWI_AP,TWI,0			'  Client Address or Stop bit position
TWI_DIR,TWI,1			'  Read/Write Direction bit position
TWI_COLL,TWI,3			'  Collision bit position
TWI_APIF,TWI,6			'  Address/Stop Interrupt Flag bit position
TWI_DIF,TWI,7			'  Data Interrupt Flag bit position
TWI_ADDREN,TWI,0			'  Address Enable bit position
USART_DATA8,USART,0			'  Receiver Data Register bit position
USART_PERR,USART,1			'  Parity Error bit position
USART_FERR,USART,2			'  Frame Error bit position
USART_BUFOVF,USART,6			'  Buffer Overflow bit position
USART_RXCIF,USART,7			'  Receive Complete Interrupt Flag bit position
USART_WFB,USART,0			'  Wait For Break bit position
USART_BDF,USART,1			'  Break Detected Flag bit position
USART_ISFIF,USART,3			'  Inconsistent Sync Field Interrupt Flag bit position
USART_RXSIF,USART,4			'  Receive Start Interrupt bit position
USART_DREIF,USART,5			'  Data Register Empty Flag bit position
USART_TXCIF,USART,6			'  Transmit Interrupt Flag bit position
USART_ABEIE,USART,2			'  Auto-baud Error Interrupt Enable bit position
USART_LBME,USART,3			'  Loop-back Mode Enable bit position
USART_RXSIE,USART,4			'  Receiver Start Frame Interrupt Enable bit position
USART_DREIE,USART,5			'  Data Register Empty Interrupt Enable bit position
USART_TXCIE,USART,6			'  Transmit Complete Interrupt Enable bit position
USART_RXCIE,USART,7			'  Receive Complete Interrupt Enable bit position
USART_MPCM,USART,0			'  Multi-processor Communication Mode bit position
USART_ODME,USART,3			'  Open Drain Mode Enable bit position
USART_SFDEN,USART,4			'  Start Frame Detection Enable bit position
USART_TXEN,USART,6			'  Transmitter Enable bit position
USART_RXEN,USART,7			'  Reciever enable bit position
USART_UCPHA,USART,1			'  SPI Host Mode, Clock Phase bit position
USART_UDORD,USART,2			'  SPI Host Mode, Data Order bit position
USART_SBMODE,USART,3			'  Stop Bit Mode bit position
USART_DBGRUN,USART,0			'  Debug Run bit position
USART_IREI,USART,0			'  IrDA Event Input Enable bit position
VREF_AC0REFEN,VREF,0			'  AC0 DACREF reference enable bit position
VREF_ADC0REFEN,VREF,1			'  ADC0 reference enable bit position
WDT_SYNCBUSY,WDT,0			'  Syncronization busy bit position
WDT_LOCK,WDT,7			'  Lock enable bit position

[FreeRAM]
'This is the extent of the RAM.  Inclusive of start and end address
3000:4000

[ConfigOps]
NoConfig-PRG

[Config]
NoConfig-PRG
