$date
	Thu Feb 23 09:02:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#2
1"
#4
0"
#6
1"
#8
0"
#10
1$
1"
#12
0"
#14
0!
1"
#16
0"
#18
1"
#20
0"
#22
1"
#24
0"
#26
1"
#28
0"
#30
0$
1#
1"
#32
0"
#34
1!
1"
#36
0"
#38
1"
#40
0"
#42
1"
#44
0"
#46
1"
#48
0"
#50
1"
#52
0"
#54
1"
#56
0"
#58
1"
#60
1$
0"
#62
0!
1"
#64
0"
#66
1!
1"
#68
0"
#70
0!
1"
#72
0"
#74
1!
1"
#76
0"
#78
0!
1"
#80
0"
#82
1!
1"
#84
0"
#86
0!
1"
#88
0"
#90
1!
1"
#92
0"
#94
0!
1"
#96
0"
#98
1!
1"
#100
0"
#102
0!
1"
#104
0"
#106
1!
1"
#108
0"
#110
0!
1"
#112
0"
#114
1!
1"
#116
0"
#118
0!
1"
#120
0"
#122
1!
1"
#124
0"
#126
0!
1"
#128
0"
#130
1!
1"
#132
0"
#134
0!
1"
#136
0"
#138
1!
1"
#140
0"
#142
0!
1"
#144
0"
#146
1!
1"
#148
0"
#150
0!
1"
#152
0"
#154
1!
1"
#156
0"
#158
0!
1"
#160
0"
#162
1!
1"
#164
0"
#166
0!
1"
#168
0"
#170
1!
1"
#172
0"
#174
0!
1"
#176
0"
#178
1!
1"
#180
0"
#182
0!
1"
#184
0"
#186
1!
1"
#188
0"
#190
0!
1"
#192
0"
#194
1!
1"
#196
0"
#198
0!
1"
#200
0"
#202
1!
1"
#204
0"
#206
0!
1"
#208
0"
#210
1!
1"
#212
0"
#214
0!
1"
#216
0"
#218
1!
1"
#220
0"
#222
0!
1"
#224
0"
#226
1!
1"
#228
0"
#230
0!
1"
#232
0"
#234
1!
1"
#236
0"
#238
0!
1"
#240
0"
#242
1!
1"
#244
0"
#246
0!
1"
#248
0"
#250
1!
1"
#252
0"
#254
0!
1"
#256
0"
#258
1!
1"
#260
0"
