// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "07/16/2019 12:48:02"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module multiplePortRegister (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk_clk,
	q1_export,
	q2_export,
	resetn_reset_n);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk_clk;
output 	[15:0] q1_export;
output 	[15:0] q2_export;
input 	resetn_reset_n;

// Design Ports Information
// q1_export[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[1]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[2]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[3]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[4]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[5]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[6]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[7]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[8]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[9]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[10]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[11]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[12]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[13]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[14]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q1_export[15]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[0]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[1]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[3]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[4]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[5]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[6]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[7]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[8]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[9]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[10]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[11]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[12]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[13]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[14]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q2_export[15]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_clk	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn_reset_n	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_clk~input_o ;
wire \clk_clk~inputCLKENA0_outclk ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \resetn_reset_n~input_o ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \rst_controller|r_sync_rst_chain~1_combout ;
wire \rst_controller|r_sync_rst_chain~0_combout ;
wire \rst_controller|WideOr0~0_combout ;
wire \rst_controller|r_sync_rst~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ;
wire \nios2_gen2_0|cpu|i_read_nxt~0_combout ;
wire \nios2_gen2_0|cpu|i_read~q ;
wire \nios2_gen2_0|cpu|F_valid~0_combout ;
wire \nios2_gen2_0|cpu|D_valid~q ;
wire \nios2_gen2_0|cpu|R_valid~q ;
wire \nios2_gen2_0|cpu|E_new_inst~q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|always2~0_combout ;
wire \rst_controller|r_early_rst~q ;
wire \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~4_combout ;
wire \nios2_gen2_0|cpu|Equal0~7_combout ;
wire \nios2_gen2_0|cpu|Equal0~8_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ;
wire \nios2_gen2_0|cpu|Equal62~10_combout ;
wire \nios2_gen2_0|cpu|Equal62~9_combout ;
wire \nios2_gen2_0|cpu|Equal0~11_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \nios2_gen2_0|cpu|Equal62~8_combout ;
wire \nios2_gen2_0|cpu|Equal62~7_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \nios2_gen2_0|cpu|Equal62~15_combout ;
wire \nios2_gen2_0|cpu|Equal62~16_combout ;
wire \nios2_gen2_0|cpu|Equal62~11_combout ;
wire \nios2_gen2_0|cpu|Equal62~13_combout ;
wire \nios2_gen2_0|cpu|Equal62~12_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \nios2_gen2_0|cpu|Equal0~10_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_exception~5_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_exception~6_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_exception~1_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ;
wire \nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|update_grant~1_combout ;
wire \mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|packet_in_progress~q ;
wire \nios2_gen2_0|cpu|d_write~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder_combout ;
wire \nios2_gen2_0|cpu|D_op_bret~combout ;
wire \nios2_gen2_0|cpu|hbreak_enabled~0_combout ;
wire \nios2_gen2_0|cpu|hbreak_enabled~q ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~17_sumout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~9_sumout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~21_sumout ;
wire \nios2_gen2_0|cpu|Add0~58 ;
wire \nios2_gen2_0|cpu|Add0~62 ;
wire \nios2_gen2_0|cpu|Add0~45_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~9_combout ;
wire \nios2_gen2_0|cpu|Add0~46 ;
wire \nios2_gen2_0|cpu|Add0~41_sumout ;
wire \nios2_gen2_0|cpu|E_src2[5]~feeder_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \nios2_gen2_0|cpu|E_src2[5]~0_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ;
wire \nios2_gen2_0|cpu|R_src2_use_imm~1_combout ;
wire \nios2_gen2_0|cpu|R_src2_use_imm~5_combout ;
wire \nios2_gen2_0|cpu|R_src2_use_imm~0_combout ;
wire \nios2_gen2_0|cpu|R_src2_use_imm~q ;
wire \nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ;
wire \nios2_gen2_0|cpu|Equal62~4_combout ;
wire \nios2_gen2_0|cpu|D_op_rdctl~combout ;
wire \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|Equal62~5_combout ;
wire \nios2_gen2_0|cpu|Equal0~1_combout ;
wire \nios2_gen2_0|cpu|Equal0~5_combout ;
wire \nios2_gen2_0|cpu|Equal0~6_combout ;
wire \nios2_gen2_0|cpu|Equal0~4_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \nios2_gen2_0|cpu|Equal62~6_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_br_cmp~q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~2_combout ;
wire \nios2_gen2_0|cpu|Equal62~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ;
wire \nios2_gen2_0|cpu|R_ctrl_rot_right~q ;
wire \nios2_gen2_0|cpu|Equal62~2_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ;
wire \nios2_gen2_0|cpu|Equal62~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_shift_logical~q ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~27_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~25_sumout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ;
wire \nios2_gen2_0|cpu|E_alu_result~1_combout ;
wire \nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|Add0~42 ;
wire \nios2_gen2_0|cpu|Add0~49_sumout ;
wire \nios2_gen2_0|cpu|E_src2[6]~feeder_combout ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ;
wire \jtag_uart_0|av_waitrequest~q ;
wire \jtag_uart_0|av_waitrequest~0_combout ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout ;
wire \jtag_uart_0|av_waitrequest~1_combout ;
wire \jtag_uart_0|av_waitrequest~DUPLICATE_q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|router|Equal3~0_combout ;
wire \mm_interconnect_0|router|Equal3~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~29_sumout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~33_sumout ;
wire \nios2_gen2_0|cpu|E_src2[8]~feeder_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~2_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~5_sumout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][74]~q ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~3_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][76]~q ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~1_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_valid~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~q ;
wire \jtag_uart_0|t_dav~feeder_combout ;
wire \jtag_uart_0|t_dav~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write1~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write2~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q ;
wire \jtag_uart_0|fifo_rd~0_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \jtag_uart_0|wr_rfifo~combout ;
wire \jtag_uart_0|fifo_rd~1_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \jtag_uart_0|r_val~0_combout ;
wire \jtag_uart_0|r_val~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \jtag_uart_0|fifo_wr~0_combout ;
wire \jtag_uart_0|fifo_wr~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ;
wire \nios2_gen2_0|cpu|d_writedata[0]~feeder_combout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~21_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ;
wire \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ;
wire \nios2_gen2_0|cpu|D_logic_op[0]~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_br~q ;
wire \nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout ;
wire \nios2_gen2_0|cpu|Equal0~9_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_retaddr~q ;
wire \nios2_gen2_0|cpu|R_src1~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ;
wire \nios2_gen2_0|cpu|E_mem_byte_en~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~5_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~4_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~11_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~22_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~25_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~12_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout ;
wire \nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ;
wire \nios2_gen2_0|cpu|d_writedata[7]~feeder_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \jtag_uart_0|fifo_rd~2_combout ;
wire \jtag_uart_0|read_0~q ;
wire \mm_interconnect_0|rsp_mux|src_data[7]~38_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7]~feeder_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[7]~feeder_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout ;
wire \nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[7]~37_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~7_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1]~feeder_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0]~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~q ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][77]~q ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][77]~q ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~q ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~5_sumout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~6 ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~1_sumout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ;
wire \mm_interconnect_0|rsp_mux|src_data[7]~39_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~20_combout ;
wire \nios2_gen2_0|cpu|Add0~34 ;
wire \nios2_gen2_0|cpu|Add0~9_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13_combout ;
wire \nios2_gen2_0|cpu|Add0~10 ;
wire \nios2_gen2_0|cpu|Add0~53_sumout ;
wire \nios2_gen2_0|cpu|E_src2[9]~feeder_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ;
wire \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \nios2_gen2_0|cpu|av_ld_aligning_data~q ;
wire \nios2_gen2_0|cpu|E_logic_result[0]~24_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[0]~17_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[1]~21_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[1]~18_combout ;
wire \nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|LessThan0~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_ld_signed~q ;
wire \nios2_gen2_0|cpu|Add0~54 ;
wire \nios2_gen2_0|cpu|Add0~37_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~15_combout ;
wire \nios2_gen2_0|cpu|Add0~38 ;
wire \nios2_gen2_0|cpu|Add0~5_sumout ;
wire \nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ;
wire \nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ;
wire \nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~28_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~19_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~21_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~17_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~19_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ;
wire \nios2_gen2_0|cpu|E_src2[14]~feeder_combout ;
wire \nios2_gen2_0|cpu|Add0~6 ;
wire \nios2_gen2_0|cpu|Add0~2 ;
wire \nios2_gen2_0|cpu|Add0~30 ;
wire \nios2_gen2_0|cpu|Add0~26 ;
wire \nios2_gen2_0|cpu|Add0~21_sumout ;
wire \nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder_combout ;
wire \nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~23_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~20_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~19_combout ;
wire \nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~17_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \jtag_uart_0|Add1~2 ;
wire \jtag_uart_0|Add1~6 ;
wire \jtag_uart_0|Add1~9_sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[2]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~22_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~4_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder_combout ;
wire \nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3]~feeder_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[3]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24_combout ;
wire \jtag_uart_0|Add1~10 ;
wire \jtag_uart_0|Add1~13_sumout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~23_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~6_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~5_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ;
wire \jtag_uart_0|Add1~14 ;
wire \jtag_uart_0|Add1~18 ;
wire \jtag_uart_0|Add1~22 ;
wire \jtag_uart_0|Add1~25_sumout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|R_src2_hi[11]~14_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_logic~2_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \nios2_gen2_0|cpu|R_src2_hi~1_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[12]~feeder_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~8_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~9_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~10_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~28_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~29_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~30_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~31_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~32_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ;
wire \nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~16_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~15_combout ;
wire \nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~15_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~14_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[28]~44_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[28]~12_combout ;
wire \nios2_gen2_0|cpu|av_ld_rshift8~0_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|R_src2_hi[13]~4_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[14]~3_combout ;
wire \nios2_gen2_0|cpu|Equal62~3_combout ;
wire \nios2_gen2_0|cpu|Equal0~2_combout ;
wire \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ;
wire \nios2_gen2_0|cpu|Equal0~12_combout ;
wire \nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ;
wire \nios2_gen2_0|cpu|E_invert_arith_src_msb~q ;
wire \nios2_gen2_0|cpu|E_src1[31]~feeder_combout ;
wire \nios2_gen2_0|cpu|E_src1[28]~0_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[15]~9_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[12]~16_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[10]~15_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[9]~12_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[8]~13_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[7]~10_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[6]~11_combout ;
wire \nios2_gen2_0|cpu|E_src1[22]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|R_src2_hi[5]~5_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder_combout ;
wire \nios2_gen2_0|cpu|F_iw[10]~44_combout ;
wire \nios2_gen2_0|cpu|F_iw[10]~25_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[4]~8_combout ;
wire \nios2_gen2_0|cpu|E_src2[20]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|R_src2_hi[3]~6_combout ;
wire \nios2_gen2_0|cpu|E_src1[19]~feeder_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[2]~7_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[1]~0_combout ;
wire \nios2_gen2_0|cpu|Equal0~3_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_br_uncond~q ;
wire \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ;
wire \nios2_gen2_0|cpu|D_op_eret~combout ;
wire \nios2_gen2_0|cpu|Equal62~14_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \nios2_gen2_0|cpu|E_logic_result[18]~20_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[19]~19_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[31]~23_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[20]~22_combout ;
wire \nios2_gen2_0|cpu|Equal127~1_combout ;
wire \nios2_gen2_0|cpu|Add0~29_sumout ;
wire \nios2_gen2_0|cpu|R_src1[13]~9_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[13]~7_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[8]~2_combout ;
wire \nios2_gen2_0|cpu|Add0~1_sumout ;
wire \nios2_gen2_0|cpu|R_src1[12]~2_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[12]~0_combout ;
wire \nios2_gen2_0|cpu|Equal127~11_combout ;
wire \nios2_gen2_0|cpu|E_src2[15]~feeder_combout ;
wire \nios2_gen2_0|cpu|Add0~25_sumout ;
wire \nios2_gen2_0|cpu|R_src1[14]~8_combout ;
wire \nios2_gen2_0|cpu|Equal127~2_combout ;
wire \nios2_gen2_0|cpu|Equal127~8_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[5]~10_combout ;
wire \nios2_gen2_0|cpu|R_src1[4]~13_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[4]~11_combout ;
wire \nios2_gen2_0|cpu|Add0~57_sumout ;
wire \nios2_gen2_0|cpu|R_src1[2]~16_combout ;
wire \nios2_gen2_0|cpu|Equal127~5_combout ;
wire \nios2_gen2_0|cpu|Equal127~3_combout ;
wire \nios2_gen2_0|cpu|E_src2[7]~feeder_combout ;
wire \nios2_gen2_0|cpu|E_src2[10]~feeder_combout ;
wire \nios2_gen2_0|cpu|Equal127~6_combout ;
wire \nios2_gen2_0|cpu|R_src2_lo~0_combout ;
wire \nios2_gen2_0|cpu|R_src2_lo[3]~3_combout ;
wire \nios2_gen2_0|cpu|Equal127~4_combout ;
wire \nios2_gen2_0|cpu|Equal127~7_combout ;
wire \nios2_gen2_0|cpu|Equal127~10_combout ;
wire \nios2_gen2_0|cpu|Equal127~9_combout ;
wire \nios2_gen2_0|cpu|Equal127~12_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[29]~17_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[30]~16_combout ;
wire \nios2_gen2_0|cpu|Equal127~0_combout ;
wire \nios2_gen2_0|cpu|Add2~82 ;
wire \nios2_gen2_0|cpu|Add2~77_sumout ;
wire \nios2_gen2_0|cpu|E_cmp_result~0_combout ;
wire \nios2_gen2_0|cpu|W_cmp_result~q ;
wire \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~2_combout ;
wire \nios2_gen2_0|cpu|Add0~22 ;
wire \nios2_gen2_0|cpu|Add0~17_sumout ;
wire \nios2_gen2_0|cpu|R_src1[16]~6_combout ;
wire \nios2_gen2_0|cpu|E_src2[10]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|Add2~62 ;
wire \nios2_gen2_0|cpu|Add2~46 ;
wire \nios2_gen2_0|cpu|Add2~14 ;
wire \nios2_gen2_0|cpu|Add2~10 ;
wire \nios2_gen2_0|cpu|Add2~38 ;
wire \nios2_gen2_0|cpu|Add2~34 ;
wire \nios2_gen2_0|cpu|Add2~30 ;
wire \nios2_gen2_0|cpu|Add2~26 ;
wire \nios2_gen2_0|cpu|Add2~21_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout ;
wire \nios2_gen2_0|cpu|Add0~18 ;
wire \nios2_gen2_0|cpu|Add0~13_sumout ;
wire \nios2_gen2_0|cpu|R_src1[17]~5_combout ;
wire \nios2_gen2_0|cpu|Add2~22 ;
wire \nios2_gen2_0|cpu|Add2~86 ;
wire \nios2_gen2_0|cpu|Add2~90 ;
wire \nios2_gen2_0|cpu|Add2~94 ;
wire \nios2_gen2_0|cpu|Add2~98 ;
wire \nios2_gen2_0|cpu|Add2~102 ;
wire \nios2_gen2_0|cpu|Add2~106 ;
wire \nios2_gen2_0|cpu|Add2~110 ;
wire \nios2_gen2_0|cpu|Add2~114 ;
wire \nios2_gen2_0|cpu|Add2~118 ;
wire \nios2_gen2_0|cpu|Add2~122 ;
wire \nios2_gen2_0|cpu|Add2~126 ;
wire \nios2_gen2_0|cpu|Add2~130 ;
wire \nios2_gen2_0|cpu|Add2~134 ;
wire \nios2_gen2_0|cpu|Add2~81_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[31]~32_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[31]~30_combout ;
wire \nios2_gen2_0|cpu|Add2~133_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[30]~31_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[30]~29_combout ;
wire \nios2_gen2_0|cpu|Add2~129_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[29]~30_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13]~feeder_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[13]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[29]~45_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[29]~13_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[29]~28_combout ;
wire \nios2_gen2_0|cpu|E_src1[28]~feeder_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[28]~25_combout ;
wire \nios2_gen2_0|cpu|Add2~125_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[28]~29_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[28]~27_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[27]~31_combout ;
wire \nios2_gen2_0|cpu|Add2~121_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[27]~28_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[27]~26_combout ;
wire \nios2_gen2_0|cpu|Add2~117_sumout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|E_logic_result[26]~30_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[26]~27_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[26]~25_combout ;
wire \nios2_gen2_0|cpu|E_src1[25]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|Add2~113_sumout ;
wire \nios2_gen2_0|cpu|E_logic_result[25]~29_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[25]~26_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9]~feeder_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[9]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[25]~41_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \mm_interconnect_0|rsp_mux|src_data[25]~9_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[25]~24_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[24]~28_combout ;
wire \nios2_gen2_0|cpu|Add2~109_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[24]~25_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[8]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[24]~40_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \mm_interconnect_0|rsp_mux|src_data[24]~8_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[24]~23_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[23]~27_combout ;
wire \nios2_gen2_0|cpu|Add2~105_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[23]~24_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ;
wire \nios2_gen2_0|cpu|E_st_data[30]~7_combout ;
wire \nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE_q ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~30_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[14]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[30]~46_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[30]~14_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6]~feeder_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[6]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~12_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[22]~26_combout ;
wire \nios2_gen2_0|cpu|Add2~101_sumout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|E_alu_result[22]~23_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[22]~21_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[21]~18_combout ;
wire \nios2_gen2_0|cpu|Add2~97_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[21]~22_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[21]~20_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|Add2~93_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[20]~21_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[20]~19_combout ;
wire \nios2_gen2_0|cpu|E_st_data[27]~4_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[11]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[27]~43_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~27_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \mm_interconnect_0|rsp_mux|src_data[27]~11_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~7_combout ;
wire \nios2_gen2_0|cpu|Add2~89_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[19]~20_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[19]~18_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~14_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10]~feeder_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[10]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[26]~42_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \mm_interconnect_0|rsp_mux|src_data[26]~10_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|Add2~85_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[18]~19_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[18]~17_combout ;
wire \nios2_gen2_0|cpu|E_st_data[23]~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~6_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~7_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \jtag_uart_0|Add1~5_sumout ;
wire \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1]~feeder_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[1]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[17]~3_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[17]~4_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[17]~16_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~24_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23_combout ;
wire \nios2_gen2_0|cpu|F_iw[21]~61_combout ;
wire \nios2_gen2_0|cpu|F_iw[21]~19_combout ;
wire \nios2_gen2_0|cpu|R_src2_hi[0]~2_combout ;
wire \nios2_gen2_0|cpu|Add2~25_sumout ;
wire \nios2_gen2_0|cpu|E_logic_result[16]~4_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[16]~5_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ;
wire \nios2_gen2_0|cpu|R_src1[15]~7_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[15]~5_combout ;
wire \nios2_gen2_0|cpu|Add2~29_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[15]~6_combout ;
wire \nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[14]~6_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[14]~7_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~14_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~14_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~26_combout ;
wire \jtag_uart_0|woverflow~0_combout ;
wire \jtag_uart_0|woverflow~q ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[14]~13_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~18_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18_combout ;
wire \nios2_gen2_0|cpu|F_iw[19]~63_combout ;
wire \nios2_gen2_0|cpu|F_iw[19]~23_combout ;
wire \nios2_gen2_0|cpu|E_src2[13]~feeder_combout ;
wire \nios2_gen2_0|cpu|E_src2[13]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|Add2~37_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~3_combout ;
wire \nios2_gen2_0|cpu|F_pc[11]~DUPLICATE_q ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \jtag_uart_0|Add1~21_sumout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~27_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~10_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~11_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~13_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~13_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[13]~12_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~22_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \jtag_uart_0|Add1~17_sumout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[4]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~26_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~9_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~12_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~10_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~12_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[12]~11_combout ;
wire \nios2_gen2_0|cpu|R_src1[11]~3_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[11]~1_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[11]~2_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~11_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~20_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~21_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~9_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[11]~10_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~25_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~q ;
wire \jtag_uart_0|ac~0_combout ;
wire \jtag_uart_0|ac~1_combout ;
wire \jtag_uart_0|ac~q ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~7_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~10_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[10]~9_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~18_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[17]~60_combout ;
wire \nios2_gen2_0|cpu|F_iw[17]~18_combout ;
wire \nios2_gen2_0|cpu|E_src2[11]~feeder_combout ;
wire \nios2_gen2_0|cpu|Add2~13_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~4_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \jtag_uart_0|ien_AE~0_combout ;
wire \jtag_uart_0|ien_AE~q ;
wire \jtag_uart_0|LessThan0~0_combout ;
wire \jtag_uart_0|LessThan0~1_combout ;
wire \jtag_uart_0|fifo_AE~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~17_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~9_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[9]~8_combout ;
wire \nios2_gen2_0|cpu|R_src1[10]~11_combout ;
wire \nios2_gen2_0|cpu|Add2~45_sumout ;
wire \nios2_gen2_0|cpu|E_logic_result[10]~9_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[10]~10_combout ;
wire \nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15]~feeder_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[15]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[31]~47_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[31]~15_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~13_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~14_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~15_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29_combout ;
wire \jtag_uart_0|rvalid~0_combout ;
wire \jtag_uart_0|rvalid~q ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~15_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~15_combout ;
wire \nios2_gen2_0|cpu|av_fill_bit~0_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~18_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~16_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder_combout ;
wire \jtag_uart_0|Add1~1_sumout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~17_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~1_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \jtag_uart_0|Add0~22 ;
wire \jtag_uart_0|Add0~26 ;
wire \jtag_uart_0|Add0~18 ;
wire \jtag_uart_0|Add0~2 ;
wire \jtag_uart_0|Add0~6 ;
wire \jtag_uart_0|Add0~10 ;
wire \jtag_uart_0|Add0~13_sumout ;
wire \jtag_uart_0|Add0~1_sumout ;
wire \jtag_uart_0|Add0~21_sumout ;
wire \jtag_uart_0|Add0~17_sumout ;
wire \jtag_uart_0|Add0~25_sumout ;
wire \jtag_uart_0|LessThan1~0_combout ;
wire \jtag_uart_0|Add0~9_sumout ;
wire \jtag_uart_0|Add0~5_sumout ;
wire \jtag_uart_0|LessThan1~1_combout ;
wire \jtag_uart_0|fifo_AF~q ;
wire \jtag_uart_0|ien_AF~feeder_combout ;
wire \jtag_uart_0|ien_AF~q ;
wire \jtag_uart_0|pause_irq~0_combout ;
wire \jtag_uart_0|pause_irq~q ;
wire \jtag_uart_0|av_readdata[8]~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~8_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ;
wire \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[8]~7_combout ;
wire \nios2_gen2_0|cpu|E_st_data[31]~8_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~31_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[31]~50_combout ;
wire \nios2_gen2_0|cpu|F_iw[31]~31_combout ;
wire \nios2_gen2_0|cpu|R_src1[7]~10_combout ;
wire \nios2_gen2_0|cpu|Add2~74_cout ;
wire \nios2_gen2_0|cpu|Add2~2 ;
wire \nios2_gen2_0|cpu|Add2~6 ;
wire \nios2_gen2_0|cpu|Add2~66 ;
wire \nios2_gen2_0|cpu|Add2~70 ;
wire \nios2_gen2_0|cpu|Add2~54 ;
wire \nios2_gen2_0|cpu|Add2~50 ;
wire \nios2_gen2_0|cpu|Add2~58 ;
wire \nios2_gen2_0|cpu|Add2~42 ;
wire \nios2_gen2_0|cpu|Add2~18 ;
wire \nios2_gen2_0|cpu|Add2~61_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~14_combout ;
wire \nios2_gen2_0|cpu|d_byteenable[0]~DUPLICATE_q ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \mm_interconnect_0|rsp_mux|src_data[7]~7_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~13_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~26_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~24_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \nios2_gen2_0|cpu|F_iw[6]~40_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[6]~21_combout ;
wire \nios2_gen2_0|cpu|R_src2_lo[0]~4_combout ;
wire \nios2_gen2_0|cpu|Add2~1_sumout ;
wire \nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \nios2_gen2_0|cpu|F_iw[30]~49_combout ;
wire \nios2_gen2_0|cpu|F_iw[30]~30_combout ;
wire \nios2_gen2_0|cpu|R_src1[6]~14_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[6]~12_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[6]~13_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[6]~35_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[6]~34_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~6_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[6]~36_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[6]~6_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[5]~feeder_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~5_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~31_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~33_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~32_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[5]~5_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ;
wire \nios2_gen2_0|cpu|d_writedata[2]~feeder_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~28_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~4_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~30_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~29_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~0_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \mm_interconnect_0|rsp_mux|src_data[4]~4_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ;
wire \nios2_gen2_0|cpu|E_st_data[29]~6_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~29_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[29]~48_combout ;
wire \nios2_gen2_0|cpu|F_iw[29]~29_combout ;
wire \nios2_gen2_0|cpu|R_src1[9]~15_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|E_logic_result[9]~13_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[9]~14_combout ;
wire \nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~26_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~25_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~3_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~27_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[3]~3_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ;
wire \nios2_gen2_0|cpu|E_st_data[28]~5_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~28_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[28]~47_combout ;
wire \nios2_gen2_0|cpu|F_iw[28]~28_combout ;
wire \nios2_gen2_0|cpu|R_src1[8]~4_combout ;
wire \nios2_gen2_0|cpu|Add2~17_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[8]~3_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \nios2_gen2_0|cpu|F_iw[7]~42_combout ;
wire \nios2_gen2_0|cpu|F_iw[7]~20_combout ;
wire \nios2_gen2_0|cpu|R_src2_lo[1]~5_combout ;
wire \nios2_gen2_0|cpu|Add2~5_sumout ;
wire \nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[2]~22_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~2_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[2]~24_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~3_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \mm_interconnect_0|rsp_mux|src_data[2]~23_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[2]~2_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ;
wire \nios2_gen2_0|cpu|Add2~57_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~11_combout ;
wire \nios2_gen2_0|cpu|Add0~50 ;
wire \nios2_gen2_0|cpu|Add0~33_sumout ;
wire \nios2_gen2_0|cpu|Add2~41_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~12_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout ;
wire \nios2_gen2_0|cpu|F_iw[27]~46_combout ;
wire \nios2_gen2_0|cpu|F_iw[27]~27_combout ;
wire \nios2_gen2_0|cpu|E_src1[1]~feeder_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~25_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~3_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~4_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~5_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~6_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~7_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~0_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~1_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~13_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|E_alu_result[5]~11_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~19_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~1_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~21_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~20_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \mm_interconnect_0|rsp_mux|src_data[1]~1_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ;
wire \nios2_gen2_0|cpu|E_st_data[25]~2_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~8_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[25]~37_combout ;
wire \nios2_gen2_0|cpu|F_iw[25]~8_combout ;
wire \nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~6_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[23]~35_combout ;
wire \nios2_gen2_0|cpu|F_iw[23]~6_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~24_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[9]~43_combout ;
wire \nios2_gen2_0|cpu|F_iw[9]~24_combout ;
wire \nios2_gen2_0|cpu|R_src1[5]~12_combout ;
wire \nios2_gen2_0|cpu|Add2~49_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt~10_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~13_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~7_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~8_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \nios2_gen2_0|cpu|F_iw[22]~34_combout ;
wire \nios2_gen2_0|cpu|F_iw[22]~5_combout ;
wire \nios2_gen2_0|cpu|E_st_data[26]~3_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~9_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[26]~38_combout ;
wire \nios2_gen2_0|cpu|F_iw[26]~9_combout ;
wire \nios2_gen2_0|cpu|D_dst_regnum[4]~8_combout ;
wire \nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_payload~3_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \nios2_gen2_0|cpu|F_iw[18]~45_combout ;
wire \nios2_gen2_0|cpu|F_iw[18]~17_combout ;
wire \nios2_gen2_0|cpu|E_src2[12]~feeder_combout ;
wire \nios2_gen2_0|cpu|E_src2[12]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|Add2~9_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[12]~0_combout ;
wire \mm_interconnect_0|router|Equal2~0_combout ;
wire \mm_interconnect_0|router|Equal2~2_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \mm_interconnect_0|router|Equal1~1_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ;
wire \mm_interconnect_0|cmd_demux|src3_valid~0_combout ;
wire \mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \mm_interconnect_0|cmd_demux|src3_valid~2_combout ;
wire \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ;
wire \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ;
wire \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_valid~0_combout ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ;
wire \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ;
wire \mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \nios2_gen2_0|cpu|d_read~q ;
wire \nios2_gen2_0|cpu|d_read_nxt~combout ;
wire \nios2_gen2_0|cpu|d_read~DUPLICATE_q ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4_combout ;
wire \nios2_gen2_0|cpu|E_valid_from_R~0_combout ;
wire \nios2_gen2_0|cpu|E_valid_from_R~q ;
wire \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ;
wire \nios2_gen2_0|cpu|R_src1~1_combout ;
wire \nios2_gen2_0|cpu|Add0~61_sumout ;
wire \nios2_gen2_0|cpu|R_src1[3]~17_combout ;
wire \nios2_gen2_0|cpu|Add2~69_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~8_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder_combout ;
wire \nios2_gen2_0|cpu|F_iw[20]~62_combout ;
wire \nios2_gen2_0|cpu|F_iw[20]~22_combout ;
wire \nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout ;
wire \nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout ;
wire \nios2_gen2_0|cpu|E_st_data[24]~1_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~7_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[24]~36_combout ;
wire \nios2_gen2_0|cpu|F_iw[24]~7_combout ;
wire \nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout ;
wire \nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~26_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[8]~41_combout ;
wire \nios2_gen2_0|cpu|F_iw[8]~26_combout ;
wire \nios2_gen2_0|cpu|R_src2_lo[2]~2_combout ;
wire \nios2_gen2_0|cpu|Add2~65_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~7_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[3]~53_combout ;
wire \nios2_gen2_0|cpu|F_iw[3]~4_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_exception~4_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_exception~0_combout ;
wire \nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ;
wire \nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ;
wire \nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~11_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[11]~55_combout ;
wire \nios2_gen2_0|cpu|F_iw[11]~11_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \nios2_gen2_0|cpu|D_dst_regnum[0]~2_combout ;
wire \nios2_gen2_0|cpu|D_dst_regnum[0]~3_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~10_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[5]~54_combout ;
wire \nios2_gen2_0|cpu|F_iw[5]~10_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ;
wire \nios2_gen2_0|cpu|R_src2_lo[4]~1_combout ;
wire \nios2_gen2_0|cpu|Add2~53_sumout ;
wire \nios2_gen2_0|cpu|E_alu_result[4]~12_combout ;
wire \nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read1~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read2~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read_req~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid~q ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~feeder_combout ;
wire \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q ;
wire \nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout ;
wire \nios2_gen2_0|cpu|hbreak_pending~q ;
wire \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q ;
wire \nios2_gen2_0|cpu|hbreak_req~0_combout ;
wire \nios2_gen2_0|cpu|D_iw[20]~0_combout ;
wire \nios2_gen2_0|cpu|F_iw[15]~58_combout ;
wire \nios2_gen2_0|cpu|F_iw[15]~15_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ;
wire \nios2_gen2_0|cpu|E_alu_sub~0_combout ;
wire \nios2_gen2_0|cpu|E_alu_sub~q ;
wire \nios2_gen2_0|cpu|Add2~33_sumout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~1_combout ;
wire \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout ;
wire \mm_interconnect_0|cmd_mux_004|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|update_grant~1_combout ;
wire \mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_demux|src4_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_valid~0_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[4]~51_combout ;
wire \nios2_gen2_0|cpu|F_iw[4]~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_st~0_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_st~q ;
wire \nios2_gen2_0|cpu|d_write_nxt~0_combout ;
wire \nios2_gen2_0|cpu|E_st_stall~combout ;
wire \nios2_gen2_0|cpu|d_write~DUPLICATE_q ;
wire \onchip_memory2_0|wren~0_combout ;
wire \onchip_memory2_0|wren~1_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[12]~39_combout ;
wire \nios2_gen2_0|cpu|F_iw[12]~12_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ;
wire \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~14_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[2]~14_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[2]~15_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout ;
wire \nios2_gen2_0|cpu|F_iw[2]~33_combout ;
wire \nios2_gen2_0|cpu|F_iw[2]~3_combout ;
wire \nios2_gen2_0|cpu|Equal0~0_combout ;
wire \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ;
wire \nios2_gen2_0|cpu|D_logic_op[1]~0_combout ;
wire \nios2_gen2_0|cpu|E_logic_result[7]~8_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[7]~9_combout ;
wire \mm_interconnect_0|router|Equal2~1_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg~0_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][19]~q ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ;
wire \mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ;
wire \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ;
wire \jtag_uart_0|always2~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~2_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout ;
wire \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ;
wire \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout ;
wire \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q ;
wire \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_004|src_payload~1_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ;
wire \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[0]~17_combout ;
wire \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~0_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[0]~16_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[0]~18_combout ;
wire \mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \nios2_gen2_0|cpu|Equal62~17_combout ;
wire \nios2_gen2_0|cpu|D_op_wrctl~combout ;
wire \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ;
wire \nios2_gen2_0|cpu|Equal133~0_combout ;
wire \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \nios2_gen2_0|cpu|W_estatus_reg~q ;
wire \nios2_gen2_0|cpu|Equal132~0_combout ;
wire \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \nios2_gen2_0|cpu|Equal134~0_combout ;
wire \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \nios2_gen2_0|cpu|W_bstatus_reg~q ;
wire \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \nios2_gen2_0|cpu|W_status_reg_pie~q ;
wire \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ;
wire \nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ;
wire \nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ;
wire \nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout ;
wire \nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout ;
wire \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout ;
wire \nios2_gen2_0|cpu|intr_req~combout ;
wire \nios2_gen2_0|cpu|F_iw[14]~57_combout ;
wire \nios2_gen2_0|cpu|F_iw[14]~14_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_break~0_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_break~q ;
wire \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ;
wire \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~6_combout ;
wire \mm_interconnect_0|router_001|Equal1~0_combout ;
wire \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ;
wire \mm_interconnect_0|cmd_mux_003|src_valid~1_combout ;
wire \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ;
wire \nios2_gen2_0|cpu|F_iw[16]~59_combout ;
wire \nios2_gen2_0|cpu|F_iw[16]~16_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_exception~3_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_exception~2_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_exception~q ;
wire \nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ;
wire \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~0_combout ;
wire \nios2_gen2_0|cpu|F_iw[13]~56_combout ;
wire \nios2_gen2_0|cpu|F_iw[13]~13_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_shift_rot~q ;
wire \nios2_gen2_0|cpu|E_alu_result[13]~8_combout ;
wire \mm_interconnect_0|router|Equal1~0_combout ;
wire \mm_interconnect_0|router|Equal1~2_combout ;
wire \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \nios2_gen2_0|cpu|F_iw[0]~32_combout ;
wire \nios2_gen2_0|cpu|F_iw[0]~1_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_logic~0_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_logic~1_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_logic~q ;
wire \nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ;
wire \nios2_gen2_0|cpu|E_logic_result[3]~15_combout ;
wire \nios2_gen2_0|cpu|E_alu_result[3]~16_combout ;
wire \mm_interconnect_0|cmd_demux|src3_valid~1_combout ;
wire \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ;
wire \nios2_gen2_0|cpu|F_iw[1]~52_combout ;
wire \nios2_gen2_0|cpu|F_iw[1]~2_combout ;
wire \nios2_gen2_0|cpu|D_ctrl_ld~0_combout ;
wire \nios2_gen2_0|cpu|R_ctrl_ld~q ;
wire \nios2_gen2_0|cpu|av_ld_waiting_for_data~q ;
wire \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \nios2_gen2_0|cpu|Add3~3_combout ;
wire \nios2_gen2_0|cpu|Add3~2_combout ;
wire \nios2_gen2_0|cpu|Add3~1_combout ;
wire \nios2_gen2_0|cpu|E_shift_rot_done~0_combout ;
wire \nios2_gen2_0|cpu|Add3~0_combout ;
wire \nios2_gen2_0|cpu|E_stall~0_combout ;
wire \nios2_gen2_0|cpu|E_ld_stall~0_combout ;
wire \nios2_gen2_0|cpu|E_stall~1_combout ;
wire \nios2_gen2_0|cpu|W_valid~0_combout ;
wire \nios2_gen2_0|cpu|W_valid~q ;
wire \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ;
wire \nios2_gen2_0|cpu|D_wr_dst_reg~combout ;
wire \nios2_gen2_0|cpu|R_wr_dst_reg~q ;
wire \nios2_gen2_0|cpu|W_rf_wren~combout ;
wire \nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ;
wire \reg16_multipleport_avalon_interface_0|U1|Q2[0]~feeder_combout ;
wire \altera_internal_jtag~TDO ;
wire [31:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg ;
wire [15:0] \reg16_multipleport_avalon_interface_0|U1|Q2 ;
wire [31:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable ;
wire [31:0] \nios2_gen2_0|cpu|W_alu_result ;
wire [15:0] \nios2_gen2_0|cpu|F_pc ;
wire [15:0] \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg ;
wire [1:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir ;
wire [3:0] \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg ;
wire [3:0] \rst_controller|r_sync_rst_chain ;
wire [0:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [15:0] \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg ;
wire [31:0] \nios2_gen2_0|cpu|d_writedata ;
wire [17:0] \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset ;
wire [37:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr ;
wire [31:0] \nios2_gen2_0|cpu|W_ipending_reg ;
wire [10:0] \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift ;
wire [31:0] \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [1:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out ;
wire [31:0] \nios2_gen2_0|cpu|D_iw ;
wire [17:0] \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base ;
wire [31:0] \nios2_gen2_0|cpu|E_shift_rot_result ;
wire [93:0] \mm_interconnect_0|cmd_mux_003|src_data ;
wire [31:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata ;
wire [0:0] \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count ;
wire [31:0] \nios2_gen2_0|cpu|E_src2 ;
wire [31:0] \nios2_gen2_0|cpu|W_control_rd_data ;
wire [9:0] \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count ;
wire [7:0] \nios2_gen2_0|cpu|av_ld_byte1_data ;
wire [31:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg ;
wire [7:0] \nios2_gen2_0|cpu|av_ld_byte0_data ;
wire [3:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable ;
wire [1:0] \mm_interconnect_0|cmd_mux_003|saved_grant ;
wire [31:0] \nios2_gen2_0|cpu|E_src1 ;
wire [17:0] \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg ;
wire [31:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a ;
wire [4:0] \nios2_gen2_0|cpu|E_shift_rot_cnt ;
wire [31:0] \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre ;
wire [31:0] \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [1:0] \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used ;
wire [7:0] \nios2_gen2_0|cpu|av_ld_byte3_data ;
wire [0:0] \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg ;
wire [10:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg ;
wire [1:0] \nios2_gen2_0|cpu|av_ld_align_cycle ;
wire [0:0] \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg ;
wire [7:0] \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [31:0] \nios2_gen2_0|cpu|W_ienable_reg ;
wire [7:0] \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata ;
wire [4:0] \rst_controller|altera_reset_synchronizer_int_chain ;
wire [3:0] \nios2_gen2_0|cpu|d_byteenable ;
wire [1:0] \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used ;
wire [0:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg ;
wire [1:0] \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [0:0] \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg ;
wire [1:0] \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|cmd_mux_004|saved_grant ;
wire [0:0] \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [1:0] \nios2_gen2_0|cpu|R_logic_op ;
wire [4:0] \nios2_gen2_0|cpu|R_dst_regnum ;
wire [31:0] \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre ;
wire [1:0] \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg ;
wire [8:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address ;
wire [1:0] \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg ;
wire [37:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo ;
wire [1:0] \nios2_gen2_0|cpu|R_compare_op ;
wire [7:0] \nios2_gen2_0|cpu|av_ld_byte2_data ;
wire [15:0] \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre ;
wire [31:0] \jtag_uart_0|av_readdata ;
wire [0:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [93:0] \mm_interconnect_0|cmd_mux_004|src_data ;
wire [1:0] \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node ;
wire [31:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata ;
wire [5:0] \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [0:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg ;
wire [0:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [7:0] \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata ;
wire [5:0] \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [1:0] \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [1:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [39:0] \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [19:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [39:0] \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [39:0] \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [39:0] \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [0] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [1] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [2] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [3] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [4] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [5] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [6] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [7] = \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];

// Location: IOOBUF_X68_Y12_N22
cyclonev_io_obuf \q1_export[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[0]),
	.obar());
// synopsys translate_off
defparam \q1_export[0]~output .bus_hold = "false";
defparam \q1_export[0]~output .open_drain_output = "false";
defparam \q1_export[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N39
cyclonev_io_obuf \q1_export[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[1]),
	.obar());
// synopsys translate_off
defparam \q1_export[1]~output .bus_hold = "false";
defparam \q1_export[1]~output .open_drain_output = "false";
defparam \q1_export[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N5
cyclonev_io_obuf \q1_export[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[2]),
	.obar());
// synopsys translate_off
defparam \q1_export[2]~output .bus_hold = "false";
defparam \q1_export[2]~output .open_drain_output = "false";
defparam \q1_export[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N22
cyclonev_io_obuf \q1_export[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[3]),
	.obar());
// synopsys translate_off
defparam \q1_export[3]~output .bus_hold = "false";
defparam \q1_export[3]~output .open_drain_output = "false";
defparam \q1_export[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cyclonev_io_obuf \q1_export[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[4]),
	.obar());
// synopsys translate_off
defparam \q1_export[4]~output .bus_hold = "false";
defparam \q1_export[4]~output .open_drain_output = "false";
defparam \q1_export[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N19
cyclonev_io_obuf \q1_export[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[5]),
	.obar());
// synopsys translate_off
defparam \q1_export[5]~output .bus_hold = "false";
defparam \q1_export[5]~output .open_drain_output = "false";
defparam \q1_export[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \q1_export[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[6]),
	.obar());
// synopsys translate_off
defparam \q1_export[6]~output .bus_hold = "false";
defparam \q1_export[6]~output .open_drain_output = "false";
defparam \q1_export[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \q1_export[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[7]),
	.obar());
// synopsys translate_off
defparam \q1_export[7]~output .bus_hold = "false";
defparam \q1_export[7]~output .open_drain_output = "false";
defparam \q1_export[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \q1_export[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[8]),
	.obar());
// synopsys translate_off
defparam \q1_export[8]~output .bus_hold = "false";
defparam \q1_export[8]~output .open_drain_output = "false";
defparam \q1_export[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \q1_export[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[9]),
	.obar());
// synopsys translate_off
defparam \q1_export[9]~output .bus_hold = "false";
defparam \q1_export[9]~output .open_drain_output = "false";
defparam \q1_export[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \q1_export[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[10]),
	.obar());
// synopsys translate_off
defparam \q1_export[10]~output .bus_hold = "false";
defparam \q1_export[10]~output .open_drain_output = "false";
defparam \q1_export[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N53
cyclonev_io_obuf \q1_export[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[11]),
	.obar());
// synopsys translate_off
defparam \q1_export[11]~output .bus_hold = "false";
defparam \q1_export[11]~output .open_drain_output = "false";
defparam \q1_export[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \q1_export[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[12]),
	.obar());
// synopsys translate_off
defparam \q1_export[12]~output .bus_hold = "false";
defparam \q1_export[12]~output .open_drain_output = "false";
defparam \q1_export[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \q1_export[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[13]),
	.obar());
// synopsys translate_off
defparam \q1_export[13]~output .bus_hold = "false";
defparam \q1_export[13]~output .open_drain_output = "false";
defparam \q1_export[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \q1_export[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[14]),
	.obar());
// synopsys translate_off
defparam \q1_export[14]~output .bus_hold = "false";
defparam \q1_export[14]~output .open_drain_output = "false";
defparam \q1_export[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N36
cyclonev_io_obuf \q1_export[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q1_export[15]),
	.obar());
// synopsys translate_off
defparam \q1_export[15]~output .bus_hold = "false";
defparam \q1_export[15]~output .open_drain_output = "false";
defparam \q1_export[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N79
cyclonev_io_obuf \q2_export[0]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[0]),
	.obar());
// synopsys translate_off
defparam \q2_export[0]~output .bus_hold = "false";
defparam \q2_export[0]~output .open_drain_output = "false";
defparam \q2_export[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N96
cyclonev_io_obuf \q2_export[1]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[1]),
	.obar());
// synopsys translate_off
defparam \q2_export[1]~output .bus_hold = "false";
defparam \q2_export[1]~output .open_drain_output = "false";
defparam \q2_export[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N5
cyclonev_io_obuf \q2_export[2]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[2]),
	.obar());
// synopsys translate_off
defparam \q2_export[2]~output .bus_hold = "false";
defparam \q2_export[2]~output .open_drain_output = "false";
defparam \q2_export[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N56
cyclonev_io_obuf \q2_export[3]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[3]),
	.obar());
// synopsys translate_off
defparam \q2_export[3]~output .bus_hold = "false";
defparam \q2_export[3]~output .open_drain_output = "false";
defparam \q2_export[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \q2_export[4]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[4]),
	.obar());
// synopsys translate_off
defparam \q2_export[4]~output .bus_hold = "false";
defparam \q2_export[4]~output .open_drain_output = "false";
defparam \q2_export[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \q2_export[5]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[5]),
	.obar());
// synopsys translate_off
defparam \q2_export[5]~output .bus_hold = "false";
defparam \q2_export[5]~output .open_drain_output = "false";
defparam \q2_export[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \q2_export[6]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[6]),
	.obar());
// synopsys translate_off
defparam \q2_export[6]~output .bus_hold = "false";
defparam \q2_export[6]~output .open_drain_output = "false";
defparam \q2_export[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \q2_export[7]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[7]),
	.obar());
// synopsys translate_off
defparam \q2_export[7]~output .bus_hold = "false";
defparam \q2_export[7]~output .open_drain_output = "false";
defparam \q2_export[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \q2_export[8]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[8]),
	.obar());
// synopsys translate_off
defparam \q2_export[8]~output .bus_hold = "false";
defparam \q2_export[8]~output .open_drain_output = "false";
defparam \q2_export[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \q2_export[9]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[9]),
	.obar());
// synopsys translate_off
defparam \q2_export[9]~output .bus_hold = "false";
defparam \q2_export[9]~output .open_drain_output = "false";
defparam \q2_export[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N42
cyclonev_io_obuf \q2_export[10]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[10]),
	.obar());
// synopsys translate_off
defparam \q2_export[10]~output .bus_hold = "false";
defparam \q2_export[10]~output .open_drain_output = "false";
defparam \q2_export[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N76
cyclonev_io_obuf \q2_export[11]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[11]),
	.obar());
// synopsys translate_off
defparam \q2_export[11]~output .bus_hold = "false";
defparam \q2_export[11]~output .open_drain_output = "false";
defparam \q2_export[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \q2_export[12]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[12]),
	.obar());
// synopsys translate_off
defparam \q2_export[12]~output .bus_hold = "false";
defparam \q2_export[12]~output .open_drain_output = "false";
defparam \q2_export[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \q2_export[13]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[13]),
	.obar());
// synopsys translate_off
defparam \q2_export[13]~output .bus_hold = "false";
defparam \q2_export[13]~output .open_drain_output = "false";
defparam \q2_export[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \q2_export[14]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[14]),
	.obar());
// synopsys translate_off
defparam \q2_export[14]~output .bus_hold = "false";
defparam \q2_export[14]~output .open_drain_output = "false";
defparam \q2_export[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \q2_export[15]~output (
	.i(\reg16_multipleport_avalon_interface_0|U1|Q2 [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q2_export[15]),
	.obar());
// synopsys translate_off
defparam \q2_export[15]~output .bus_hold = "false";
defparam \q2_export[15]~output .open_drain_output = "false";
defparam \q2_export[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
cyclonev_io_ibuf \clk_clk~input (
	.i(clk_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_clk~input_o ));
// synopsys translate_off
defparam \clk_clk~input .bus_hold = "false";
defparam \clk_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_clk~inputCLKENA0 (
	.inclk(\clk_clk~input_o ),
	.ena(vcc),
	.outclk(\clk_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk_clk~inputCLKENA0 .disable_mode = "low";
defparam \clk_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N24
cyclonev_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N35
cyclonev_io_ibuf \resetn_reset_n~input (
	.i(resetn_reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\resetn_reset_n~input_o ));
// synopsys translate_off
defparam \resetn_reset_n~input .bus_hold = "false";
defparam \resetn_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y2_N26
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn_reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N6
cyclonev_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N8
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn_reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N9
cyclonev_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = ( \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N11
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn_reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N12
cyclonev_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N13
dffeas \rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N24
cyclonev_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N26
dffeas \rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N27
cyclonev_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .extended_lut = "off";
defparam \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N20
dffeas \rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N21
cyclonev_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N44
dffeas \rst_controller|r_sync_rst_chain[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N45
cyclonev_lcell_comb \rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~1_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [2] & ( \rst_controller|r_sync_rst_chain [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_controller|r_sync_rst_chain [3]),
	.datad(gnd),
	.datae(!\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N47
dffeas \rst_controller|r_sync_rst_chain[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N39
cyclonev_lcell_comb \rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~0_combout  = (\rst_controller|altera_reset_synchronizer_int_chain [2] & \rst_controller|r_sync_rst_chain [2])

	.dataa(!\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datab(!\rst_controller|r_sync_rst_chain [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h1111111111111111;
defparam \rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N41
dffeas \rst_controller|r_sync_rst_chain[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \rst_controller|WideOr0~0 (
// Equation(s):
// \rst_controller|WideOr0~0_combout  = ( \rst_controller|r_sync_rst_chain [1] & ( \rst_controller|altera_reset_synchronizer_int_chain [4] ) ) # ( !\rst_controller|r_sync_rst_chain [1] & ( (\rst_controller|r_sync_rst~q ) # 
// (\rst_controller|altera_reset_synchronizer_int_chain [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datad(!\rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\rst_controller|r_sync_rst_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|WideOr0~0 .extended_lut = "off";
defparam \rst_controller|WideOr0~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N38
dffeas \rst_controller|r_sync_rst (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N8
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N25
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|i_read_nxt~0 (
// Equation(s):
// \nios2_gen2_0|cpu|i_read_nxt~0_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( !\nios2_gen2_0|cpu|W_valid~q  ) ) # ( !\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( (!\nios2_gen2_0|cpu|W_valid~q  & 
// ((\nios2_gen2_0|cpu|i_read~q ) # (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|W_valid~q ),
	.datad(!\nios2_gen2_0|cpu|i_read~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|i_read_nxt~0 .lut_mask = 64'h50F050F0F0F0F0F0;
defparam \nios2_gen2_0|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N23
dffeas \nios2_gen2_0|cpu|i_read (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|i_read .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_valid~0 (
// Equation(s):
// \nios2_gen2_0|cpu|F_valid~0_combout  = (!\nios2_gen2_0|cpu|i_read~q  & ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ) # (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )))

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(!\nios2_gen2_0|cpu|i_read~q ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_valid~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_valid~0 .lut_mask = 64'h30F030F030F030F0;
defparam \nios2_gen2_0|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N10
dffeas \nios2_gen2_0|cpu|D_valid (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_valid .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N49
dffeas \nios2_gen2_0|cpu|R_valid (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|D_valid~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_valid .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N50
dffeas \nios2_gen2_0|cpu|E_new_inst (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|R_valid~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_new_inst .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N54
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~feeder .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~feeder .shared_arith = "off";
// synopsys translate_on

// Location: JTAG_X0_Y3_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h0303030333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h1111111155555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h0333033333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0033003333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0333033303330333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h55555555AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h0F5A0F5A0F5A0F5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hCFCCCFCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFF77FFFFFF77FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N51
cyclonev_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N53
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N49
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N1
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N51
cyclonev_lcell_comb \rst_controller|always2~0 (
// Equation(s):
// \rst_controller|always2~0_combout  = ( \rst_controller|r_sync_rst_chain [2] & ( \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) ) # ( !\rst_controller|r_sync_rst_chain [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(gnd),
	.datae(!\rst_controller|r_sync_rst_chain [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|always2~0 .extended_lut = "off";
defparam \rst_controller|always2~0 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N53
dffeas \rst_controller|r_early_rst (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( !\nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & !\nios2_gen2_0|cpu|D_iw [14])) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw 
// [15] & ( !\nios2_gen2_0|cpu|D_iw [11] & ( (\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & !\nios2_gen2_0|cpu|D_iw [12])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h1010000011000000;
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N41
dffeas \nios2_gen2_0|cpu|d_writedata[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~4_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [3])

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|d_writedata [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~4 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~7 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~7_combout  = ( !\nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_iw [5] & ( (!\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [3] & (!\nios2_gen2_0|cpu|D_iw [2] & !\nios2_gen2_0|cpu|D_iw [1]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\nios2_gen2_0|cpu|D_iw [1]),
	.datae(!\nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~7 .lut_mask = 64'h8000000000000000;
defparam \nios2_gen2_0|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~8 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~8_combout  = ( \nios2_gen2_0|cpu|D_iw [1] & ( !\nios2_gen2_0|cpu|D_iw [0] & ( (!\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [3] & (!\nios2_gen2_0|cpu|D_iw [5] & !\nios2_gen2_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\nios2_gen2_0|cpu|D_iw [1]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~8 .lut_mask = 64'h0000800000000000;
defparam \nios2_gen2_0|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout  = ( \nios2_gen2_0|cpu|D_iw [14] & ( (\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & (!\nios2_gen2_0|cpu|D_iw [16] $ (!\nios2_gen2_0|cpu|D_iw [15])))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\nios2_gen2_0|cpu|D_iw [12]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0000000006000600;
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout  = ( \nios2_gen2_0|cpu|Equal0~0_combout  & ( (!\nios2_gen2_0|cpu|Equal0~7_combout  & (!\nios2_gen2_0|cpu|Equal0~8_combout  & !\nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout )) ) ) # ( 
// !\nios2_gen2_0|cpu|Equal0~0_combout  & ( (!\nios2_gen2_0|cpu|Equal0~7_combout  & !\nios2_gen2_0|cpu|Equal0~8_combout ) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal0~7_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Equal0~8_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hA0A0A0A0A000A000;
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~10 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~10_combout  = ( !\nios2_gen2_0|cpu|D_iw [13] & ( \nios2_gen2_0|cpu|D_iw [14] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [15] & (\nios2_gen2_0|cpu|D_iw [11] & !\nios2_gen2_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~10 .lut_mask = 64'h0000000008000000;
defparam \nios2_gen2_0|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~9 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~9_combout  = ( !\nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & !\nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~9 .lut_mask = 64'h0000000080000000;
defparam \nios2_gen2_0|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~11 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~11_combout  = ( \nios2_gen2_0|cpu|D_iw [0] & ( !\nios2_gen2_0|cpu|D_iw [1] & ( (!\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [3] & (!\nios2_gen2_0|cpu|D_iw [4] & !\nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\nios2_gen2_0|cpu|D_iw [0]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~11 .lut_mask = 64'h0000800000000000;
defparam \nios2_gen2_0|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout  = ( !\nios2_gen2_0|cpu|Equal0~11_combout  & ( (!\nios2_gen2_0|cpu|Equal0~0_combout ) # ((!\nios2_gen2_0|cpu|Equal62~10_combout  & !\nios2_gen2_0|cpu|Equal62~9_combout )) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|Equal62~10_combout ),
	.datac(!\nios2_gen2_0|cpu|Equal62~9_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'hFFC0FFC000000000;
defparam \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = ( \nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [12] & !\nios2_gen2_0|cpu|D_iw [14])) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw 
// [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( \nios2_gen2_0|cpu|D_iw [15] & ( !\nios2_gen2_0|cpu|D_iw [11] & ( 
// (!\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & !\nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [15] & ( !\nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [16] & 
// (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] $ (\nios2_gen2_0|cpu|D_iw [14])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 64'h800820000002A000;
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ( \nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|D_iw [14]))) ) 
// ) ) # ( !\nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [13] & ((!\nios2_gen2_0|cpu|D_iw [14]) # (\nios2_gen2_0|cpu|D_iw [12])))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [15] & ( 
// !\nios2_gen2_0|cpu|D_iw [11] & ( (\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [13] & \nios2_gen2_0|cpu|D_iw [12])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 64'h0404000044040080;
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~8 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~8_combout  = ( \nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~8 .lut_mask = 64'h0000000000000001;
defparam \nios2_gen2_0|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~7 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~7_combout  = ( !\nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [12] & ( (\nios2_gen2_0|cpu|D_iw [14] & (\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [16] & \nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~7 .lut_mask = 64'h0000000000010000;
defparam \nios2_gen2_0|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ( \nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [12] & !\nios2_gen2_0|cpu|D_iw [14])) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw 
// [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( \nios2_gen2_0|cpu|D_iw [15] & ( !\nios2_gen2_0|cpu|D_iw [11] & ( 
// (\nios2_gen2_0|cpu|D_iw [16] & ((!\nios2_gen2_0|cpu|D_iw [12] & ((\nios2_gen2_0|cpu|D_iw [14]))) # (\nios2_gen2_0|cpu|D_iw [12] & (!\nios2_gen2_0|cpu|D_iw [13] & !\nios2_gen2_0|cpu|D_iw [14])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 64'h0000045000010500;
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & (!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & 
// (!\nios2_gen2_0|cpu|Equal62~8_combout  & !\nios2_gen2_0|cpu|Equal62~7_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datac(!\nios2_gen2_0|cpu|Equal62~8_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal62~7_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h8000800000000000;
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~15 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~15_combout  = ( !\nios2_gen2_0|cpu|D_iw [14] & ( \nios2_gen2_0|cpu|D_iw [13] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [15] & (!\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~15 .lut_mask = 64'h0000000000800000;
defparam \nios2_gen2_0|cpu|Equal62~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~16 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~16_combout  = ( !\nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~16 .lut_mask = 64'h0000000000200000;
defparam \nios2_gen2_0|cpu|Equal62~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~11 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~11_combout  = ( \nios2_gen2_0|cpu|D_iw [15] & ( !\nios2_gen2_0|cpu|D_iw [12] & ( (\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [11] & !\nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~11 .lut_mask = 64'h0000100000000000;
defparam \nios2_gen2_0|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~13 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~13_combout  = ( !\nios2_gen2_0|cpu|D_iw [12] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (\nios2_gen2_0|cpu|D_iw [14] & (\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [15] & \nios2_gen2_0|cpu|D_iw [16]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\nios2_gen2_0|cpu|D_iw [16]),
	.datae(!\nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~13 .lut_mask = 64'h0000000000010000;
defparam \nios2_gen2_0|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~12 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~12_combout  = ( \nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [14] & (!\nios2_gen2_0|cpu|D_iw [12] & (\nios2_gen2_0|cpu|D_iw [15] & \nios2_gen2_0|cpu|D_iw [13]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~12 .lut_mask = 64'h0000000000000008;
defparam \nios2_gen2_0|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  = ( !\nios2_gen2_0|cpu|Equal62~12_combout  & ( (!\nios2_gen2_0|cpu|Equal62~15_combout  & (!\nios2_gen2_0|cpu|Equal62~16_combout  & (!\nios2_gen2_0|cpu|Equal62~11_combout  & 
// !\nios2_gen2_0|cpu|Equal62~13_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal62~15_combout ),
	.datab(!\nios2_gen2_0|cpu|Equal62~16_combout ),
	.datac(!\nios2_gen2_0|cpu|Equal62~11_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal62~13_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal62~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'h8000800000000000;
defparam \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~10 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~10_combout  = ( !\nios2_gen2_0|cpu|D_iw [2] & ( \nios2_gen2_0|cpu|D_iw [5] & ( (!\nios2_gen2_0|cpu|D_iw [0] & (\nios2_gen2_0|cpu|D_iw [1] & (!\nios2_gen2_0|cpu|D_iw [4] & \nios2_gen2_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\nios2_gen2_0|cpu|D_iw [2]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~10 .lut_mask = 64'h0000000000200000;
defparam \nios2_gen2_0|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_exception~5 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_exception~5_combout  = ( \nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_iw [5] & ( (!\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [1] $ (!\nios2_gen2_0|cpu|D_iw [0]))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [4] & ( 
// !\nios2_gen2_0|cpu|D_iw [5] & ( (!\nios2_gen2_0|cpu|D_iw [2] & (\nios2_gen2_0|cpu|D_iw [3] & (!\nios2_gen2_0|cpu|D_iw [1] $ (!\nios2_gen2_0|cpu|D_iw [0])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_exception~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_exception~5 .lut_mask = 64'h0028282800000000;
defparam \nios2_gen2_0|cpu|D_ctrl_exception~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_exception~6 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_exception~6_combout  = ( \nios2_gen2_0|cpu|D_iw [4] & ( \nios2_gen2_0|cpu|D_iw [5] & ( (!\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [1] & ((\nios2_gen2_0|cpu|D_iw [3]) # (\nios2_gen2_0|cpu|D_iw [0])))) # 
// (\nios2_gen2_0|cpu|D_iw [2] & (\nios2_gen2_0|cpu|D_iw [3] & ((\nios2_gen2_0|cpu|D_iw [0]) # (\nios2_gen2_0|cpu|D_iw [1])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_exception~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_exception~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_exception~6 .lut_mask = 64'h000000000000089D;
defparam \nios2_gen2_0|cpu|D_ctrl_exception~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_exception~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_exception~1_combout  = ( !\nios2_gen2_0|cpu|D_ctrl_exception~6_combout  & ( (!\nios2_gen2_0|cpu|Equal0~10_combout  & (!\nios2_gen2_0|cpu|D_ctrl_exception~4_combout  & !\nios2_gen2_0|cpu|D_ctrl_exception~5_combout )) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|Equal0~10_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_exception~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_exception~1 .lut_mask = 64'hC000C00000000000;
defparam \nios2_gen2_0|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout  = ( \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  & ( \nios2_gen2_0|cpu|D_ctrl_exception~1_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ) # 
// ((!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ) # ((!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & \nios2_gen2_0|cpu|Equal0~0_combout ))) ) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  & ( 
// \nios2_gen2_0|cpu|D_ctrl_exception~1_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ) # ((!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ) # (\nios2_gen2_0|cpu|Equal0~0_combout )) ) ) ) # ( 
// \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  & ( !\nios2_gen2_0|cpu|D_ctrl_exception~1_combout  ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout  & ( !\nios2_gen2_0|cpu|D_ctrl_exception~1_combout  ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'hFFFFFFFFEEFFEEFE;
defparam \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N50
dffeas \nios2_gen2_0|cpu|R_ctrl_force_src2_zero (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[8]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[8]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  = ( \nios2_gen2_0|cpu|D_iw [4] & ( \nios2_gen2_0|cpu|D_iw [0] & ( (\nios2_gen2_0|cpu|D_iw [1] & ((!\nios2_gen2_0|cpu|D_iw [2]) # (!\nios2_gen2_0|cpu|D_iw [3]))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [4] & ( 
// \nios2_gen2_0|cpu|D_iw [0] & ( ((!\nios2_gen2_0|cpu|D_iw [5] & (!\nios2_gen2_0|cpu|D_iw [2] & !\nios2_gen2_0|cpu|D_iw [3]))) # (\nios2_gen2_0|cpu|D_iw [1]) ) ) ) # ( \nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_iw [0] & ( (!\nios2_gen2_0|cpu|D_iw 
// [1] & ((!\nios2_gen2_0|cpu|D_iw [5]) # ((!\nios2_gen2_0|cpu|D_iw [3]) # (\nios2_gen2_0|cpu|D_iw [2])))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_iw [0] & ( (!\nios2_gen2_0|cpu|D_iw [1] & ((!\nios2_gen2_0|cpu|D_iw [5]) # 
// ((!\nios2_gen2_0|cpu|D_iw [2]) # (\nios2_gen2_0|cpu|D_iw [3])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hA8AAAA8AD5555550;
defparam \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|update_grant~0_combout  = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q  ) ) ) # ( !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( 
// !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ) ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|update_grant~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|update_grant~0 .lut_mask = 64'h3030F0F000000000;
defparam \mm_interconnect_0|cmd_mux_003|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|update_grant~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|update_grant~1_combout  = ( \mm_interconnect_0|cmd_mux_003|update_grant~0_combout  & ( \mm_interconnect_0|cmd_mux_003|packet_in_progress~q  & ( ((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & 
// (\mm_interconnect_0|cmd_demux|src3_valid~1_combout  & \mm_interconnect_0|router|Equal1~2_combout ))) # (\mm_interconnect_0|cmd_mux_003|src_valid~0_combout ) ) ) ) # ( \mm_interconnect_0|cmd_mux_003|update_grant~0_combout  & ( 
// !\mm_interconnect_0|cmd_mux_003|packet_in_progress~q  ) ) # ( !\mm_interconnect_0|cmd_mux_003|update_grant~0_combout  & ( !\mm_interconnect_0|cmd_mux_003|packet_in_progress~q  & ( (!\mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & 
// ((!\mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ) # (!\mm_interconnect_0|router|Equal1~2_combout )))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datac(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|update_grant~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|update_grant~1 .lut_mask = 64'hFE00FFFF000001FF;
defparam \mm_interconnect_0|cmd_mux_003|update_grant~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout  = ( !\mm_interconnect_0|cmd_mux_003|update_grant~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N32
dffeas \mm_interconnect_0|cmd_mux_003|packet_in_progress (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_003|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N26
dffeas \nios2_gen2_0|cpu|d_write (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_write .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_op_bret (
// Equation(s):
// \nios2_gen2_0|cpu|D_op_bret~combout  = ( \nios2_gen2_0|cpu|Equal0~0_combout  & ( \nios2_gen2_0|cpu|Equal62~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|Equal62~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_op_bret~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_op_bret .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_op_bret .lut_mask = 64'h000000000000FFFF;
defparam \nios2_gen2_0|cpu|D_op_bret .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|hbreak_enabled~0 (
// Equation(s):
// \nios2_gen2_0|cpu|hbreak_enabled~0_combout  = ( \nios2_gen2_0|cpu|R_ctrl_break~q  & ( \nios2_gen2_0|cpu|D_op_bret~combout  ) ) # ( \nios2_gen2_0|cpu|R_ctrl_break~q  & ( !\nios2_gen2_0|cpu|D_op_bret~combout  ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_break~q  & ( 
// !\nios2_gen2_0|cpu|D_op_bret~combout  & ( \nios2_gen2_0|cpu|hbreak_enabled~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|hbreak_enabled~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_break~q ),
	.dataf(!\nios2_gen2_0|cpu|D_op_bret~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|hbreak_enabled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|hbreak_enabled~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|hbreak_enabled~0 .lut_mask = 64'h0F0FFFFF0000FFFF;
defparam \nios2_gen2_0|cpu|hbreak_enabled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N28
dffeas \nios2_gen2_0|cpu|hbreak_enabled (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|hbreak_enabled~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~1_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|hbreak_enabled~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(!\nios2_gen2_0|cpu|hbreak_enabled~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~1 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N10
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell_combout  = 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000008000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N15
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datac(!\~GND~combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .lut_mask = 64'h00051515FAFFBFBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .lut_mask = 64'h00FB00FB04FF04FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N38
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N29
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h0404040407070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .lut_mask = 64'h0008000800000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0003000300330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .lut_mask = 64'hB830B83088008800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h005F005F000A000A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0002FFEE0000FFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hFFCCFFCC00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h0000001150405040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h00550F7F55554F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 64'h0055005500000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 64'h03030303CFCFCFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'hCCCCCCCC00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .lut_mask = 64'h000000FF00001000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .lut_mask = 64'h0000AAAA4000AAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .lut_mask = 64'h0000000000200020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~17_sumout  = SUM(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2] ) + ( VCC ) + ( !VCC ))
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~18  = CARRY(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~17_sumout ),
	.cout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & \altera_internal_jtag~TDIUTAP )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~16 .lut_mask = 64'h0000000004040404;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 64'h05F505F505F505F5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 .lut_mask = 64'h0002222200202222;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~14 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [37] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])))

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [37]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~14 .lut_mask = 64'h0004000400040004;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N34
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N2
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N5
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N44
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N47
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N59
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N14
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir .lut_mask = 64'h0000000011111111;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N34
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N53
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N44
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout  = ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0] ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 64'h3333333300000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N37
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N59
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N40
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N50
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1] ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0 .lut_mask = 64'h0000333300000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout  = ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [37] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [36] ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [36]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [37]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1 .lut_mask = 64'h00000000CCCC0000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N19
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 64'h0022002200220022;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [35] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [35] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )) ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [35] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout )) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg [0]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~56 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~56 .lut_mask = 64'h00000808F1F1F9F9;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~17 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ((\altera_internal_jtag~TDIUTAP ))) ) 
// ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [36]))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [36]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~17 .lut_mask = 64'h53535353505F505F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N20
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N50
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [35] & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 64'h00AA000000000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 64'h00000000F000F000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// (((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34]) # 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [35]))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [35] & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34] & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17] & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [35]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 64'h0020002000FD00FD;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N28
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( !\rst_controller|r_early_rst~q  ) )

	.dataa(!\rst_controller|r_early_rst~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N37
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout  = SUM(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~18  ))
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~14  = CARRY(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout ),
	.cout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N34
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~13_sumout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2] & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2] & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2] & ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [1]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [1]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~9_sumout  = SUM(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~14  ))
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~10  = CARRY(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~9_sumout ),
	.cout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N37
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~9_sumout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [2]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [2]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~21_sumout  = SUM(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [5] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~10  ))
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~22  = CARRY(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [5] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~21_sumout ),
	.cout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N40
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~21_sumout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~57 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~57_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))
// \nios2_gen2_0|cpu|Add0~58  = CARRY(( \nios2_gen2_0|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|F_pc [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~57_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~57 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~57 .lut_mask = 64'h0000000000003333;
defparam \nios2_gen2_0|cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~61 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~61_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [1] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~58  ))
// \nios2_gen2_0|cpu|Add0~62  = CARRY(( \nios2_gen2_0|cpu|F_pc [1] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~58  ))

	.dataa(!\nios2_gen2_0|cpu|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~61_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~61 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \nios2_gen2_0|cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~45 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~45_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [2] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~62  ))
// \nios2_gen2_0|cpu|Add0~46  = CARRY(( \nios2_gen2_0|cpu|F_pc [2] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~62  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|F_pc [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~45_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~45 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \nios2_gen2_0|cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~9_combout  = ( \nios2_gen2_0|cpu|Add0~45_sumout  & ( \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( (\nios2_gen2_0|cpu|Add2~53_sumout  & !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|Add0~45_sumout  & ( \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( (\nios2_gen2_0|cpu|Add2~53_sumout  & !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ) ) ) ) # ( \nios2_gen2_0|cpu|Add0~45_sumout  & ( 
// !\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|Add2~53_sumout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Add0~45_sumout ),
	.dataf(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~9 .lut_mask = 64'h0000F0F050505050;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \nios2_gen2_0|cpu|F_pc[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~41 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~41_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [3] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~46  ))
// \nios2_gen2_0|cpu|Add0~42  = CARRY(( \nios2_gen2_0|cpu|F_pc [3] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~41_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~41 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios2_gen2_0|cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[5]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[5]~feeder_combout  = \nios2_gen2_0|cpu|D_iw [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_iw [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( \nios2_gen2_0|cpu|D_iw [16] & ( (\nios2_gen2_0|cpu|D_iw [15] & (\nios2_gen2_0|cpu|D_iw [14] & !\nios2_gen2_0|cpu|D_iw [11])) ) ) # ( !\nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [11] 
// & ((!\nios2_gen2_0|cpu|D_iw [14]) # (\nios2_gen2_0|cpu|D_iw [15]))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [15]),
	.datab(!\nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\nios2_gen2_0|cpu|D_iw [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hD0D0D0D010101010;
defparam \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( !\nios2_gen2_0|cpu|D_iw [13] & ( (\nios2_gen2_0|cpu|Equal0~0_combout  & (\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & \nios2_gen2_0|cpu|D_iw [12])) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datad(!\nios2_gen2_0|cpu|D_iw [12]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h0003000300000000;
defparam \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N40
dffeas \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[5]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[5]~0_combout  = ((\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q )) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[5]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[5]~0 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \nios2_gen2_0|cpu|E_src2[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  = ( !\nios2_gen2_0|cpu|D_iw [0] & ( (!\nios2_gen2_0|cpu|D_iw [5]) # ((!\nios2_gen2_0|cpu|D_iw [3]) # (!\nios2_gen2_0|cpu|D_iw [4])) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [5]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_iw [3]),
	.datad(!\nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'hFFFAFFFA00000000;
defparam \nios2_gen2_0|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout  = ( \nios2_gen2_0|cpu|D_iw [1] & ( \nios2_gen2_0|cpu|D_iw [2] ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_br_nxt~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_ctrl_br_nxt~1 .lut_mask = 64'h0000000055555555;
defparam \nios2_gen2_0|cpu|R_ctrl_br_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_ctrl_br_nxt~2 (
// Equation(s):
// \nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout  = ( \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout  & ( \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_br_nxt~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_ctrl_br_nxt~2 .lut_mask = 64'h000000000000FFFF;
defparam \nios2_gen2_0|cpu|R_ctrl_br_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_use_imm~1 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_use_imm~1_combout  = ( !\nios2_gen2_0|cpu|D_iw [14] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [11] & (!\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|Equal0~0_combout )))) ) ) # ( 
// \nios2_gen2_0|cpu|D_iw [14] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [11] & (\nios2_gen2_0|cpu|D_iw [15] & (\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|Equal0~0_combout )))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\nios2_gen2_0|cpu|D_iw [11]),
	.datac(!\nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(!\nios2_gen2_0|cpu|D_iw [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \nios2_gen2_0|cpu|R_src2_use_imm~1 .lut_mask = 64'h0000000000800008;
defparam \nios2_gen2_0|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_use_imm~5 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_use_imm~5_combout  = ( \nios2_gen2_0|cpu|D_iw [2] & ( (\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [1] & ((!\nios2_gen2_0|cpu|D_iw [4]) # (!\nios2_gen2_0|cpu|D_iw [3])))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\nios2_gen2_0|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_use_imm~5 .lut_mask = 64'h000000000E000E00;
defparam \nios2_gen2_0|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_use_imm~0 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_use_imm~0_combout  = ( \nios2_gen2_0|cpu|R_src2_use_imm~5_combout  ) # ( !\nios2_gen2_0|cpu|R_src2_use_imm~5_combout  & ( (((\nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout  & \nios2_gen2_0|cpu|R_valid~q )) # 
// (\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout )) # (\nios2_gen2_0|cpu|R_src2_use_imm~1_combout ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ),
	.datab(!\nios2_gen2_0|cpu|R_valid~q ),
	.datac(!\nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datae(!\nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_use_imm~0 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \nios2_gen2_0|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N38
dffeas \nios2_gen2_0|cpu|R_src2_use_imm (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N40
dffeas \nios2_gen2_0|cpu|E_src2[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[5]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[9]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[9]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~4 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~4_combout  = ( \nios2_gen2_0|cpu|D_iw [12] & ( !\nios2_gen2_0|cpu|D_iw [15] & ( (\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [14] & !\nios2_gen2_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~4 .lut_mask = 64'h0000100000000000;
defparam \nios2_gen2_0|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_op_rdctl (
// Equation(s):
// \nios2_gen2_0|cpu|D_op_rdctl~combout  = ( \nios2_gen2_0|cpu|Equal0~0_combout  & ( \nios2_gen2_0|cpu|Equal62~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Equal62~4_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_op_rdctl .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_op_rdctl .lut_mask = 64'h00000F0F00000F0F;
defparam \nios2_gen2_0|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N13
dffeas \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~5 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~5_combout  = ( !\nios2_gen2_0|cpu|D_iw [14] & ( \nios2_gen2_0|cpu|D_iw [15] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [12] & (!\nios2_gen2_0|cpu|D_iw [13] & !\nios2_gen2_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~5 .lut_mask = 64'h0000000080000000;
defparam \nios2_gen2_0|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~1 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~1_combout  = ( \nios2_gen2_0|cpu|D_iw [3] & ( !\nios2_gen2_0|cpu|D_iw [0] & ( (!\nios2_gen2_0|cpu|D_iw [1] & (!\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [5] & !\nios2_gen2_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\nios2_gen2_0|cpu|D_iw [3]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~1 .lut_mask = 64'h0000800000000000;
defparam \nios2_gen2_0|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~5 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~5_combout  = ( \nios2_gen2_0|cpu|D_iw [5] & ( !\nios2_gen2_0|cpu|D_iw [4] & ( (!\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [3] & !\nios2_gen2_0|cpu|D_iw [1]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\nios2_gen2_0|cpu|D_iw [3]),
	.datad(!\nios2_gen2_0|cpu|D_iw [1]),
	.datae(!\nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~5 .lut_mask = 64'h0000800000000000;
defparam \nios2_gen2_0|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~6 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~6_combout  = ( \nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_iw [5] & ( (!\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [1] & !\nios2_gen2_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\nios2_gen2_0|cpu|D_iw [1]),
	.datad(!\nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~6 .lut_mask = 64'h0000800000000000;
defparam \nios2_gen2_0|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~4 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~4_combout  = ( \nios2_gen2_0|cpu|D_iw [3] & ( !\nios2_gen2_0|cpu|D_iw [0] & ( (!\nios2_gen2_0|cpu|D_iw [1] & (!\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [5] & \nios2_gen2_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\nios2_gen2_0|cpu|D_iw [3]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~4 .lut_mask = 64'h0000008000000000;
defparam \nios2_gen2_0|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout  = ( !\nios2_gen2_0|cpu|Equal0~6_combout  & ( !\nios2_gen2_0|cpu|Equal0~4_combout  & ( (!\nios2_gen2_0|cpu|Equal0~1_combout  & (!\nios2_gen2_0|cpu|Equal0~5_combout  & ((!\nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ) 
// # (!\nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout )))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal0~1_combout ),
	.datab(!\nios2_gen2_0|cpu|Equal0~5_combout ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout ),
	.datae(!\nios2_gen2_0|cpu|Equal0~6_combout ),
	.dataf(!\nios2_gen2_0|cpu|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'h8880000000000000;
defparam \nios2_gen2_0|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout  = ( !\nios2_gen2_0|cpu|D_iw [4] & ( \nios2_gen2_0|cpu|D_iw [3] & ( (!\nios2_gen2_0|cpu|D_iw [1] & (!\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [2] & \nios2_gen2_0|cpu|D_iw [5]))) ) ) ) # ( 
// \nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_iw [3] & ( (!\nios2_gen2_0|cpu|D_iw [1] & (!\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [2] & \nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1 .lut_mask = 64'h0000008000800000;
defparam \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout  = ( !\nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & !\nios2_gen2_0|cpu|D_iw [15])) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [11] & 
// ( !\nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|D_iw [14])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h0088000080800000;
defparam \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~6 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~6_combout  = ( \nios2_gen2_0|cpu|D_iw [15] & ( !\nios2_gen2_0|cpu|D_iw [11] & ( (\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & !\nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~6 .lut_mask = 64'h0000400000000000;
defparam \nios2_gen2_0|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout  = ( \nios2_gen2_0|cpu|Equal62~6_combout  & ( \nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal62~6_combout  & ( \nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// ((!\nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ) # ((\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ) # (\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ))) # (\nios2_gen2_0|cpu|Equal62~5_combout ) ) ) ) # ( \nios2_gen2_0|cpu|Equal62~6_combout  & ( 
// !\nios2_gen2_0|cpu|Equal0~0_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ) # (\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|Equal62~6_combout  & ( !\nios2_gen2_0|cpu|Equal0~0_combout  & ( 
// (!\nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ) # (\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal62~5_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_br_cmp~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datae(!\nios2_gen2_0|cpu|Equal62~6_combout ),
	.dataf(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'hCFCFCFCFDFFFFFFF;
defparam \nios2_gen2_0|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N32
dffeas \nios2_gen2_0|cpu|R_ctrl_br_cmp (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_br_cmp~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~2_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [1])

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|d_writedata [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~2 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [39] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc [1] & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result [3]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc [1] & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[39] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[39] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [40] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc [2] & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc [2] & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|F_pc [2]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[40] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[40] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_004|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~1 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~1_combout  = ( !\nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [14] & \nios2_gen2_0|cpu|D_iw [12]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [14]),
	.datad(!\nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~1 .lut_mask = 64'h0000000000080000;
defparam \nios2_gen2_0|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout  = ( \nios2_gen2_0|cpu|Equal62~1_combout  & ( \nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal62~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N22
dffeas \nios2_gen2_0|cpu|R_ctrl_rot_right (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~2 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~2_combout  = ( \nios2_gen2_0|cpu|D_iw [12] & ( !\nios2_gen2_0|cpu|D_iw [13] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [14] & (\nios2_gen2_0|cpu|D_iw [11] & \nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\nios2_gen2_0|cpu|D_iw [12]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~2 .lut_mask = 64'h0000000200000000;
defparam \nios2_gen2_0|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout  = ( !\nios2_gen2_0|cpu|D_iw [14] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [15] & (!\nios2_gen2_0|cpu|D_iw [13] & \nios2_gen2_0|cpu|D_iw [12]))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [15]),
	.datac(!\nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\nios2_gen2_0|cpu|D_iw [12]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h0020002000000000;
defparam \nios2_gen2_0|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~0 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~0_combout  = ( !\nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [15] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~0 .lut_mask = 64'h0000000000080000;
defparam \nios2_gen2_0|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout  = ( \nios2_gen2_0|cpu|Equal62~0_combout  & ( \nios2_gen2_0|cpu|Equal0~0_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal62~0_combout  & ( (\nios2_gen2_0|cpu|Equal0~0_combout  & 
// ((\nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ) # (\nios2_gen2_0|cpu|Equal62~2_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal62~2_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_shift_logical~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_shift_logical~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_shift_logical~1 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \nios2_gen2_0|cpu|D_ctrl_shift_logical~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N47
dffeas \nios2_gen2_0|cpu|R_ctrl_shift_logical (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_shift_logical~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [0])) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [2])))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~27_combout  = ( \nios2_gen2_0|cpu|d_writedata [8] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~27 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~27 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N59
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [35] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0])) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [35]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 64'h0000404000004040;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~25_sumout  = SUM(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [6] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~22  ))
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~26  = CARRY(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [6] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~25_sumout ),
	.cout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N41
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result~1 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result~1_combout  = (\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) # (\nios2_gen2_0|cpu|R_ctrl_br_cmp~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result~1 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \nios2_gen2_0|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N4
dffeas \nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~49 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~49_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [4] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~42  ))
// \nios2_gen2_0|cpu|Add0~50  = CARRY(( \nios2_gen2_0|cpu|F_pc [4] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~42  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|F_pc [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~49_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~49 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \nios2_gen2_0|cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[6]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[6]~feeder_combout  = \nios2_gen2_0|cpu|D_iw [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N27
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  = (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & \nios2_gen2_0|cpu|d_read~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datad(!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .lut_mask = 64'h00F000F000F000F0;
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N53
dffeas \jtag_uart_0|av_waitrequest (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest .is_wysiwyg = "true";
defparam \jtag_uart_0|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N45
cyclonev_lcell_comb \jtag_uart_0|av_waitrequest~0 (
// Equation(s):
// \jtag_uart_0|av_waitrequest~0_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( !\jtag_uart_0|av_waitrequest~q  & ( (!\nios2_gen2_0|cpu|W_alu_result [3] & 
// (\mm_interconnect_0|router|Equal2~1_combout  & (\mm_interconnect_0|router|Equal1~0_combout  & \mm_interconnect_0|router|Equal2~0_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [3]),
	.datab(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datac(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\jtag_uart_0|av_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~0 .extended_lut = "off";
defparam \jtag_uart_0|av_waitrequest~0 .lut_mask = 64'h0000000200000000;
defparam \jtag_uart_0|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N55
dffeas \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N39
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout  = ( \nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ) # ((\nios2_gen2_0|cpu|d_write~q  & 
// !\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q )) ) ) # ( !\nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( (\nios2_gen2_0|cpu|d_write~q  & !\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ) ) 
// )

	.dataa(!\nios2_gen2_0|cpu|d_write~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0 .lut_mask = 64'h50505050FF50FF50;
defparam \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N51
cyclonev_lcell_comb \jtag_uart_0|av_waitrequest~1 (
// Equation(s):
// \jtag_uart_0|av_waitrequest~1_combout  = ( \jtag_uart_0|av_waitrequest~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jtag_uart_0|av_waitrequest~0_combout ),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~1 .extended_lut = "off";
defparam \jtag_uart_0|av_waitrequest~1 .lut_mask = 64'h000000000000FFFF;
defparam \jtag_uart_0|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N52
dffeas \jtag_uart_0|av_waitrequest~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \jtag_uart_0|av_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N56
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00000000FF0FFF0F;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N33
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  & ( (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & (\mm_interconnect_0|router|Equal2~2_combout  & 
// (\jtag_uart_0|av_waitrequest~DUPLICATE_q  & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datab(!\mm_interconnect_0|router|Equal2~2_combout ),
	.datac(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h00010001FFFFFFFF;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N35
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0_combout  = (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & 
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout )

	.dataa(gnd),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used 
// [1] & ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0_combout  & \mm_interconnect_0|router|Equal2~2_combout ))) ) ) ) # ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & 
// ( !\jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal2~2_combout ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.dataf(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000EEEE0004EEEE;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N55
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = ( \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & \mm_interconnect_0|router|Equal2~2_combout )) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000000030003;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N37
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal3~0_combout  = ( !\nios2_gen2_0|cpu|W_alu_result [2] & ( \nios2_gen2_0|cpu|W_alu_result [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal3~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal3~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mm_interconnect_0|router|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N33
cyclonev_lcell_comb \mm_interconnect_0|router|Equal3~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal3~1_combout  = ( \mm_interconnect_0|router|Equal3~0_combout  & ( (\mm_interconnect_0|router|Equal1~0_combout  & (\mm_interconnect_0|router|Equal2~1_combout  & \mm_interconnect_0|router|Equal2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datac(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datad(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal3~1 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal3~1 .lut_mask = 64'h0000000000030003;
defparam \mm_interconnect_0|router|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder_combout  = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~29_sumout  = SUM(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [7] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~26  ))
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~30  = CARRY(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [7] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~29_sumout ),
	.cout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N46
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~29_sumout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~33_sumout  = SUM(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [8] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~30  ))
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~34  = CARRY(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [8] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~33_sumout ),
	.cout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N49
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~33_sumout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[8]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[8]~feeder_combout  = \nios2_gen2_0|cpu|D_iw [14]

	.dataa(!\nios2_gen2_0|cpu|D_iw [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N10
dffeas \nios2_gen2_0|cpu|E_src2[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[8]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  = ( \nios2_gen2_0|cpu|D_iw [3] & ( (\nios2_gen2_0|cpu|D_iw [0] & ((\nios2_gen2_0|cpu|D_iw [1]) # (\nios2_gen2_0|cpu|D_iw [2]))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_iw [1]),
	.datad(!\nios2_gen2_0|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_mem16~0 .lut_mask = 64'h00000000005F005F;
defparam \nios2_gen2_0|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  = ( !\nios2_gen2_0|cpu|D_iw [4] & ( \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_mem16~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \nios2_gen2_0|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~2_combout  = ( \nios2_gen2_0|cpu|d_writedata [3] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~2 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N25
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [3] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [3]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N35
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout  = (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0] & (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0] & ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31])))))

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~2 .lut_mask = 64'h0213021302130213;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~5_sumout  = SUM(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [9] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~34  ))
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~6  = CARRY(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [9] ) + ( GND ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~5_sumout ),
	.cout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N53
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~5_sumout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N2
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][74] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][74]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][74] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~3 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~3_combout  = (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][74]~q )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][74]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~3 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N20
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][76] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][76] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][76]~q  & ( 
// \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout  & (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & 
// \mm_interconnect_0|router|Equal3~1_combout ))) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][76]~q  & ( \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout  & (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & 
// (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & \mm_interconnect_0|router|Equal3~1_combout ))) ) ) ) # ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][76]~q  & ( 
// !\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal3~1_combout ),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][76]~q ),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~0 .lut_mask = 64'h0000333300043337;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N44
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q  ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q  & ( (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'hF5F5F5F5FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N26
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~3_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\~GND~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h0504050400110000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 .lut_mask = 64'h0055555500000000;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N59
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 64'h0000000000A000A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 64'h00FF01EF00FF0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0202020202420202;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h00F000F000DF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 64'h0000000C000000CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .lut_mask = 64'h33FF737F33FF73FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~1 .extended_lut = "on";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~1 .lut_mask = 64'h0010FAFA0000FFFF;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N20
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N28
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N55
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N40
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N37
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N11
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N4
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .lut_mask = 64'hFFB0FFB0FFF0FFF0;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N49
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N8
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .lut_mask = 64'h0000000000000200;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N46
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N51
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N52
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y7_N27
cyclonev_lcell_comb \jtag_uart_0|t_dav~feeder (
// Equation(s):
// \jtag_uart_0|t_dav~feeder_combout  = ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|t_dav~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|t_dav~feeder .extended_lut = "off";
defparam \jtag_uart_0|t_dav~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|t_dav~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y7_N28
dffeas \jtag_uart_0|t_dav (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|t_dav~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|t_dav .is_wysiwyg = "true";
defparam \jtag_uart_0|t_dav .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|t_dav~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N50
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .lut_mask = 64'h3F3F33330F0F0303;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N44
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 .lut_mask = 64'h0000000000000020;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N22
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N59
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N49
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write2 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N48
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~1 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N24
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~0 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datad(!\jtag_uart_0|t_dav~q ),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .lut_mask = 64'h0000000010003333;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N26
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N45
cyclonev_lcell_comb \jtag_uart_0|fifo_rd~0 (
// Equation(s):
// \jtag_uart_0|fifo_rd~0_combout  = ( \nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & !\nios2_gen2_0|cpu|W_alu_result [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_rd~0 .extended_lut = "off";
defparam \jtag_uart_0|fifo_rd~0 .lut_mask = 64'h00000000F000F000;
defparam \jtag_uart_0|fifo_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N0
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N18
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & 
// ( \jtag_uart_0|wr_rfifo~combout  ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( \jtag_uart_0|wr_rfifo~combout  ) ) ) # ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( !\jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( !\jtag_uart_0|wr_rfifo~combout  $ 
// (((!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # ((!\jtag_uart_0|fifo_rd~0_combout ) # (!\mm_interconnect_0|router|Equal2~2_combout )))) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & ( !\jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( \jtag_uart_0|wr_rfifo~combout  ) ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(!\jtag_uart_0|wr_rfifo~combout ),
	.datac(!\jtag_uart_0|fifo_rd~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal2~2_combout ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 64'h3333333633333333;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N1
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N3
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N6
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N8
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N9
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N10
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N12
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N15
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( !\jtag_uart_0|wr_rfifo~combout  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N27
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( 
// (!\jtag_uart_0|wr_rfifo~combout  & (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) ) )

	.dataa(!\jtag_uart_0|wr_rfifo~combout ),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'hA000A00000000000;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N18
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout  = (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout  & 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .lut_mask = 64'h0008000800080008;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N6
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// \jtag_uart_0|av_waitrequest~0_combout  & ( ((!\jtag_uart_0|fifo_rd~0_combout ) # (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout )) # 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// \jtag_uart_0|av_waitrequest~0_combout  & ( (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q ) # (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\jtag_uart_0|av_waitrequest~0_combout  ) ) # ( 
// !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\jtag_uart_0|av_waitrequest~0_combout  & ( (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q ) # 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.datac(!\jtag_uart_0|fifo_rd~0_combout ),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.datae(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h7777FFFF7777FFF5;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N7
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N16
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N45
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q )) ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000050005;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N21
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q  & 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0000000000010001;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N27
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ( (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # 
// ((!\jtag_uart_0|fifo_rd~0_combout ) # (!\jtag_uart_0|av_waitrequest~0_combout )) ) ) ) # ( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ( (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # 
// ((!\jtag_uart_0|fifo_rd~0_combout ) # (!\jtag_uart_0|av_waitrequest~0_combout )) ) ) ) # ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & ( (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # 
// ((!\jtag_uart_0|fifo_rd~0_combout ) # (!\jtag_uart_0|av_waitrequest~0_combout )) ) ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(!\jtag_uart_0|fifo_rd~0_combout ),
	.datac(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datad(gnd),
	.datae(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'h0000FEFEFEFEFEFE;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N28
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N39
cyclonev_lcell_comb \jtag_uart_0|wr_rfifo (
// Equation(s):
// \jtag_uart_0|wr_rfifo~combout  = ( \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q  & ( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|wr_rfifo~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|wr_rfifo .extended_lut = "off";
defparam \jtag_uart_0|wr_rfifo .lut_mask = 64'h00000000FF00FF00;
defparam \jtag_uart_0|wr_rfifo .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N48
cyclonev_lcell_comb \jtag_uart_0|fifo_rd~1 (
// Equation(s):
// \jtag_uart_0|fifo_rd~1_combout  = ( !\jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( (\jtag_uart_0|fifo_rd~0_combout  & (\mm_interconnect_0|router|Equal2~2_combout  & 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ))) ) )

	.dataa(!\jtag_uart_0|fifo_rd~0_combout ),
	.datab(!\mm_interconnect_0|router|Equal2~2_combout ),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_rd~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_rd~1 .extended_lut = "off";
defparam \jtag_uart_0|fifo_rd~1 .lut_mask = 64'h0001000100000000;
defparam \jtag_uart_0|fifo_rd~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N31
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N30
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) 
// + ( !VCC ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) 
// + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N31
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N33
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N34
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N36
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N37
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N39
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N40
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N42
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N43
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N45
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N46
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N0
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N1
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N3
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N4
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N6
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N7
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N9
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N10
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N12
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N13
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N15
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N16
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N0
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N3
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\jtag_uart_0|fifo_wr~q  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !\jtag_uart_0|fifo_wr~q  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(!\jtag_uart_0|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N6
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\jtag_uart_0|fifo_wr~q  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !\jtag_uart_0|fifo_wr~q  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(!\jtag_uart_0|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N7
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N9
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( !\jtag_uart_0|fifo_wr~q  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( !\jtag_uart_0|fifo_wr~q  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(!\jtag_uart_0|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N12
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( !\jtag_uart_0|fifo_wr~q  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( !\jtag_uart_0|fifo_wr~q  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|fifo_wr~q ),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00000F0F000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N15
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( !\jtag_uart_0|fifo_wr~q  ) + ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(!\jtag_uart_0|fifo_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N39
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] 
// & ( (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h8800880000000000;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N42
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  & ( 
// (\jtag_uart_0|r_val~0_combout  & (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|r_val~0_combout ),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h0000000003000300;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N57
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( 
// (\jtag_uart_0|fifo_wr~q ) # (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) # ( 
// !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( ((\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # 
// (\jtag_uart_0|fifo_wr~q )) # (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\jtag_uart_0|fifo_wr~q ),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 64'h3FFF3FFF3F3F3F3F;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N58
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N21
cyclonev_lcell_comb \jtag_uart_0|r_val~0 (
// Equation(s):
// \jtag_uart_0|r_val~0_combout  = (!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~q  & (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ) # (!\jtag_uart_0|r_val~q ))))

	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.datab(!\jtag_uart_0|r_val~q ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|r_val~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|r_val~0 .extended_lut = "off";
defparam \jtag_uart_0|r_val~0 .lut_mask = 64'h00E000E000E000E0;
defparam \jtag_uart_0|r_val~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N58
dffeas \jtag_uart_0|r_val (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|r_val~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|r_val .is_wysiwyg = "true";
defparam \jtag_uart_0|r_val .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N27
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 (
	.dataa(!\jtag_uart_0|r_val~q ),
	.datab(gnd),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.datad(gnd),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .lut_mask = 64'hF0F0A0A0F0F0A0A0;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N29
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N42
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \jtag_uart_0|r_val~q  & ( !\jtag_uart_0|fifo_wr~q  $ 
// ((((!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~q )) # 
// (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ))) ) ) # ( !\jtag_uart_0|r_val~q  & ( !\jtag_uart_0|fifo_wr~q  $ (((!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q 
// ) # (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ))) ) )

	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.datac(!\jtag_uart_0|fifo_wr~q ),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|r_val~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h0FC30FC30F870F87;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N2
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N48
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & \jtag_uart_0|fifo_wr~q ))) ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\jtag_uart_0|fifo_wr~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000010001;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N30
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( !\jtag_uart_0|r_val~0_combout  ) ) ) # ( 
// !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & (!\jtag_uart_0|r_val~0_combout  & 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))) ) ) ) # ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( !\jtag_uart_0|r_val~0_combout  ) ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\jtag_uart_0|r_val~0_combout ),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0000CCCC0004CCCC;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N32
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N54
cyclonev_lcell_comb \jtag_uart_0|fifo_wr~0 (
// Equation(s):
// \jtag_uart_0|fifo_wr~0_combout  = ( !\nios2_gen2_0|cpu|W_alu_result [2] & ( (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (\jtag_uart_0|always2~0_combout  & 
// \jtag_uart_0|av_waitrequest~0_combout )) ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\jtag_uart_0|always2~0_combout ),
	.datac(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_wr~0 .extended_lut = "off";
defparam \jtag_uart_0|fifo_wr~0 .lut_mask = 64'h0202020200000000;
defparam \jtag_uart_0|fifo_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N56
dffeas \jtag_uart_0|fifo_wr (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|fifo_wr .is_wysiwyg = "true";
defparam \jtag_uart_0|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jtag_uart_0|r_val~q ),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .lut_mask = 64'h000000000000FFFF;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[0]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[0]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[0]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|d_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N52
dffeas \nios2_gen2_0|cpu|d_writedata[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N0
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) 
// + ( !VCC ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) 
// + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N1
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N3
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N4
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N6
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N7
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N9
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N10
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N12
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N13
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y3_N15
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) 
// + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N16
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N31
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N33
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N34
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N37
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N39
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N40
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N43
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N45
cyclonev_lcell_comb \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] 
// ) + ( GND ) + ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N46
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[21]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[21]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N55
dffeas \nios2_gen2_0|cpu|d_writedata[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~21_combout  = (\nios2_gen2_0|cpu|d_writedata [6] & \mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_writedata [6]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~21 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~21 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout  = ( \nios2_gen2_0|cpu|D_iw [1] & ( \nios2_gen2_0|cpu|D_iw [5] & ( (\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [4] & (!\nios2_gen2_0|cpu|D_iw [0] & !\nios2_gen2_0|cpu|D_iw [3]))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|D_iw [1] & ( \nios2_gen2_0|cpu|D_iw [5] & ( (!\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [4] & (!\nios2_gen2_0|cpu|D_iw [0] & !\nios2_gen2_0|cpu|D_iw [3]))) ) ) ) # ( \nios2_gen2_0|cpu|D_iw [1] & ( !\nios2_gen2_0|cpu|D_iw [5] 
// & ( (\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [4] $ (\nios2_gen2_0|cpu|D_iw [3])))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [1] & ( !\nios2_gen2_0|cpu|D_iw [5] & ( (!\nios2_gen2_0|cpu|D_iw [2] & 
// (\nios2_gen2_0|cpu|D_iw [4] & (!\nios2_gen2_0|cpu|D_iw [0] & \nios2_gen2_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\nios2_gen2_0|cpu|D_iw [1]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h0020401080004000;
defparam \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  = ( !\nios2_gen2_0|cpu|D_iw [4] & ( (\nios2_gen2_0|cpu|D_iw [3] & (!\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [2] $ (\nios2_gen2_0|cpu|D_iw [1])))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\nios2_gen2_0|cpu|D_iw [1]),
	.datad(!\nios2_gen2_0|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h2100210000000000;
defparam \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  = ( \nios2_gen2_0|cpu|D_iw [3] & ( (!\nios2_gen2_0|cpu|Equal0~0_combout ) # (\nios2_gen2_0|cpu|D_iw [14]) ) ) # ( !\nios2_gen2_0|cpu|D_iw [3] & ( (\nios2_gen2_0|cpu|Equal0~0_combout  & \nios2_gen2_0|cpu|D_iw 
// [14]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios2_gen2_0|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_logic_op[0]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_logic_op[0]~1_combout  = ( \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  ) # ( !\nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout  & ( (((\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout  & \nios2_gen2_0|cpu|Equal0~0_combout )) # 
// (\nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout )) # (\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datab(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_logic_op[0]~1 .lut_mask = 64'h1FFF1FFFFFFFFFFF;
defparam \nios2_gen2_0|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N34
dffeas \nios2_gen2_0|cpu|R_logic_op[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N56
dffeas \nios2_gen2_0|cpu|R_ctrl_br (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout  = ( \nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [14] & ( (\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [12] & (\nios2_gen2_0|cpu|D_iw [13] & \nios2_gen2_0|cpu|D_iw [11]))) ) ) ) # ( 
// \nios2_gen2_0|cpu|D_iw [15] & ( !\nios2_gen2_0|cpu|D_iw [14] & ( (\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|D_iw [13])) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [15] & ( !\nios2_gen2_0|cpu|D_iw [14] & ( 
// (\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & ((!\nios2_gen2_0|cpu|D_iw [12]) # (\nios2_gen2_0|cpu|D_iw [11])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~3 .lut_mask = 64'h0405040400000004;
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~9 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~9_combout  = ( !\nios2_gen2_0|cpu|D_iw [1] & ( \nios2_gen2_0|cpu|D_iw [5] & ( (\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [3] & (!\nios2_gen2_0|cpu|D_iw [4] & !\nios2_gen2_0|cpu|D_iw [0]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\nios2_gen2_0|cpu|D_iw [0]),
	.datae(!\nios2_gen2_0|cpu|D_iw [1]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~9 .lut_mask = 64'h0000000040000000;
defparam \nios2_gen2_0|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout  = ( \nios2_gen2_0|cpu|Equal0~9_combout  & ( \nios2_gen2_0|cpu|D_ctrl_exception~1_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~9_combout  & ( \nios2_gen2_0|cpu|D_ctrl_exception~1_combout  & ( 
// (!\nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ) # ((\nios2_gen2_0|cpu|Equal0~0_combout  & ((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout )))) ) ) ) # ( \nios2_gen2_0|cpu|Equal0~9_combout  & ( 
// !\nios2_gen2_0|cpu|D_ctrl_exception~1_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~9_combout  & ( !\nios2_gen2_0|cpu|D_ctrl_exception~1_combout  ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(!\nios2_gen2_0|cpu|Equal0~9_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_exception~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~1 .lut_mask = 64'hFFFFFFFFF0F7FFFF;
defparam \nios2_gen2_0|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N43
dffeas \nios2_gen2_0|cpu|R_ctrl_retaddr (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1~0 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1~0_combout  = ( \nios2_gen2_0|cpu|E_valid_from_R~q  & ( ((\nios2_gen2_0|cpu|R_ctrl_retaddr~q  & \nios2_gen2_0|cpu|R_valid~q )) # (\nios2_gen2_0|cpu|R_ctrl_br~q ) ) ) # ( !\nios2_gen2_0|cpu|E_valid_from_R~q  & ( 
// (\nios2_gen2_0|cpu|R_ctrl_retaddr~q  & \nios2_gen2_0|cpu|R_valid~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_br~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_retaddr~q ),
	.datad(!\nios2_gen2_0|cpu|R_valid~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1~0 .lut_mask = 64'h000F000F555F555F;
defparam \nios2_gen2_0|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder_combout  = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  = ( \nios2_gen2_0|cpu|D_iw [1] & ( (!\nios2_gen2_0|cpu|D_iw [3] & \nios2_gen2_0|cpu|D_iw [0]) ) ) # ( !\nios2_gen2_0|cpu|D_iw [1] & ( (\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [3] & 
// \nios2_gen2_0|cpu|D_iw [0])) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\nios2_gen2_0|cpu|D_iw [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_mem8~0 .lut_mask = 64'h040404040C0C0C0C;
defparam \nios2_gen2_0|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  = ( \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( \nios2_gen2_0|cpu|D_iw [4] ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( \nios2_gen2_0|cpu|D_iw [4] ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( 
// !\nios2_gen2_0|cpu|D_iw [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_mem8~1 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \nios2_gen2_0|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_mem_byte_en~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_mem_byte_en~0_combout  = ( \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\nios2_gen2_0|cpu|Add2~5_sumout ) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// ((!\nios2_gen2_0|cpu|Add2~5_sumout  & !\nios2_gen2_0|cpu|Add2~1_sumout )) # (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\nios2_gen2_0|cpu|Add2~5_sumout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Add2~1_sumout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_mem_byte_en~0 .lut_mask = 64'hA0FFA0FFFFAAFFAA;
defparam \nios2_gen2_0|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N46
dffeas \nios2_gen2_0|cpu|d_byteenable[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [32] = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( (\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # (\nios2_gen2_0|cpu|d_byteenable [0]) ) ) # ( !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_003|saved_grant [1] ) )

	.dataa(!\nios2_gen2_0|cpu|d_byteenable [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[32] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[32] .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \mm_interconnect_0|cmd_mux_003|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [0] ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [0] & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34] & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout )) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34]))) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 64'h003F000C003F000C;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N20
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N34
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout  = ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2] & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q )) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 .lut_mask = 64'h4400440000000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~5_combout  = (\nios2_gen2_0|cpu|d_writedata [2] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_writedata [2]),
	.datad(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~5 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N58
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3_combout  = 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [2]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [2]))

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [2]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [3] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [3]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [3] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [3]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [3]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N59
dffeas \nios2_gen2_0|cpu|d_writedata[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~4_combout  = ( \nios2_gen2_0|cpu|d_writedata [4] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N14
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~11_combout  = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_writedata [5]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~11 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~11 .lut_mask = 64'h00000F0F00000F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N10
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [5] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [5]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [5] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [5]) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [5]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~22_combout  = ( \nios2_gen2_0|cpu|d_writedata [6] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~22 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~22 .lut_mask = 64'h0000000000FF00FF;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N5
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N50
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [11]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N7
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N35
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N43
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~25_combout  = ( \nios2_gen2_0|cpu|d_writedata [9] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~25 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~25 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N55
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~12_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [11])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|d_writedata [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~12 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~12 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N32
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [11] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [11]) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [11] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [11]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[12]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[12]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[7]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[7]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[7]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|d_writedata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N55
dffeas \nios2_gen2_0|cpu|d_writedata[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y3_N0
cyclonev_ram_block \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\jtag_uart_0|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(\clk_clk~inputCLKENA0_outclk ),
	.ena0(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\jtag_uart_0|r_val~0_combout ),
	.ena2(\jtag_uart_0|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\rst_controller|r_sync_rst~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\nios2_gen2_0|cpu|d_writedata [7],\nios2_gen2_0|cpu|d_writedata [6],\nios2_gen2_0|cpu|d_writedata [5],\nios2_gen2_0|cpu|d_writedata [4],\nios2_gen2_0|cpu|d_writedata [3],
\nios2_gen2_0|cpu|d_writedata [2],\nios2_gen2_0|cpu|d_writedata [1],\nios2_gen2_0|cpu|d_writedata [0]}),
	.portaaddr({\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "multiplePortRegister_jtag_uart_0:jtag_uart_0|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~12 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [6]),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N47
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~11 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [5]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .lut_mask = 64'h0020002002220222;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N20
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~10 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .lut_mask = 64'h3030303A3A303A3A;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N11
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N25
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N28
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N40
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N38
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N55
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\jtag_uart_0|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(\clk_clk~inputCLKENA0_outclk ),
	.ena0(\jtag_uart_0|wr_rfifo~combout ),
	.ena1(\jtag_uart_0|fifo_rd~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [7],\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [6],
\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [5],\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [4],\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [3],
\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [2],\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [1],\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "multiplePortRegister_jtag_uart_0:jtag_uart_0|multiplePortRegister_jtag_uart_0_scfifo_r:the_multiplePortRegister_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N51
cyclonev_lcell_comb \jtag_uart_0|fifo_rd~2 (
// Equation(s):
// \jtag_uart_0|fifo_rd~2_combout  = ( !\jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( (\jtag_uart_0|fifo_rd~0_combout  & (\mm_interconnect_0|router|Equal2~2_combout  & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout )) ) )

	.dataa(!\jtag_uart_0|fifo_rd~0_combout ),
	.datab(!\mm_interconnect_0|router|Equal2~2_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_rd~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_rd~2 .extended_lut = "off";
defparam \jtag_uart_0|fifo_rd~2 .lut_mask = 64'h0101010100000000;
defparam \jtag_uart_0|fifo_rd~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N53
dffeas \jtag_uart_0|read_0 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|fifo_rd~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|read_0 .is_wysiwyg = "true";
defparam \jtag_uart_0|read_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N1
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[7]~38 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[7]~38_combout  = ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7])) # (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7]) ) ) # ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[7]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[7]~38 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[7]~38 .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|rsp_mux|src_data[7]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N48
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7]~feeder (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7]~feeder_combout  = ( \nios2_gen2_0|cpu|d_writedata [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout  & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & ( 
// (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout  & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout  & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0 .lut_mask = 64'hFFFFFFFF3300FF00;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N49
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[7]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[7]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[7]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout  = ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout  & ( (\jtag_uart_0|always2~0_combout  & 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|always2~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1 .lut_mask = 64'h3030303000000000;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout  = ( \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\nios2_gen2_0|cpu|Add2~5_sumout ) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// ((\nios2_gen2_0|cpu|Add2~5_sumout  & !\nios2_gen2_0|cpu|Add2~1_sumout )) # (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\nios2_gen2_0|cpu|Add2~5_sumout ),
	.datab(!\nios2_gen2_0|cpu|Add2~1_sumout ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'h44FF44FFFF55FF55;
defparam \nios2_gen2_0|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \nios2_gen2_0|cpu|d_byteenable[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N2
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_byteenable [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[0]~0 (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [0] & ( \nios2_gen2_0|cpu|d_byteenable [0] & ( 
// ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout )) # (\rst_controller|r_sync_rst~q ) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [0] & ( \nios2_gen2_0|cpu|d_byteenable [0] & ( ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout ))) # (\rst_controller|r_sync_rst~q ) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [0] & ( !\nios2_gen2_0|cpu|d_byteenable [0] & ( ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout ))) # (\rst_controller|r_sync_rst~q ) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [0] & ( !\nios2_gen2_0|cpu|d_byteenable [0] & ( \rst_controller|r_sync_rst~q  ) ) )

	.dataa(!\rst_controller|r_sync_rst~q ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout ),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [0]),
	.dataf(!\nios2_gen2_0|cpu|d_byteenable [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[0]~0 .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[0]~0 .lut_mask = 64'h55555557555D555F;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N19
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[7]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[7] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N53
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[7]~37 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[7]~37_combout  = ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & 
// ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7]) # ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7]) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7]) # ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre 
// [7]) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & 
// ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7]) # ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7]) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[7]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[7]~37 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[7]~37 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \mm_interconnect_0|rsp_mux|src_data[7]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~7 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~7_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [7]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [7] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [7]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~7 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~7 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N12
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1]~feeder (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout  = (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & 
// ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q )))

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0 .lut_mask = 64'h0555055505550555;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N14
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1]~feeder_combout ),
	.asdata(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout  = ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & ( 
// (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0 .lut_mask = 64'h7777777700000000;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0]~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0]~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout  ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout  ) ) ) # ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0]),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0]~0 .lut_mask = 64'h0303FFFF3333CCCC;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N26
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N33
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~0_combout  = (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~q )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~0 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N35
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N32
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][77] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][77]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][77] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~2_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][77]~q  ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~q )) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|endofpacket_reg~q ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][77]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~2 .lut_mask = 64'h0101010100FF00FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][77] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][77]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][77] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N21
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][77]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][77]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0 .lut_mask = 64'h00000000FF00FF00;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N52
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~5 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~5_sumout  = SUM(( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [0] & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ))) ) + ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  ) + ( !VCC ))
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~6  = CARRY(( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [0] & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ))) ) + ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  ) + ( !VCC ))

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~5_sumout ),
	.cout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~5 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~5 .lut_mask = 64'h00000F0F000000EE;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N32
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N33
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~1 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~1_sumout  = SUM(( (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & 
// (((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1])))) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout  & ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1]))) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout  & (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~q )))) ) + ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  ) + ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~6  ))

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~q ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datag(gnd),
	.cin(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~1 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~1 .lut_mask = 64'h0000FF00000001EF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N35
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|Add2~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1] & ( 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout ) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout )) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout ) # ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout  & 
// ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base [1]))) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ))) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base [1]),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1 .lut_mask = 64'hF3F5F3F5FFF5FFF5;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout  ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N2
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[7]~39 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[7]~39_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [7] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ((!\mm_interconnect_0|rsp_mux|src_data[7]~37_combout ) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ))) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [7] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & !\mm_interconnect_0|rsp_mux|src_data[7]~37_combout ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[7]~37_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[7]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[7]~39 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[7]~39 .lut_mask = 64'h5050505050555055;
defparam \mm_interconnect_0|rsp_mux|src_data[7]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~20_combout  = (\nios2_gen2_0|cpu|d_writedata [7] & \mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_writedata [7]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~20 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~20 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [43] = ( \nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios2_gen2_0|cpu|F_pc [5])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) ) # ( 
// !\nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios2_gen2_0|cpu|F_pc [5]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\nios2_gen2_0|cpu|F_pc [5]),
	.datae(!\nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[43] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[43] .lut_mask = 64'h000F555F000F555F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~33 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~33_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [5] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~50  ))
// \nios2_gen2_0|cpu|Add0~34  = CARRY(( \nios2_gen2_0|cpu|F_pc [5] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~50  ))

	.dataa(!\nios2_gen2_0|cpu|F_pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~33_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~33 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \nios2_gen2_0|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~9 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~9_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [6] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~34  ))
// \nios2_gen2_0|cpu|Add0~10  = CARRY(( \nios2_gen2_0|cpu|F_pc [6] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~34  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|F_pc [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~9_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \nios2_gen2_0|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13_combout  = ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ( \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( \nios2_gen2_0|cpu|Add2~17_sumout  ) ) ) # ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ( 
// !\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( \nios2_gen2_0|cpu|Add0~9_sumout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|Add0~9_sumout ),
	.datab(!\nios2_gen2_0|cpu|Add2~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13 .lut_mask = 64'h5555000033330000;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N43
dffeas \nios2_gen2_0|cpu|F_pc[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [44] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \nios2_gen2_0|cpu|F_pc [6] ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \nios2_gen2_0|cpu|F_pc [6] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [8]) ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( !\nios2_gen2_0|cpu|F_pc [6] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & 
// \nios2_gen2_0|cpu|W_alu_result [8]) ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( !\nios2_gen2_0|cpu|F_pc [6] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [8]) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [8]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.dataf(!\nios2_gen2_0|cpu|F_pc [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[44] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[44] .lut_mask = 64'h050505050505FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~53 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~53_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [7] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~10  ))
// \nios2_gen2_0|cpu|Add0~54  = CARRY(( \nios2_gen2_0|cpu|F_pc [7] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~53_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~53 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios2_gen2_0|cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[9]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[9]~feeder_combout  = \nios2_gen2_0|cpu|D_iw [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_iw [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \nios2_gen2_0|cpu|E_src2[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[9]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout  = ( \nios2_gen2_0|cpu|D_iw [2] & ( (\nios2_gen2_0|cpu|D_iw [0] & (\nios2_gen2_0|cpu|D_iw [4] & !\nios2_gen2_0|cpu|D_iw [3])) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\nios2_gen2_0|cpu|D_iw [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_mem32~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_mem32~0 .lut_mask = 64'h0000000010101010;
defparam \nios2_gen2_0|cpu|D_ctrl_mem32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  = ( \nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\nios2_gen2_0|cpu|D_ctrl_mem32~0_combout  & ((!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout )))) ) )

	.dataa(!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h0000000080C080C0;
defparam \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( \nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( (\mm_interconnect_0|rsp_mux|WideOr1~combout  & !\nios2_gen2_0|cpu|av_ld_align_cycle [0]) ) ) # ( !\nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( 
// !\nios2_gen2_0|cpu|av_ld_align_cycle [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFF00FF0033003300;
defparam \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N35
dffeas \nios2_gen2_0|cpu|av_ld_align_cycle[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout  = ( \nios2_gen2_0|cpu|av_ld_align_cycle [0] & ( (!\nios2_gen2_0|cpu|av_ld_align_cycle [1] & ((!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ) # (\mm_interconnect_0|rsp_mux|WideOr1~combout ))) ) ) # ( 
// !\nios2_gen2_0|cpu|av_ld_align_cycle [0] & ( (\nios2_gen2_0|cpu|av_ld_align_cycle [1] & ((!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ) # (\mm_interconnect_0|rsp_mux|WideOr1~combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(!\nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h00AF00AFAF00AF00;
defparam \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N40
dffeas \nios2_gen2_0|cpu|av_ld_align_cycle[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  = ( \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|av_ld_align_cycle [1]) # (!\nios2_gen2_0|cpu|av_ld_align_cycle [0] $ 
// (!\nios2_gen2_0|cpu|D_iw [4])))) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  & ( (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|av_ld_align_cycle [0]) # (!\nios2_gen2_0|cpu|av_ld_align_cycle [1]))) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_align_cycle [0]),
	.datab(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h3322332233123312;
defparam \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout  = ( \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  ) # ( !\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N14
dffeas \nios2_gen2_0|cpu|av_ld_aligning_data (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[0]~24 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[0]~24_combout  = ( \nios2_gen2_0|cpu|E_src1 [0] & ( \nios2_gen2_0|cpu|E_src2 [0] & ( !\nios2_gen2_0|cpu|R_logic_op [0] $ (!\nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [0] & ( 
// \nios2_gen2_0|cpu|E_src2 [0] & ( \nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( \nios2_gen2_0|cpu|E_src1 [0] & ( !\nios2_gen2_0|cpu|E_src2 [0] & ( \nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [0] & ( !\nios2_gen2_0|cpu|E_src2 [0] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|R_logic_op [1]) ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_src1 [0]),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[0]~24 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[0]~24 .lut_mask = 64'hC0C00F0F0F0F3C3C;
defparam \nios2_gen2_0|cpu|E_logic_result[0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[0]~17 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[0]~17_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [0] & ( \nios2_gen2_0|cpu|E_logic_result[0]~24_combout  & ( ((\nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\nios2_gen2_0|cpu|Add2~1_sumout )) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [0] & ( \nios2_gen2_0|cpu|E_logic_result[0]~24_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// (\nios2_gen2_0|cpu|Add2~1_sumout ))) ) ) ) # ( \nios2_gen2_0|cpu|E_shift_rot_result [0] & ( !\nios2_gen2_0|cpu|E_logic_result[0]~24_combout  & ( ((\nios2_gen2_0|cpu|Add2~1_sumout  & !\nios2_gen2_0|cpu|R_ctrl_logic~q )) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [0] & ( !\nios2_gen2_0|cpu|E_logic_result[0]~24_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|Add2~1_sumout  & 
// !\nios2_gen2_0|cpu|R_ctrl_logic~q )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|Add2~1_sumout ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[0]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[0]~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[0]~17 .lut_mask = 64'h202075752A2A7F7F;
defparam \nios2_gen2_0|cpu|E_alu_result[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N40
dffeas \nios2_gen2_0|cpu|W_alu_result[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[0]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[1]~21 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[1]~21_combout  = ( \nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|E_src2 [1] & (\nios2_gen2_0|cpu|E_src1 [1])) # (\nios2_gen2_0|cpu|E_src2 [1] & ((!\nios2_gen2_0|cpu|E_src1 [1]) # (!\nios2_gen2_0|cpu|R_logic_op 
// [0]))) ) ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|E_src2 [1] & (!\nios2_gen2_0|cpu|E_src1 [1] & !\nios2_gen2_0|cpu|R_logic_op [0])) # (\nios2_gen2_0|cpu|E_src2 [1] & (\nios2_gen2_0|cpu|E_src1 [1] & \nios2_gen2_0|cpu|R_logic_op [0])) 
// ) )

	.dataa(!\nios2_gen2_0|cpu|E_src2 [1]),
	.datab(!\nios2_gen2_0|cpu|E_src1 [1]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datae(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[1]~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[1]~21 .lut_mask = 64'h8811776688117766;
defparam \nios2_gen2_0|cpu|E_logic_result[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[1]~18 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[1]~18_combout  = ( \nios2_gen2_0|cpu|Add2~5_sumout  & ( \nios2_gen2_0|cpu|E_shift_rot_result [1] & ( ((!\nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\nios2_gen2_0|cpu|E_logic_result[1]~21_combout )) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\nios2_gen2_0|cpu|Add2~5_sumout  & ( \nios2_gen2_0|cpu|E_shift_rot_result [1] & ( ((\nios2_gen2_0|cpu|R_ctrl_logic~q  & \nios2_gen2_0|cpu|E_logic_result[1]~21_combout )) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \nios2_gen2_0|cpu|Add2~5_sumout  & ( !\nios2_gen2_0|cpu|E_shift_rot_result [1] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// (\nios2_gen2_0|cpu|E_logic_result[1]~21_combout ))) ) ) ) # ( !\nios2_gen2_0|cpu|Add2~5_sumout  & ( !\nios2_gen2_0|cpu|E_shift_rot_result [1] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// \nios2_gen2_0|cpu|E_logic_result[1]~21_combout )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_logic_result[1]~21_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Add2~5_sumout ),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[1]~18 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[1]~18 .lut_mask = 64'h02028A8A5757DFDF;
defparam \nios2_gen2_0|cpu|E_alu_result[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N43
dffeas \nios2_gen2_0|cpu|W_alu_result[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N34
dffeas \nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|LessThan0~0 (
// Equation(s):
// \nios2_gen2_0|cpu|LessThan0~0_combout  = ( \nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( (!\nios2_gen2_0|cpu|av_ld_align_cycle [1] & \nios2_gen2_0|cpu|W_alu_result [1]) ) ) # ( !\nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|W_alu_result [0] & (!\nios2_gen2_0|cpu|av_ld_align_cycle [1] & \nios2_gen2_0|cpu|W_alu_result [1])) # (\nios2_gen2_0|cpu|W_alu_result [0] & ((!\nios2_gen2_0|cpu|av_ld_align_cycle [1]) # (\nios2_gen2_0|cpu|W_alu_result [1]))) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|W_alu_result [0]),
	.datac(!\nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|LessThan0~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|LessThan0~0 .lut_mask = 64'h30F330F300F000F0;
defparam \nios2_gen2_0|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout  = ( \nios2_gen2_0|cpu|D_iw [3] & ( (\nios2_gen2_0|cpu|D_iw [1] & (\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [4] & \nios2_gen2_0|cpu|D_iw [2]))) ) ) # ( !\nios2_gen2_0|cpu|D_iw [3] & ( 
// (\nios2_gen2_0|cpu|D_iw [1] & (\nios2_gen2_0|cpu|D_iw [0] & \nios2_gen2_0|cpu|D_iw [2])) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\nios2_gen2_0|cpu|D_iw [4]),
	.datad(!\nios2_gen2_0|cpu|D_iw [2]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h0011001100100010;
defparam \nios2_gen2_0|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N41
dffeas \nios2_gen2_0|cpu|R_ctrl_ld_signed (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~37 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~37_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [8] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~54  ))
// \nios2_gen2_0|cpu|Add0~38  = CARRY(( \nios2_gen2_0|cpu|F_pc [8] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~54  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|F_pc [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~37_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~37 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \nios2_gen2_0|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~15_combout  = ( \nios2_gen2_0|cpu|Add0~37_sumout  & ( (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ) # (\nios2_gen2_0|cpu|Add2~45_sumout ))) ) ) # ( 
// !\nios2_gen2_0|cpu|Add0~37_sumout  & ( (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & (\nios2_gen2_0|cpu|Add2~45_sumout  & !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout )) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Add2~45_sumout ),
	.datad(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~15 .lut_mask = 64'h05000500AF00AF00;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N55
dffeas \nios2_gen2_0|cpu|F_pc[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~5 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~5_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [9] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~38  ))
// \nios2_gen2_0|cpu|Add0~6  = CARRY(( \nios2_gen2_0|cpu|F_pc [9] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~38  ))

	.dataa(!\nios2_gen2_0|cpu|F_pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~5_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \nios2_gen2_0|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[17]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[17]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[10]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[10]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[20]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[20]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~28 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~28_combout  = ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5] & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~28 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~28 .lut_mask = 64'h000F000F00000000;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~19_combout  = ( \nios2_gen2_0|cpu|d_writedata [21] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~19 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~19 .lut_mask = 64'h0000000000FF00FF;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[48] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [48] = ( \nios2_gen2_0|cpu|W_alu_result [12] & ( ((\nios2_gen2_0|cpu|F_pc [10] & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) ) # ( 
// !\nios2_gen2_0|cpu|W_alu_result [12] & ( (\nios2_gen2_0|cpu|F_pc [10] & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc [10]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [48]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[48] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[48] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[48] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~21_combout  = ( \nios2_gen2_0|cpu|d_writedata [7] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~21 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N23
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N11
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout  = ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N22
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N58
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q  ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q  ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1] & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [35])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1] & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q ))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q  ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [35]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [1]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 .lut_mask = 64'h0F0F47470F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N7
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [7] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [7]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [7]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~17_combout  = ( \nios2_gen2_0|cpu|d_writedata [16] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~17 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [16] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [16]) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [16] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [16]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~19_combout  = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_writedata [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~19 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~19 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N37
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N40
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout  = ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3] & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]))))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [21])) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & ( 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [21]))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [21]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]),
	.datag(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 .extended_lut = "on";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 64'h30550F5500550F55;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N20
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[18]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[18]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[14]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[14]~feeder_combout  = \nios2_gen2_0|cpu|D_iw [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_iw [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N58
dffeas \nios2_gen2_0|cpu|F_pc[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~1 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~1_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [10] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~6  ))
// \nios2_gen2_0|cpu|Add0~2  = CARRY(( \nios2_gen2_0|cpu|F_pc [10] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~1_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios2_gen2_0|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~29 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~29_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [11] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~2  ))
// \nios2_gen2_0|cpu|Add0~30  = CARRY(( \nios2_gen2_0|cpu|F_pc [11] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~29_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios2_gen2_0|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~25 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~25_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [12] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~30  ))
// \nios2_gen2_0|cpu|Add0~26  = CARRY(( \nios2_gen2_0|cpu|F_pc [12] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~30  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|F_pc [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~25_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \nios2_gen2_0|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~21 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~21_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [13] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~26  ))
// \nios2_gen2_0|cpu|Add0~22  = CARRY(( \nios2_gen2_0|cpu|F_pc [13] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~21_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios2_gen2_0|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N10
dffeas \nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[50] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [50] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc [12] & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc [12] & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc [12]),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [50]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[50] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[50] .lut_mask = 64'h111111111F1F1F1F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[50] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [34] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios2_gen2_0|cpu|d_byteenable [2]) # (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_004|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\nios2_gen2_0|cpu|d_byteenable [2]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[34] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[34] .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y1_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~19_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[19]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[19]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~23_combout  = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [20] ) )

	.dataa(!\nios2_gen2_0|cpu|d_writedata [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~23 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~23 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N23
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [20] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [20] ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [20]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22 .lut_mask = 64'h0F0F0F0F33333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [24]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~20_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [21])

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_writedata [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~20 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~20 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N56
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~19 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~19_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [21] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [21]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [21]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~19 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~19 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[22]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[22]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N14
dffeas \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~17_combout  = (\nios2_gen2_0|cpu|d_writedata [18] & \mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_writedata [18]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~17 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~17 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~17_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N0
cyclonev_lcell_comb \jtag_uart_0|Add1~1 (
// Equation(s):
// \jtag_uart_0|Add1~1_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|Add1~2  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~1_sumout ),
	.cout(\jtag_uart_0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~1 .extended_lut = "off";
defparam \jtag_uart_0|Add1~1 .lut_mask = 64'h000000000000F0F0;
defparam \jtag_uart_0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N3
cyclonev_lcell_comb \jtag_uart_0|Add1~5 (
// Equation(s):
// \jtag_uart_0|Add1~5_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( GND ) + ( \jtag_uart_0|Add1~2  ))
// \jtag_uart_0|Add1~6  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( GND ) + ( \jtag_uart_0|Add1~2  ))

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~5_sumout ),
	.cout(\jtag_uart_0|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~5 .extended_lut = "off";
defparam \jtag_uart_0|Add1~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \jtag_uart_0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N6
cyclonev_lcell_comb \jtag_uart_0|Add1~9 (
// Equation(s):
// \jtag_uart_0|Add1~9_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add1~6  ))
// \jtag_uart_0|Add1~10  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add1~6  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~9_sumout ),
	.cout(\jtag_uart_0|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~9 .extended_lut = "off";
defparam \jtag_uart_0|Add1~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \jtag_uart_0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N7
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~9_sumout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [18] & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [18] & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [18]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datad(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21 .lut_mask = 64'h005500550F5F0F5F;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y2_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~17_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y6_N1
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_writedata [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N27
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[2]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[2]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [2]

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[2]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N28
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[2]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[2] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N38
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~22 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~22_combout  = (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [2]))

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~22 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~22 .lut_mask = 64'h000A000A000A000A;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~4_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~22_combout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout  & 
// ((!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ))) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~22_combout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ) # (!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout 
// ))) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datab(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~21_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~4 .lut_mask = 64'hC8C8CCC000000000;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[13]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[13]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N9
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3]~feeder (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3]~feeder_combout  = ( \nios2_gen2_0|cpu|d_writedata [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N10
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N9
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[3]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[3]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [3]

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[3]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N10
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[3]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[3] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N53
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24 .lut_mask = 64'h000000000A0A0A0A;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N9
cyclonev_lcell_comb \jtag_uart_0|Add1~13 (
// Equation(s):
// \jtag_uart_0|Add1~13_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \jtag_uart_0|Add1~10  ))
// \jtag_uart_0|Add1~14  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \jtag_uart_0|Add1~10  ))

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~13_sumout ),
	.cout(\jtag_uart_0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~13 .extended_lut = "off";
defparam \jtag_uart_0|Add1~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \jtag_uart_0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N10
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~13_sumout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23_combout  = ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [19]) ) ) # ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23 .lut_mask = 64'h005500550F5F0F5F;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~23_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [19] ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_writedata [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~23 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~23 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y13_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~23_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y14_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~23_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~6_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24_combout  & 
// (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23_combout  & (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24_combout  & !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23_combout ) ) 
// ) ) # ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24_combout  & 
// (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24_combout  & !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23_combout ) 
// ) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~24_combout ),
	.datab(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~23_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datae(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~6 .lut_mask = 64'h8888888088880800;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~5_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [22] ) )

	.dataa(!\nios2_gen2_0|cpu|d_writedata [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~5 .lut_mask = 64'h0000555500005555;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~5_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~5_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|mux2|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \onchip_memory2_0|the_altsyncram|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ) ) )

	.dataa(gnd),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N12
cyclonev_lcell_comb \jtag_uart_0|Add1~17 (
// Equation(s):
// \jtag_uart_0|Add1~17_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add1~14  ))
// \jtag_uart_0|Add1~18  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add1~14  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~17_sumout ),
	.cout(\jtag_uart_0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~17 .extended_lut = "off";
defparam \jtag_uart_0|Add1~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \jtag_uart_0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N15
cyclonev_lcell_comb \jtag_uart_0|Add1~21 (
// Equation(s):
// \jtag_uart_0|Add1~21_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \jtag_uart_0|Add1~18  ))
// \jtag_uart_0|Add1~22  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \jtag_uart_0|Add1~18  ))

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~21_sumout ),
	.cout(\jtag_uart_0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~21 .extended_lut = "off";
defparam \jtag_uart_0|Add1~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \jtag_uart_0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N18
cyclonev_lcell_comb \jtag_uart_0|Add1~25 (
// Equation(s):
// \jtag_uart_0|Add1~25_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \jtag_uart_0|Add1~22  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~25 .extended_lut = "off";
defparam \jtag_uart_0|Add1~25 .lut_mask = 64'h000000000000CCCC;
defparam \jtag_uart_0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~25_sumout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N22
dffeas \nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[11]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[11]~14_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\nios2_gen2_0|cpu|D_iw [21]))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\nios2_gen2_0|cpu|D_iw [17])))) ) ) # ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|D_iw [21] & (\nios2_gen2_0|cpu|R_src2_use_imm~q ))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\nios2_gen2_0|cpu|D_iw [17])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(!\nios2_gen2_0|cpu|D_iw [17]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[11]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[11]~14 .lut_mask = 64'h02570257A2F7A2F7;
defparam \nios2_gen2_0|cpu|R_src2_hi[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_logic~2 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_logic~2_combout  = ( \nios2_gen2_0|cpu|D_iw [4] & ( \nios2_gen2_0|cpu|D_iw [3] & ( (!\nios2_gen2_0|cpu|D_iw [1] & (!\nios2_gen2_0|cpu|D_iw [0] & (\nios2_gen2_0|cpu|D_iw [2] & !\nios2_gen2_0|cpu|D_iw [5]))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|D_iw [4] & ( \nios2_gen2_0|cpu|D_iw [3] & ( (!\nios2_gen2_0|cpu|D_iw [1] & (!\nios2_gen2_0|cpu|D_iw [0] & (\nios2_gen2_0|cpu|D_iw [2] & !\nios2_gen2_0|cpu|D_iw [5]))) ) ) ) # ( \nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_iw [3] 
// & ( (!\nios2_gen2_0|cpu|D_iw [1] & (!\nios2_gen2_0|cpu|D_iw [0] & (\nios2_gen2_0|cpu|D_iw [2] & !\nios2_gen2_0|cpu|D_iw [5]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\nios2_gen2_0|cpu|D_iw [5]),
	.datae(!\nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_logic~2 .lut_mask = 64'h0000080008000800;
defparam \nios2_gen2_0|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \nios2_gen2_0|cpu|D_ctrl_logic~2_combout  ) # ( !\nios2_gen2_0|cpu|D_ctrl_logic~2_combout  & ( (\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ) # (\nios2_gen2_0|cpu|R_src2_use_imm~1_combout 
// ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_src2_use_imm~1_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_logic~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi~1 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi~1_combout  = (\nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ) # (\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi~1 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \nios2_gen2_0|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \nios2_gen2_0|cpu|E_src2[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [35] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] ) 
// ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \nios2_gen2_0|cpu|d_byteenable [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_byteenable [3]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[35] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[35] .lut_mask = 64'h00000F0FFFFFFFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y10_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~28_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X19_Y8_N10
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_writedata [28]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[12]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[12]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[12]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[10]~1 (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [1] & ( \nios2_gen2_0|cpu|d_byteenable [1] & ( 
// ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout )) # (\rst_controller|r_sync_rst~q ) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [1] & ( \nios2_gen2_0|cpu|d_byteenable [1] & ( ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout ))) # (\rst_controller|r_sync_rst~q ) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [1] & ( !\nios2_gen2_0|cpu|d_byteenable [1] & ( ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout ))) # (\rst_controller|r_sync_rst~q ) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [1] & ( !\nios2_gen2_0|cpu|d_byteenable [1] & ( \rst_controller|r_sync_rst~q  ) ) )

	.dataa(!\rst_controller|r_sync_rst~q ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~1_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout ),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [1]),
	.dataf(!\nios2_gen2_0|cpu|d_byteenable [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[10]~1 .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[10]~1 .lut_mask = 64'h55555557555D555F;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N50
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[12]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[12] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N56
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~8_combout  = ( \nios2_gen2_0|cpu|d_writedata [24] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~8 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N52
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~9_combout  = ( \nios2_gen2_0|cpu|d_writedata [25] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~9 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N32
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~10_combout  = ( \nios2_gen2_0|cpu|d_writedata [26] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~10 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N50
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [26] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [26]) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [26] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [26]) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~28_combout  = ( \nios2_gen2_0|cpu|d_writedata [27] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~28 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~28 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N10
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [30]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [27] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [27]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [27] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [27]) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~29_combout  = ( \nios2_gen2_0|cpu|d_writedata [28] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|d_writedata [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~29 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~29 .lut_mask = 64'h00000F0F00000F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N19
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [28] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [28] ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [28]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 .lut_mask = 64'h5555555533333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~30_combout  = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [29] ) )

	.dataa(!\nios2_gen2_0|cpu|d_writedata [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~30 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~30 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N35
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [29] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [29]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [29]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~31_combout  = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE_q  ) )

	.dataa(!\nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~31 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~31 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [30] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [30] ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [30]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 .lut_mask = 64'h0F0F0F0F33333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N53
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~32 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~32_combout  = ( \nios2_gen2_0|cpu|d_writedata [31] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~32 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~32 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout  = 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [31]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [31]))

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [31]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N51
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [35] = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( (\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # (\nios2_gen2_0|cpu|d_byteenable [3]) ) ) # ( !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_003|saved_grant [1] ) )

	.dataa(!\nios2_gen2_0|cpu|d_byteenable [3]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[35] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[35] .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \mm_interconnect_0|cmd_mux_003|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N52
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [3] ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [3] & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y4_N0
cyclonev_ram_block \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portare(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ,gnd,gnd,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~15_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~14_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~11_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~24_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout }),
	.portaaddr({\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "multiplePortRegister_nios2_gen2_0:nios2_gen2_0|multiplePortRegister_nios2_gen2_0_cpu:cpu|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 10;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 20;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 20;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X8_Y4_N2
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE_q  & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [25]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [25]) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N52
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [24] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [24] ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [24]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 .lut_mask = 64'h333333330F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N28
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[15]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[15]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N49
dffeas \nios2_gen2_0|cpu|d_writedata[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~16_combout  = ( \nios2_gen2_0|cpu|d_writedata [15] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~16 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N41
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~15_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [15] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [15]) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [15] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [15]) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~15 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N31
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[14]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[14]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \nios2_gen2_0|cpu|d_writedata[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~15_combout  = ( \nios2_gen2_0|cpu|d_writedata [14] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~15 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~15 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N8
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~14_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [14] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [14]) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [14] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [14]) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [14]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~14 .lut_mask = 64'h00550055AAFFAAFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [46] = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc [8] & \mm_interconnect_0|cmd_mux_003|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc [8] & \mm_interconnect_0|cmd_mux_003|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|F_pc [8]),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[46] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[46] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_003|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N58
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N23
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [28]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N21
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[28]~44 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[28]~44_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [12] & (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [28])))) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [12] & ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) # 
// ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [28])))) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & ( 
// (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [28]) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [12]),
	.datab(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [28]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[28]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[28]~44 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[28]~44 .lut_mask = 64'h0033003350735073;
defparam \mm_interconnect_0|rsp_mux|src_data[28]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[28]~12 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[28]~12_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout )) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout )))) # 
// (\mm_interconnect_0|rsp_mux|src_data[28]~44_combout ) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_data[28]~44_combout  ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[28]~44_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[28]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[28]~12 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[28]~12 .lut_mask = 64'h0F0F5F3F0F0F5F3F;
defparam \mm_interconnect_0|rsp_mux|src_data[28]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_rshift8~0 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_rshift8~0_combout  = ( \nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( (!\nios2_gen2_0|cpu|W_alu_result [1] & (!\nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & (\nios2_gen2_0|cpu|W_alu_result [0] & 
// !\nios2_gen2_0|cpu|av_ld_align_cycle [1]))) # (\nios2_gen2_0|cpu|W_alu_result [1] & ((!\nios2_gen2_0|cpu|av_ld_align_cycle [1]) # ((!\nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & \nios2_gen2_0|cpu|W_alu_result [0])))) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|W_alu_result [0]),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [1]),
	.datad(!\nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_rshift8~0 .lut_mask = 64'h000000002F022F02;
defparam \nios2_gen2_0|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[28]~12_combout ),
	.asdata(\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[13]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[13]~4_combout  = ( \nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|D_iw [21])) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\nios2_gen2_0|cpu|D_iw [19]))) ) ) # ( 
// !\nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((\nios2_gen2_0|cpu|D_iw [19]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datad(!\nios2_gen2_0|cpu|D_iw [19]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[13]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[13]~4 .lut_mask = 64'h0A5F0A5F22772277;
defparam \nios2_gen2_0|cpu|R_src2_hi[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N52
dffeas \nios2_gen2_0|cpu|E_src2[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[13]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[14]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[14]~3_combout  = ( \nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|D_iw [21])) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\nios2_gen2_0|cpu|D_iw [20]))) ) ) # ( 
// !\nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// ((\nios2_gen2_0|cpu|D_iw [20]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datad(!\nios2_gen2_0|cpu|D_iw [20]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[14]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[14]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[14]~3 .lut_mask = 64'h0A5F0A5F22772277;
defparam \nios2_gen2_0|cpu|R_src2_hi[14]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N50
dffeas \nios2_gen2_0|cpu|E_src2[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[14]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~3 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~3_combout  = ( !\nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [14] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [12] & (!\nios2_gen2_0|cpu|D_iw [11] & !\nios2_gen2_0|cpu|D_iw [13]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~3 .lut_mask = 64'h0000000080000000;
defparam \nios2_gen2_0|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~2 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~2_combout  = ( !\nios2_gen2_0|cpu|D_iw [5] & ( \nios2_gen2_0|cpu|D_iw [2] & ( (!\nios2_gen2_0|cpu|D_iw [0] & (\nios2_gen2_0|cpu|D_iw [1] & (\nios2_gen2_0|cpu|D_iw [3] & !\nios2_gen2_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\nios2_gen2_0|cpu|D_iw [3]),
	.datad(!\nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~2 .lut_mask = 64'h0000000002000000;
defparam \nios2_gen2_0|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout  = ( !\nios2_gen2_0|cpu|Equal0~2_combout  & ( (!\nios2_gen2_0|cpu|Equal0~1_combout  & ((!\nios2_gen2_0|cpu|Equal0~0_combout ) # ((!\nios2_gen2_0|cpu|Equal62~5_combout  & 
// !\nios2_gen2_0|cpu|Equal62~3_combout )))) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal62~5_combout ),
	.datab(!\nios2_gen2_0|cpu|Equal62~3_combout ),
	.datac(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hF800F80000000000;
defparam \nios2_gen2_0|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~12 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~12_combout  = ( \nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_iw [0] & ( (\nios2_gen2_0|cpu|D_iw [1] & (!\nios2_gen2_0|cpu|D_iw [5] & (\nios2_gen2_0|cpu|D_iw [2] & !\nios2_gen2_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~12 .lut_mask = 64'h0000040000000000;
defparam \nios2_gen2_0|cpu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout  = ( \nios2_gen2_0|cpu|Equal0~12_combout  & ( \nios2_gen2_0|cpu|R_valid~q  ) ) # ( !\nios2_gen2_0|cpu|Equal0~12_combout  & ( (\nios2_gen2_0|cpu|R_valid~q  & 
// ((!\nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ) # (\nios2_gen2_0|cpu|Equal0~6_combout ))) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_valid~q ),
	.datac(!\nios2_gen2_0|cpu|Equal0~6_combout ),
	.datad(!\nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h3303330333333333;
defparam \nios2_gen2_0|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N1
dffeas \nios2_gen2_0|cpu|E_invert_arith_src_msb (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y9_N0
cyclonev_ram_block \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_gen2_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(\clk_clk~inputCLKENA0_outclk ),
	.ena0(\nios2_gen2_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\nios2_gen2_0|cpu|W_rf_wr_data[31]~30_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[30]~29_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[29]~28_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[28]~27_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[27]~26_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[26]~25_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[25]~24_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[24]~23_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[22]~21_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[21]~20_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[20]~19_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[19]~18_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[18]~17_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[17]~16_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[14]~13_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[13]~12_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[12]~11_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[11]~10_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[10]~9_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[9]~8_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[8]~7_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\nios2_gen2_0|cpu|R_dst_regnum [4],\nios2_gen2_0|cpu|R_dst_regnum [3],\nios2_gen2_0|cpu|R_dst_regnum [2],\nios2_gen2_0|cpu|R_dst_regnum [1],\nios2_gen2_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\nios2_gen2_0|cpu|D_iw [31],\nios2_gen2_0|cpu|D_iw [30],\nios2_gen2_0|cpu|D_iw [29],\nios2_gen2_0|cpu|D_iw [28],\nios2_gen2_0|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "multiplePortRegister_nios2_gen2_0:nios2_gen2_0|multiplePortRegister_nios2_gen2_0_cpu:cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src1[31]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src1[31]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src1[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[31]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src1[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|E_src1[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src1[28]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_src1[28]~0_combout  = ( \nios2_gen2_0|cpu|R_src1~1_combout  ) # ( !\nios2_gen2_0|cpu|R_src1~1_combout  & ( \nios2_gen2_0|cpu|R_src1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[28]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src1[28]~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \nios2_gen2_0|cpu|E_src1[28]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \nios2_gen2_0|cpu|E_src1[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y8_N0
cyclonev_ram_block \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_gen2_0|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(\clk_clk~inputCLKENA0_outclk ),
	.ena0(\nios2_gen2_0|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\nios2_gen2_0|cpu|W_rf_wr_data[31]~30_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[30]~29_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[29]~28_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[28]~27_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[27]~26_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[26]~25_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[25]~24_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[24]~23_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[22]~21_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[21]~20_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[20]~19_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[19]~18_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[18]~17_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[17]~16_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[14]~13_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[13]~12_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[12]~11_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[11]~10_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[10]~9_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[9]~8_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[8]~7_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ,
\nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ,\nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\nios2_gen2_0|cpu|R_dst_regnum [4],\nios2_gen2_0|cpu|R_dst_regnum [3],\nios2_gen2_0|cpu|R_dst_regnum [2],\nios2_gen2_0|cpu|R_dst_regnum [1],\nios2_gen2_0|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\nios2_gen2_0|cpu|D_iw [26],\nios2_gen2_0|cpu|D_iw [25],\nios2_gen2_0|cpu|D_iw [24],\nios2_gen2_0|cpu|D_iw [23],\nios2_gen2_0|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "multiplePortRegister_nios2_gen2_0:nios2_gen2_0|multiplePortRegister_nios2_gen2_0_cpu:cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[15]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[15]~9_combout  = ( \nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (\nios2_gen2_0|cpu|D_iw [21] & !\nios2_gen2_0|cpu|R_src2_hi~1_combout ) ) ) # ( !\nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\nios2_gen2_0|cpu|R_src2_hi~1_combout  & 
// ((!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[15]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[15]~9 .lut_mask = 64'h10B010B030303030;
defparam \nios2_gen2_0|cpu|R_src2_hi[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N40
dffeas \nios2_gen2_0|cpu|E_src2[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[15]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[12]~16 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[12]~16_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\nios2_gen2_0|cpu|D_iw [21])))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\nios2_gen2_0|cpu|D_iw [18])))) ) ) # ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\nios2_gen2_0|cpu|D_iw [21])))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\nios2_gen2_0|cpu|D_iw [18])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\nios2_gen2_0|cpu|D_iw [18]),
	.datad(!\nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[12]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[12]~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[12]~16 .lut_mask = 64'h052705278DAF8DAF;
defparam \nios2_gen2_0|cpu|R_src2_hi[12]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \nios2_gen2_0|cpu|E_src2[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[12]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[10]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[10]~15_combout  = ( \nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|D_iw [21])) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\nios2_gen2_0|cpu|D_iw [16]))) ) ) # ( 
// !\nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (\nios2_gen2_0|cpu|D_iw [16])) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[10]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[10]~15 .lut_mask = 64'h05AF05AF27272727;
defparam \nios2_gen2_0|cpu|R_src2_hi[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N16
dffeas \nios2_gen2_0|cpu|E_src2[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[10]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[9]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[9]~12_combout  = ( \nios2_gen2_0|cpu|D_iw [15] & ( ((!\nios2_gen2_0|cpu|R_src2_use_imm~q  & (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])) # 
// (\nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\nios2_gen2_0|cpu|D_iw [21])))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [15] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])) # (\nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\nios2_gen2_0|cpu|D_iw [21]))))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datad(!\nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[9]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[9]~12 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \nios2_gen2_0|cpu|R_src2_hi[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \nios2_gen2_0|cpu|E_src2[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[9]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[8]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[8]~13_combout  = ( \nios2_gen2_0|cpu|D_iw [14] & ( ((!\nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))) # 
// (\nios2_gen2_0|cpu|R_src2_use_imm~q  & (\nios2_gen2_0|cpu|D_iw [21]))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [14] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))) # (\nios2_gen2_0|cpu|R_src2_use_imm~q  & (\nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[8]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[8]~13 .lut_mask = 64'h028A028A57DF57DF;
defparam \nios2_gen2_0|cpu|R_src2_hi[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N22
dffeas \nios2_gen2_0|cpu|E_src2[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[8]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[7]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[7]~10_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((!\nios2_gen2_0|cpu|R_src2_use_imm~q )) # 
// (\nios2_gen2_0|cpu|D_iw [21]))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\nios2_gen2_0|cpu|D_iw [13])))) ) ) # ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|D_iw [21] & ((\nios2_gen2_0|cpu|R_src2_use_imm~q )))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\nios2_gen2_0|cpu|D_iw [13])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[7]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[7]~10 .lut_mask = 64'h05270527AF27AF27;
defparam \nios2_gen2_0|cpu|R_src2_hi[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N58
dffeas \nios2_gen2_0|cpu|E_src2[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[7]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[6]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[6]~11_combout  = ( \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( \nios2_gen2_0|cpu|D_iw [12] ) ) ) # ( 
// !\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\nios2_gen2_0|cpu|R_src2_use_imm~q ) # (\nios2_gen2_0|cpu|D_iw [21]) ) ) ) # ( 
// \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( \nios2_gen2_0|cpu|D_iw [12] ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (\nios2_gen2_0|cpu|R_src2_use_imm~q  & \nios2_gen2_0|cpu|D_iw [21]) ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\nios2_gen2_0|cpu|D_iw [21]),
	.datad(!\nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[6]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[6]~11 .lut_mask = 64'h030300FFCFCF00FF;
defparam \nios2_gen2_0|cpu|R_src2_hi[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N28
dffeas \nios2_gen2_0|cpu|E_src2[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[6]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N4
dffeas \nios2_gen2_0|cpu|E_src1[22]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[22]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[5]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[5]~5_combout  = ( \nios2_gen2_0|cpu|D_iw [11] & ( ((!\nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]))) # 
// (\nios2_gen2_0|cpu|R_src2_use_imm~q  & (\nios2_gen2_0|cpu|D_iw [21]))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]))) # (\nios2_gen2_0|cpu|R_src2_use_imm~q  & (\nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[5]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[5]~5 .lut_mask = 64'h02A202A257F757F7;
defparam \nios2_gen2_0|cpu|R_src2_hi[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \nios2_gen2_0|cpu|E_src2[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [33] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) # (\nios2_gen2_0|cpu|d_byteenable [1]) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_004|saved_grant [1] ) )

	.dataa(!\nios2_gen2_0|cpu|d_byteenable [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[33] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[33] .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y3_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~25_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N38
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N20
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[10]~44 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[10]~44_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [10]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[10]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[10]~44 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[10]~44 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|F_iw[10]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[10]~25 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[10]~25_combout  = ( \nios2_gen2_0|cpu|F_iw[10]~44_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) ) # ( !\nios2_gen2_0|cpu|F_iw[10]~44_combout  & 
// ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & (!\nios2_gen2_0|cpu|intr_req~combout  & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout )))) ) ) ) # ( \nios2_gen2_0|cpu|F_iw[10]~44_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) 
// ) # ( !\nios2_gen2_0|cpu|F_iw[10]~44_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout  & ( (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & (!\nios2_gen2_0|cpu|intr_req~combout  & 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout  & !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\nios2_gen2_0|cpu|F_iw[10]~44_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[10]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[10]~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[10]~25 .lut_mask = 64'h0400CCCC0444CCCC;
defparam \nios2_gen2_0|cpu|F_iw[10]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N37
dffeas \nios2_gen2_0|cpu|D_iw[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[10]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[4]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[4]~8_combout  = ( \nios2_gen2_0|cpu|D_iw [10] & ( ((!\nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))) # 
// (\nios2_gen2_0|cpu|R_src2_use_imm~q  & (\nios2_gen2_0|cpu|D_iw [21]))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [10] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))) # (\nios2_gen2_0|cpu|R_src2_use_imm~q  & (\nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[4]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[4]~8 .lut_mask = 64'h02A202A257F757F7;
defparam \nios2_gen2_0|cpu|R_src2_hi[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N55
dffeas \nios2_gen2_0|cpu|E_src2[20]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[4]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[20]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[3]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[3]~6_combout  = ( \nios2_gen2_0|cpu|D_iw [9] & ( ((!\nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))) # 
// (\nios2_gen2_0|cpu|R_src2_use_imm~q  & (\nios2_gen2_0|cpu|D_iw [21]))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [9] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\nios2_gen2_0|cpu|R_src2_use_imm~q  & 
// ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))) # (\nios2_gen2_0|cpu|R_src2_use_imm~q  & (\nios2_gen2_0|cpu|D_iw [21])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datad(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[3]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[3]~6 .lut_mask = 64'h0A220A225F775F77;
defparam \nios2_gen2_0|cpu|R_src2_hi[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N37
dffeas \nios2_gen2_0|cpu|E_src2[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src1[19]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src1[19]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src1[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[19]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src1[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|E_src1[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \nios2_gen2_0|cpu|E_src1[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N55
dffeas \nios2_gen2_0|cpu|E_src1[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[2]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[2]~7_combout  = ( \nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|D_iw [21])) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\nios2_gen2_0|cpu|D_iw [8]))) ) ) # ( 
// !\nios2_gen2_0|cpu|R_src2_use_imm~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (\nios2_gen2_0|cpu|D_iw [8])) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(!\nios2_gen2_0|cpu|D_iw [8]),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[2]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[2]~7 .lut_mask = 64'h05AF05AF27272727;
defparam \nios2_gen2_0|cpu|R_src2_hi[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N10
dffeas \nios2_gen2_0|cpu|E_src2[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[1]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[1]~0_combout  = ( \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( \nios2_gen2_0|cpu|D_iw [7] ) ) ) # ( 
// !\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\nios2_gen2_0|cpu|R_src2_use_imm~q ) # (\nios2_gen2_0|cpu|D_iw [21]) ) ) ) # ( 
// \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( \nios2_gen2_0|cpu|D_iw [7] ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (\nios2_gen2_0|cpu|R_src2_use_imm~q  & \nios2_gen2_0|cpu|D_iw [21]) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [7]),
	.datab(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|D_iw [21]),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[1]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[1]~0 .lut_mask = 64'h00335555CCFF5555;
defparam \nios2_gen2_0|cpu|R_src2_hi[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \nios2_gen2_0|cpu|E_src2[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~3 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~3_combout  = ( !\nios2_gen2_0|cpu|D_iw [5] & ( \nios2_gen2_0|cpu|D_iw [1] & ( (\nios2_gen2_0|cpu|D_iw [2] & (!\nios2_gen2_0|cpu|D_iw [3] & (!\nios2_gen2_0|cpu|D_iw [0] & !\nios2_gen2_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\nios2_gen2_0|cpu|D_iw [5]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~3 .lut_mask = 64'h0000000040000000;
defparam \nios2_gen2_0|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N16
dffeas \nios2_gen2_0|cpu|R_ctrl_br_uncond (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout  = ( !\nios2_gen2_0|cpu|D_iw [5] & ( (!\nios2_gen2_0|cpu|D_iw [4] & (!\nios2_gen2_0|cpu|D_iw [3] & (!\nios2_gen2_0|cpu|D_iw [2] & !\nios2_gen2_0|cpu|D_iw [1]))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [4]),
	.datab(!\nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\nios2_gen2_0|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'h8000800000000000;
defparam \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_op_eret (
// Equation(s):
// \nios2_gen2_0|cpu|D_op_eret~combout  = ( \nios2_gen2_0|cpu|Equal62~9_combout  & ( \nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal62~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_op_eret~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_op_eret .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_op_eret .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_gen2_0|cpu|D_op_eret .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~14 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~14_combout  = ( \nios2_gen2_0|cpu|D_iw [13] & ( !\nios2_gen2_0|cpu|D_iw [12] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [14] & (\nios2_gen2_0|cpu|D_iw [15] & \nios2_gen2_0|cpu|D_iw [11]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\nios2_gen2_0|cpu|D_iw [11]),
	.datae(!\nios2_gen2_0|cpu|D_iw [13]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~14 .lut_mask = 64'h0000000200000000;
defparam \nios2_gen2_0|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  = (\nios2_gen2_0|cpu|Equal0~0_combout  & (((\nios2_gen2_0|cpu|Equal62~14_combout ) # (\nios2_gen2_0|cpu|Equal62~16_combout )) # (\nios2_gen2_0|cpu|Equal62~15_combout )))

	.dataa(!\nios2_gen2_0|cpu|Equal62~15_combout ),
	.datab(!\nios2_gen2_0|cpu|Equal62~16_combout ),
	.datac(!\nios2_gen2_0|cpu|Equal62~14_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'h007F007F007F007F;
defparam \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  ) # ( !\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout  & ( ((\nios2_gen2_0|cpu|D_op_eret~combout ) # (\nios2_gen2_0|cpu|D_op_bret~combout 
// )) # (\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_op_bret~combout ),
	.datad(!\nios2_gen2_0|cpu|D_op_eret~combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N4
dffeas \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N46
dffeas \nios2_gen2_0|cpu|R_compare_op[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[18]~20 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[18]~20_combout  = ( \nios2_gen2_0|cpu|E_src2 [18] & ( \nios2_gen2_0|cpu|R_logic_op [0] & ( !\nios2_gen2_0|cpu|E_src1 [18] $ (!\nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [18] & ( 
// \nios2_gen2_0|cpu|R_logic_op [0] & ( (\nios2_gen2_0|cpu|E_src1 [18] & \nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( \nios2_gen2_0|cpu|E_src2 [18] & ( !\nios2_gen2_0|cpu|R_logic_op [0] & ( \nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 
// [18] & ( !\nios2_gen2_0|cpu|R_logic_op [0] & ( !\nios2_gen2_0|cpu|E_src1 [18] $ (\nios2_gen2_0|cpu|R_logic_op [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_src1 [18]),
	.datad(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(!\nios2_gen2_0|cpu|E_src2 [18]),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[18]~20 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[18]~20 .lut_mask = 64'hF00F00FF000F0FF0;
defparam \nios2_gen2_0|cpu|E_logic_result[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[19]~19 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[19]~19_combout  = ( \nios2_gen2_0|cpu|E_src1 [19] & ( \nios2_gen2_0|cpu|E_src2 [19] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (!\nios2_gen2_0|cpu|R_logic_op [0]) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [19] & ( 
// \nios2_gen2_0|cpu|E_src2 [19] & ( \nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( \nios2_gen2_0|cpu|E_src1 [19] & ( !\nios2_gen2_0|cpu|E_src2 [19] & ( \nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [19] & ( !\nios2_gen2_0|cpu|E_src2 [19] 
// & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & !\nios2_gen2_0|cpu|R_logic_op [0]) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_src1 [19]),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[19]~19 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[19]~19 .lut_mask = 64'hA0A0555555555A5A;
defparam \nios2_gen2_0|cpu|E_logic_result[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[31]~23 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[31]~23_combout  = ( \nios2_gen2_0|cpu|R_logic_op [1] & ( \nios2_gen2_0|cpu|R_logic_op [0] & ( !\nios2_gen2_0|cpu|E_src1 [31] $ (!\nios2_gen2_0|cpu|E_src2 [31]) ) ) ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( 
// \nios2_gen2_0|cpu|R_logic_op [0] & ( (\nios2_gen2_0|cpu|E_src1 [31] & \nios2_gen2_0|cpu|E_src2 [31]) ) ) ) # ( \nios2_gen2_0|cpu|R_logic_op [1] & ( !\nios2_gen2_0|cpu|R_logic_op [0] & ( (\nios2_gen2_0|cpu|E_src2 [31]) # (\nios2_gen2_0|cpu|E_src1 [31]) ) ) 
// ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( !\nios2_gen2_0|cpu|R_logic_op [0] & ( (!\nios2_gen2_0|cpu|E_src1 [31] & !\nios2_gen2_0|cpu|E_src2 [31]) ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_src1 [31]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [31]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[31]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[31]~23 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[31]~23 .lut_mask = 64'hC0C03F3F03033C3C;
defparam \nios2_gen2_0|cpu|E_logic_result[31]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N56
dffeas \nios2_gen2_0|cpu|E_src2[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[4]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[20]~22 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[20]~22_combout  = (!\nios2_gen2_0|cpu|E_src2 [20] & ((!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src1 [20])) # (\nios2_gen2_0|cpu|R_logic_op [1] & 
// ((\nios2_gen2_0|cpu|E_src1 [20]))))) # (\nios2_gen2_0|cpu|E_src2 [20] & (!\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [20])))))

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [20]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[20]~22 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[20]~22 .lut_mask = 64'h8336833683368336;
defparam \nios2_gen2_0|cpu|E_logic_result[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~1 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~1_combout  = ( !\nios2_gen2_0|cpu|E_logic_result[20]~22_combout  & ( !\nios2_gen2_0|cpu|E_logic_result[1]~21_combout  & ( (!\nios2_gen2_0|cpu|E_logic_result[18]~20_combout  & (!\nios2_gen2_0|cpu|E_logic_result[21]~18_combout  & 
// (!\nios2_gen2_0|cpu|E_logic_result[19]~19_combout  & !\nios2_gen2_0|cpu|E_logic_result[31]~23_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_logic_result[18]~20_combout ),
	.datab(!\nios2_gen2_0|cpu|E_logic_result[21]~18_combout ),
	.datac(!\nios2_gen2_0|cpu|E_logic_result[19]~19_combout ),
	.datad(!\nios2_gen2_0|cpu|E_logic_result[31]~23_combout ),
	.datae(!\nios2_gen2_0|cpu|E_logic_result[20]~22_combout ),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~1 .lut_mask = 64'h8000000000000000;
defparam \nios2_gen2_0|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[13]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[13]~9_combout  = ( \nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|D_iw [17] & ( \nios2_gen2_0|cpu|Add0~29_sumout  ) ) ) # ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|D_iw [17] & ( 
// (\nios2_gen2_0|cpu|R_src1~1_combout ) # (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]) ) ) ) # ( \nios2_gen2_0|cpu|R_src1~0_combout  & ( !\nios2_gen2_0|cpu|D_iw [17] & ( 
// \nios2_gen2_0|cpu|Add0~29_sumout  ) ) ) # ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( !\nios2_gen2_0|cpu|D_iw [17] & ( (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & 
// !\nios2_gen2_0|cpu|R_src1~1_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datab(!\nios2_gen2_0|cpu|Add0~29_sumout ),
	.datac(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[13]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[13]~9 .lut_mask = 64'h505033335F5F3333;
defparam \nios2_gen2_0|cpu|R_src1[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N46
dffeas \nios2_gen2_0|cpu|E_src1[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[13]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N44
dffeas \nios2_gen2_0|cpu|E_src2[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[13]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[13]~7_combout  = ( \nios2_gen2_0|cpu|E_src2 [13] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [13]))) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [13] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src1 [13])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src1 [13]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src1 [13]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[13]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[13]~7 .lut_mask = 64'h8833883333663366;
defparam \nios2_gen2_0|cpu|E_logic_result[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[8]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[8]~2_combout  = (!\nios2_gen2_0|cpu|E_src1 [8] & ((!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src2 [8])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src2 
// [8]))))) # (\nios2_gen2_0|cpu|E_src1 [8] & (!\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src2 [8])))))

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\nios2_gen2_0|cpu|E_src1 [8]),
	.datad(!\nios2_gen2_0|cpu|E_src2 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[8]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[8]~2 .lut_mask = 64'h8336833683368336;
defparam \nios2_gen2_0|cpu|E_logic_result[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \nios2_gen2_0|cpu|E_src2[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[12]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[12]~2_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( \nios2_gen2_0|cpu|Add0~1_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~1_combout ) # 
// ((\nios2_gen2_0|cpu|D_iw [16]) # (\nios2_gen2_0|cpu|R_src1~0_combout )) ) ) ) # ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( \nios2_gen2_0|cpu|Add0~1_sumout  & ( 
// ((\nios2_gen2_0|cpu|R_src1~1_combout  & \nios2_gen2_0|cpu|D_iw [16])) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( 
// !\nios2_gen2_0|cpu|Add0~1_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & ((!\nios2_gen2_0|cpu|R_src1~1_combout ) # (\nios2_gen2_0|cpu|D_iw [16]))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( !\nios2_gen2_0|cpu|Add0~1_sumout  & ( (\nios2_gen2_0|cpu|R_src1~1_combout  & (!\nios2_gen2_0|cpu|R_src1~0_combout  & \nios2_gen2_0|cpu|D_iw 
// [16])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [16]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.dataf(!\nios2_gen2_0|cpu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[12]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[12]~2 .lut_mask = 64'h04048C8C3737BFBF;
defparam \nios2_gen2_0|cpu|R_src1[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N14
dffeas \nios2_gen2_0|cpu|E_src1[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[12]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[12]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[12]~0_combout  = (!\nios2_gen2_0|cpu|E_src2 [12] & ((!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src1 [12])) # (\nios2_gen2_0|cpu|R_logic_op [1] & 
// ((\nios2_gen2_0|cpu|E_src1 [12]))))) # (\nios2_gen2_0|cpu|E_src2 [12] & (!\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [12])))))

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [12]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[12]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[12]~0 .lut_mask = 64'h8336833683368336;
defparam \nios2_gen2_0|cpu|E_logic_result[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~11 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~11_combout  = ( !\nios2_gen2_0|cpu|E_logic_result[8]~2_combout  & ( !\nios2_gen2_0|cpu|E_logic_result[12]~0_combout  & ( (!\nios2_gen2_0|cpu|E_logic_result[28]~25_combout  & (!\nios2_gen2_0|cpu|E_logic_result[11]~1_combout  & 
// (!\nios2_gen2_0|cpu|E_logic_result[0]~24_combout  & !\nios2_gen2_0|cpu|E_logic_result[13]~7_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_logic_result[28]~25_combout ),
	.datab(!\nios2_gen2_0|cpu|E_logic_result[11]~1_combout ),
	.datac(!\nios2_gen2_0|cpu|E_logic_result[0]~24_combout ),
	.datad(!\nios2_gen2_0|cpu|E_logic_result[13]~7_combout ),
	.datae(!\nios2_gen2_0|cpu|E_logic_result[8]~2_combout ),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~11 .lut_mask = 64'h8000000000000000;
defparam \nios2_gen2_0|cpu|Equal127~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[15]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[15]~feeder_combout  = \nios2_gen2_0|cpu|D_iw [21]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|D_iw [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N49
dffeas \nios2_gen2_0|cpu|E_src2[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[15]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[14]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[14]~8_combout  = ( \nios2_gen2_0|cpu|D_iw [18] & ( \nios2_gen2_0|cpu|Add0~25_sumout  & ( ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]) # 
// (\nios2_gen2_0|cpu|R_src1~0_combout )) # (\nios2_gen2_0|cpu|R_src1~1_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [18] & ( \nios2_gen2_0|cpu|Add0~25_sumout  & ( ((!\nios2_gen2_0|cpu|R_src1~1_combout  & 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14])) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( \nios2_gen2_0|cpu|D_iw [18] & ( !\nios2_gen2_0|cpu|Add0~25_sumout  & ( 
// (!\nios2_gen2_0|cpu|R_src1~0_combout  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]) # (\nios2_gen2_0|cpu|R_src1~1_combout ))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [18] & ( 
// !\nios2_gen2_0|cpu|Add0~25_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~1_combout  & (!\nios2_gen2_0|cpu|R_src1~0_combout  & \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|D_iw [18]),
	.dataf(!\nios2_gen2_0|cpu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[14]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[14]~8 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \nios2_gen2_0|cpu|R_src1[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N26
dffeas \nios2_gen2_0|cpu|E_src1[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[14]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~2 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~2_combout  = ( \nios2_gen2_0|cpu|E_src2 [14] & ( \nios2_gen2_0|cpu|E_src1 [14] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & ((\nios2_gen2_0|cpu|E_src1 [15]) # (\nios2_gen2_0|cpu|E_src2 [15])))) # 
// (\nios2_gen2_0|cpu|R_logic_op [1] & (\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|E_src2 [15] $ (\nios2_gen2_0|cpu|E_src1 [15])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [14] & ( \nios2_gen2_0|cpu|E_src1 [14] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] 
// & ((!\nios2_gen2_0|cpu|E_src2 [15] & ((\nios2_gen2_0|cpu|R_logic_op [0]) # (\nios2_gen2_0|cpu|E_src1 [15]))) # (\nios2_gen2_0|cpu|E_src2 [15] & ((!\nios2_gen2_0|cpu|E_src1 [15]) # (!\nios2_gen2_0|cpu|R_logic_op [0]))))) ) ) ) # ( \nios2_gen2_0|cpu|E_src2 
// [14] & ( !\nios2_gen2_0|cpu|E_src1 [14] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & ((!\nios2_gen2_0|cpu|E_src2 [15] & ((\nios2_gen2_0|cpu|R_logic_op [0]) # (\nios2_gen2_0|cpu|E_src1 [15]))) # (\nios2_gen2_0|cpu|E_src2 [15] & ((!\nios2_gen2_0|cpu|E_src1 
// [15]) # (!\nios2_gen2_0|cpu|R_logic_op [0]))))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [14] & ( !\nios2_gen2_0|cpu|E_src1 [14] & ( (!\nios2_gen2_0|cpu|E_src2 [15] & ((!\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|R_logic_op [0]))) # 
// (\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|E_src1 [15])))) # (\nios2_gen2_0|cpu|E_src2 [15] & (\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|R_logic_op [1] $ (\nios2_gen2_0|cpu|E_src1 [15])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_src2 [15]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\nios2_gen2_0|cpu|E_src1 [15]),
	.datad(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datae(!\nios2_gen2_0|cpu|E_src2 [14]),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~2 .lut_mask = 64'h20E94CC84CC84C21;
defparam \nios2_gen2_0|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \nios2_gen2_0|cpu|E_src1[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~8 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~8_combout  = ( \nios2_gen2_0|cpu|E_src1 [23] & ( \nios2_gen2_0|cpu|E_src2 [22] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (((!\nios2_gen2_0|cpu|R_logic_op [1])))) # (\nios2_gen2_0|cpu|R_logic_op [0] & ((!\nios2_gen2_0|cpu|E_src1 
// [22] & (!\nios2_gen2_0|cpu|E_src2 [23] & !\nios2_gen2_0|cpu|R_logic_op [1])) # (\nios2_gen2_0|cpu|E_src1 [22] & (\nios2_gen2_0|cpu|E_src2 [23] & \nios2_gen2_0|cpu|R_logic_op [1])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [23] & ( \nios2_gen2_0|cpu|E_src2 
// [22] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (((\nios2_gen2_0|cpu|E_src2 [23] & !\nios2_gen2_0|cpu|R_logic_op [1])))) # (\nios2_gen2_0|cpu|R_logic_op [0] & ((!\nios2_gen2_0|cpu|E_src1 [22] & ((!\nios2_gen2_0|cpu|R_logic_op [1]))) # 
// (\nios2_gen2_0|cpu|E_src1 [22] & (!\nios2_gen2_0|cpu|E_src2 [23] & \nios2_gen2_0|cpu|R_logic_op [1])))) ) ) ) # ( \nios2_gen2_0|cpu|E_src1 [23] & ( !\nios2_gen2_0|cpu|E_src2 [22] & ( (!\nios2_gen2_0|cpu|E_src1 [22] & (\nios2_gen2_0|cpu|R_logic_op [0] & 
// (!\nios2_gen2_0|cpu|E_src2 [23] $ (\nios2_gen2_0|cpu|R_logic_op [1])))) # (\nios2_gen2_0|cpu|E_src1 [22] & (!\nios2_gen2_0|cpu|R_logic_op [1] & ((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src2 [23])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 
// [23] & ( !\nios2_gen2_0|cpu|E_src2 [22] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & (((\nios2_gen2_0|cpu|E_src1 [22] & \nios2_gen2_0|cpu|E_src2 [23])) # (\nios2_gen2_0|cpu|R_logic_op [0]))) # (\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|E_src1 
// [22] & ((!\nios2_gen2_0|cpu|E_src2 [23])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_src1 [22]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [23]),
	.datad(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(!\nios2_gen2_0|cpu|E_src1 [23]),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~8 .lut_mask = 64'h37A074022E10EC01;
defparam \nios2_gen2_0|cpu|Equal127~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[5]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[5]~10_combout  = ( \nios2_gen2_0|cpu|E_src2 [5] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [5]))) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [5] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src1 [5])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src1 [5]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\nios2_gen2_0|cpu|E_src1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[5]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[5]~10 .lut_mask = 64'h8383838336363636;
defparam \nios2_gen2_0|cpu|E_logic_result[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[4]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[4]~13_combout  = ( \nios2_gen2_0|cpu|Add0~45_sumout  & ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( ((!\nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\nios2_gen2_0|cpu|D_iw [8])) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|Add0~45_sumout  & ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( 
// (!\nios2_gen2_0|cpu|R_src1~0_combout  & ((!\nios2_gen2_0|cpu|R_src1~1_combout ) # (\nios2_gen2_0|cpu|D_iw [8]))) ) ) ) # ( \nios2_gen2_0|cpu|Add0~45_sumout  & ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( ((\nios2_gen2_0|cpu|R_src1~1_combout  & \nios2_gen2_0|cpu|D_iw [8])) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|Add0~45_sumout  & ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & (\nios2_gen2_0|cpu|R_src1~1_combout  & \nios2_gen2_0|cpu|D_iw 
// [8])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [8]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Add0~45_sumout ),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[4]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[4]~13 .lut_mask = 64'h020257578A8ADFDF;
defparam \nios2_gen2_0|cpu|R_src1[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N40
dffeas \nios2_gen2_0|cpu|E_src1[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[4]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[4]~11_combout  = ( \nios2_gen2_0|cpu|E_src1 [4] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src2 [4]))) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [4] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src2 [4])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src2 [4]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[4]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[4]~11 .lut_mask = 64'h8383838336363636;
defparam \nios2_gen2_0|cpu|E_logic_result[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[2]~16 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[2]~16_combout  = ( \nios2_gen2_0|cpu|Add0~57_sumout  & ( \nios2_gen2_0|cpu|D_iw [6] & ( ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]) # 
// (\nios2_gen2_0|cpu|R_src1~1_combout )) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|Add0~57_sumout  & ( \nios2_gen2_0|cpu|D_iw [6] & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]) # (\nios2_gen2_0|cpu|R_src1~1_combout ))) ) ) ) # ( \nios2_gen2_0|cpu|Add0~57_sumout  & ( !\nios2_gen2_0|cpu|D_iw [6] & ( 
// ((!\nios2_gen2_0|cpu|R_src1~1_combout  & \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|Add0~57_sumout  & ( 
// !\nios2_gen2_0|cpu|D_iw [6] & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & (!\nios2_gen2_0|cpu|R_src1~1_combout  & \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Add0~57_sumout ),
	.dataf(!\nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[2]~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[2]~16 .lut_mask = 64'h08085D5D2A2A7F7F;
defparam \nios2_gen2_0|cpu|R_src1[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \nios2_gen2_0|cpu|E_src1[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[2]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~5 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~5_combout  = ( \nios2_gen2_0|cpu|E_src1 [2] & ( \nios2_gen2_0|cpu|R_logic_op [1] & ( (\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|E_src2 [2] & (!\nios2_gen2_0|cpu|E_src1 [6] $ (\nios2_gen2_0|cpu|E_src2 [6])))) ) ) ) # 
// ( !\nios2_gen2_0|cpu|E_src1 [2] & ( \nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|E_src2 [2] & ((!\nios2_gen2_0|cpu|E_src1 [6] & (!\nios2_gen2_0|cpu|E_src2 [6])) # (\nios2_gen2_0|cpu|E_src1 [6] & (\nios2_gen2_0|cpu|E_src2 [6] & 
// \nios2_gen2_0|cpu|R_logic_op [0])))) ) ) ) # ( \nios2_gen2_0|cpu|E_src1 [2] & ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (((\nios2_gen2_0|cpu|E_src2 [6])) # (\nios2_gen2_0|cpu|E_src1 [6]))) # (\nios2_gen2_0|cpu|R_logic_op 
// [0] & (!\nios2_gen2_0|cpu|E_src2 [2] & ((!\nios2_gen2_0|cpu|E_src1 [6]) # (!\nios2_gen2_0|cpu|E_src2 [6])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [2] & ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|E_src2 
// [2] & ((\nios2_gen2_0|cpu|E_src2 [6]) # (\nios2_gen2_0|cpu|E_src1 [6])))) # (\nios2_gen2_0|cpu|R_logic_op [0] & ((!\nios2_gen2_0|cpu|E_src1 [6]) # ((!\nios2_gen2_0|cpu|E_src2 [6])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_src1 [6]),
	.datab(!\nios2_gen2_0|cpu|E_src2 [6]),
	.datac(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datad(!\nios2_gen2_0|cpu|E_src2 [2]),
	.datae(!\nios2_gen2_0|cpu|E_src1 [2]),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~5 .lut_mask = 64'h0E7E7E7089000009;
defparam \nios2_gen2_0|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y8_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~3 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~3_combout  = ( \nios2_gen2_0|cpu|E_src2 [17] & ( \nios2_gen2_0|cpu|R_logic_op [0] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|E_src1 [17] & ((!\nios2_gen2_0|cpu|E_src1 [16]) # (!\nios2_gen2_0|cpu|E_src2 [16])))) 
// # (\nios2_gen2_0|cpu|R_logic_op [1] & (\nios2_gen2_0|cpu|E_src1 [17] & (!\nios2_gen2_0|cpu|E_src1 [16] $ (\nios2_gen2_0|cpu|E_src2 [16])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [17] & ( \nios2_gen2_0|cpu|R_logic_op [0] & ( (!\nios2_gen2_0|cpu|R_logic_op 
// [1] & ((!\nios2_gen2_0|cpu|E_src1 [16]) # ((!\nios2_gen2_0|cpu|E_src2 [16])))) # (\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|E_src1 [17] & (!\nios2_gen2_0|cpu|E_src1 [16] $ (\nios2_gen2_0|cpu|E_src2 [16])))) ) ) ) # ( \nios2_gen2_0|cpu|E_src2 
// [17] & ( !\nios2_gen2_0|cpu|R_logic_op [0] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src2 [16]) # (\nios2_gen2_0|cpu|E_src1 [16]))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [17] & ( !\nios2_gen2_0|cpu|R_logic_op [0] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (\nios2_gen2_0|cpu|E_src1 [17] & ((\nios2_gen2_0|cpu|E_src2 [16]) # (\nios2_gen2_0|cpu|E_src1 [16])))) # (\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|E_src1 [16] & (!\nios2_gen2_0|cpu|E_src2 [16] & 
// !\nios2_gen2_0|cpu|E_src1 [17]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(!\nios2_gen2_0|cpu|E_src1 [16]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [16]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [17]),
	.datae(!\nios2_gen2_0|cpu|E_src2 [17]),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~3 .lut_mask = 64'h402A2A2AE9A8A841;
defparam \nios2_gen2_0|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[7]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[7]~feeder_combout  = \nios2_gen2_0|cpu|D_iw [13]

	.dataa(!\nios2_gen2_0|cpu|D_iw [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N46
dffeas \nios2_gen2_0|cpu|E_src2[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[7]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[10]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[10]~feeder_combout  = \nios2_gen2_0|cpu|D_iw [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_iw [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N38
dffeas \nios2_gen2_0|cpu|E_src2[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~6 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~6_combout  = ( \nios2_gen2_0|cpu|E_src2 [10] & ( \nios2_gen2_0|cpu|E_src1 [10] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src1 [7]) # (\nios2_gen2_0|cpu|E_src2 [7])))) # 
// (\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|E_src2 [7] $ (\nios2_gen2_0|cpu|E_src1 [7])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [10] & ( \nios2_gen2_0|cpu|E_src1 [10] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & 
// ((!\nios2_gen2_0|cpu|R_logic_op [0] & ((\nios2_gen2_0|cpu|E_src1 [7]) # (\nios2_gen2_0|cpu|E_src2 [7]))) # (\nios2_gen2_0|cpu|R_logic_op [0] & ((!\nios2_gen2_0|cpu|E_src2 [7]) # (!\nios2_gen2_0|cpu|E_src1 [7]))))) ) ) ) # ( \nios2_gen2_0|cpu|E_src2 [10] & 
// ( !\nios2_gen2_0|cpu|E_src1 [10] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & ((!\nios2_gen2_0|cpu|R_logic_op [0] & ((\nios2_gen2_0|cpu|E_src1 [7]) # (\nios2_gen2_0|cpu|E_src2 [7]))) # (\nios2_gen2_0|cpu|R_logic_op [0] & ((!\nios2_gen2_0|cpu|E_src2 [7]) # 
// (!\nios2_gen2_0|cpu|E_src1 [7]))))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [10] & ( !\nios2_gen2_0|cpu|E_src1 [10] & ( (!\nios2_gen2_0|cpu|E_src2 [7] & ((!\nios2_gen2_0|cpu|R_logic_op [1] & (\nios2_gen2_0|cpu|R_logic_op [0])) # (\nios2_gen2_0|cpu|R_logic_op 
// [1] & ((!\nios2_gen2_0|cpu|E_src1 [7]))))) # (\nios2_gen2_0|cpu|E_src2 [7] & (\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|E_src1 [7] $ (\nios2_gen2_0|cpu|R_logic_op [1])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|E_src2 [7]),
	.datac(!\nios2_gen2_0|cpu|E_src1 [7]),
	.datad(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(!\nios2_gen2_0|cpu|E_src2 [10]),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~6 .lut_mask = 64'h54C17E007E002A41;
defparam \nios2_gen2_0|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_lo~0 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_lo~0_combout  = ( !\nios2_gen2_0|cpu|R_src2_use_imm~q  & ( !\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q  ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_lo~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \nios2_gen2_0|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_lo[3]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_lo[3]~3_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// ((\nios2_gen2_0|cpu|D_iw [9]) # (\nios2_gen2_0|cpu|R_src2_lo~0_combout )))) ) ) # ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & 
// (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & (!\nios2_gen2_0|cpu|R_src2_lo~0_combout  & \nios2_gen2_0|cpu|D_iw [9]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datad(!\nios2_gen2_0|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_lo[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_lo[3]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_lo[3]~3 .lut_mask = 64'h0080008008880888;
defparam \nios2_gen2_0|cpu|R_src2_lo[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N14
dffeas \nios2_gen2_0|cpu|E_src2[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_lo[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~4 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~4_combout  = ( \nios2_gen2_0|cpu|E_src2 [9] & ( \nios2_gen2_0|cpu|E_src1 [3] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (((!\nios2_gen2_0|cpu|R_logic_op [1])))) # (\nios2_gen2_0|cpu|R_logic_op [0] & ((!\nios2_gen2_0|cpu|E_src2 [3] 
// & (!\nios2_gen2_0|cpu|E_src1 [9] & !\nios2_gen2_0|cpu|R_logic_op [1])) # (\nios2_gen2_0|cpu|E_src2 [3] & (\nios2_gen2_0|cpu|E_src1 [9] & \nios2_gen2_0|cpu|R_logic_op [1])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [9] & ( \nios2_gen2_0|cpu|E_src1 [3] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [0] & (((\nios2_gen2_0|cpu|E_src1 [9] & !\nios2_gen2_0|cpu|R_logic_op [1])))) # (\nios2_gen2_0|cpu|R_logic_op [0] & ((!\nios2_gen2_0|cpu|E_src2 [3] & ((!\nios2_gen2_0|cpu|R_logic_op [1]))) # (\nios2_gen2_0|cpu|E_src2 [3] & 
// (!\nios2_gen2_0|cpu|E_src1 [9] & \nios2_gen2_0|cpu|R_logic_op [1])))) ) ) ) # ( \nios2_gen2_0|cpu|E_src2 [9] & ( !\nios2_gen2_0|cpu|E_src1 [3] & ( (!\nios2_gen2_0|cpu|E_src2 [3] & (\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|E_src1 [9] $ 
// (\nios2_gen2_0|cpu|R_logic_op [1])))) # (\nios2_gen2_0|cpu|E_src2 [3] & (!\nios2_gen2_0|cpu|R_logic_op [1] & ((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [9])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [9] & ( !\nios2_gen2_0|cpu|E_src1 
// [3] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & (((\nios2_gen2_0|cpu|E_src2 [3] & \nios2_gen2_0|cpu|E_src1 [9])) # (\nios2_gen2_0|cpu|R_logic_op [0]))) # (\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|E_src2 [3] & ((!\nios2_gen2_0|cpu|E_src1 [9])))) 
// ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_src2 [3]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|E_src1 [9]),
	.datad(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(!\nios2_gen2_0|cpu|E_src2 [9]),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~4 .lut_mask = 64'h37A074022E10EC01;
defparam \nios2_gen2_0|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~7 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~7_combout  = ( \nios2_gen2_0|cpu|Equal127~6_combout  & ( \nios2_gen2_0|cpu|Equal127~4_combout  & ( (!\nios2_gen2_0|cpu|E_logic_result[5]~10_combout  & (!\nios2_gen2_0|cpu|E_logic_result[4]~11_combout  & 
// (\nios2_gen2_0|cpu|Equal127~5_combout  & \nios2_gen2_0|cpu|Equal127~3_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_logic_result[5]~10_combout ),
	.datab(!\nios2_gen2_0|cpu|E_logic_result[4]~11_combout ),
	.datac(!\nios2_gen2_0|cpu|Equal127~5_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal127~3_combout ),
	.datae(!\nios2_gen2_0|cpu|Equal127~6_combout ),
	.dataf(!\nios2_gen2_0|cpu|Equal127~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~7 .lut_mask = 64'h0000000000000008;
defparam \nios2_gen2_0|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~10 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~10_combout  = ( \nios2_gen2_0|cpu|E_src1 [27] & ( \nios2_gen2_0|cpu|E_src2 [26] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (((!\nios2_gen2_0|cpu|R_logic_op [1])))) # (\nios2_gen2_0|cpu|R_logic_op [0] & ((!\nios2_gen2_0|cpu|E_src1 
// [26] & (!\nios2_gen2_0|cpu|E_src2 [27] & !\nios2_gen2_0|cpu|R_logic_op [1])) # (\nios2_gen2_0|cpu|E_src1 [26] & (\nios2_gen2_0|cpu|E_src2 [27] & \nios2_gen2_0|cpu|R_logic_op [1])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [27] & ( \nios2_gen2_0|cpu|E_src2 
// [26] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (((\nios2_gen2_0|cpu|E_src2 [27] & !\nios2_gen2_0|cpu|R_logic_op [1])))) # (\nios2_gen2_0|cpu|R_logic_op [0] & ((!\nios2_gen2_0|cpu|E_src1 [26] & ((!\nios2_gen2_0|cpu|R_logic_op [1]))) # 
// (\nios2_gen2_0|cpu|E_src1 [26] & (!\nios2_gen2_0|cpu|E_src2 [27] & \nios2_gen2_0|cpu|R_logic_op [1])))) ) ) ) # ( \nios2_gen2_0|cpu|E_src1 [27] & ( !\nios2_gen2_0|cpu|E_src2 [26] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|E_src1 [26] & 
// ((!\nios2_gen2_0|cpu|R_logic_op [1])))) # (\nios2_gen2_0|cpu|R_logic_op [0] & ((!\nios2_gen2_0|cpu|E_src2 [27] & ((!\nios2_gen2_0|cpu|R_logic_op [1]))) # (\nios2_gen2_0|cpu|E_src2 [27] & (!\nios2_gen2_0|cpu|E_src1 [26] & \nios2_gen2_0|cpu|R_logic_op 
// [1])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [27] & ( !\nios2_gen2_0|cpu|E_src2 [26] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & (((\nios2_gen2_0|cpu|E_src1 [26] & \nios2_gen2_0|cpu|E_src2 [27])) # (\nios2_gen2_0|cpu|R_logic_op [0]))) # 
// (\nios2_gen2_0|cpu|R_logic_op [1] & (((!\nios2_gen2_0|cpu|E_src1 [26] & !\nios2_gen2_0|cpu|E_src2 [27])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|E_src1 [26]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [27]),
	.datad(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(!\nios2_gen2_0|cpu|E_src1 [27]),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~10 .lut_mask = 64'h57C072044E10EA01;
defparam \nios2_gen2_0|cpu|Equal127~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \nios2_gen2_0|cpu|E_src1[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~9 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~9_combout  = ( \nios2_gen2_0|cpu|E_src1 [24] & ( \nios2_gen2_0|cpu|E_src2 [24] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src1 [25]) # (\nios2_gen2_0|cpu|E_src2 [25])))) # 
// (\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|E_src2 [25] $ (\nios2_gen2_0|cpu|E_src1 [25])))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [24] & ( \nios2_gen2_0|cpu|E_src2 [24] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] 
// & ((!\nios2_gen2_0|cpu|E_src2 [25] & ((\nios2_gen2_0|cpu|E_src1 [25]) # (\nios2_gen2_0|cpu|R_logic_op [0]))) # (\nios2_gen2_0|cpu|E_src2 [25] & ((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [25]))))) ) ) ) # ( \nios2_gen2_0|cpu|E_src1 
// [24] & ( !\nios2_gen2_0|cpu|E_src2 [24] & ( (!\nios2_gen2_0|cpu|R_logic_op [1] & ((!\nios2_gen2_0|cpu|E_src2 [25] & ((\nios2_gen2_0|cpu|E_src1 [25]) # (\nios2_gen2_0|cpu|R_logic_op [0]))) # (\nios2_gen2_0|cpu|E_src2 [25] & ((!\nios2_gen2_0|cpu|R_logic_op 
// [0]) # (!\nios2_gen2_0|cpu|E_src1 [25]))))) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [24] & ( !\nios2_gen2_0|cpu|E_src2 [24] & ( (!\nios2_gen2_0|cpu|E_src2 [25] & ((!\nios2_gen2_0|cpu|R_logic_op [1] & (\nios2_gen2_0|cpu|R_logic_op [0])) # 
// (\nios2_gen2_0|cpu|R_logic_op [1] & ((!\nios2_gen2_0|cpu|E_src1 [25]))))) # (\nios2_gen2_0|cpu|E_src2 [25] & (\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|E_src1 [25] $ (\nios2_gen2_0|cpu|R_logic_op [1])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_src2 [25]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|E_src1 [25]),
	.datad(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datae(!\nios2_gen2_0|cpu|E_src1 [24]),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~9 .lut_mask = 64'h32A17E007E004C21;
defparam \nios2_gen2_0|cpu|Equal127~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~12 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~12_combout  = ( \nios2_gen2_0|cpu|Equal127~10_combout  & ( \nios2_gen2_0|cpu|Equal127~9_combout  & ( (\nios2_gen2_0|cpu|Equal127~11_combout  & (\nios2_gen2_0|cpu|Equal127~2_combout  & (\nios2_gen2_0|cpu|Equal127~8_combout  & 
// \nios2_gen2_0|cpu|Equal127~7_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal127~11_combout ),
	.datab(!\nios2_gen2_0|cpu|Equal127~2_combout ),
	.datac(!\nios2_gen2_0|cpu|Equal127~8_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal127~7_combout ),
	.datae(!\nios2_gen2_0|cpu|Equal127~10_combout ),
	.dataf(!\nios2_gen2_0|cpu|Equal127~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~12 .lut_mask = 64'h0000000000000001;
defparam \nios2_gen2_0|cpu|Equal127~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[29]~17 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[29]~17_combout  = ( \nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|E_src2 [29] & ((\nios2_gen2_0|cpu|E_src1 [29]))) # (\nios2_gen2_0|cpu|E_src2 [29] & ((!\nios2_gen2_0|cpu|R_logic_op [0]) # 
// (!\nios2_gen2_0|cpu|E_src1 [29]))) ) ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|E_src2 [29] & !\nios2_gen2_0|cpu|E_src1 [29])) # (\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|E_src2 [29] & 
// \nios2_gen2_0|cpu|E_src1 [29])) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [29]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [29]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[29]~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[29]~17 .lut_mask = 64'hC003C0030FFC0FFC;
defparam \nios2_gen2_0|cpu|E_logic_result[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[30]~16 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[30]~16_combout  = ( \nios2_gen2_0|cpu|E_src2 [30] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [30]))) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [30] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src1 [30])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src1 [30]))) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[30]~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[30]~16 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \nios2_gen2_0|cpu|E_logic_result[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal127~0 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal127~0_combout  = ( !\nios2_gen2_0|cpu|E_logic_result[30]~16_combout  & ( !\nios2_gen2_0|cpu|E_logic_result[29]~17_combout  ) )

	.dataa(!\nios2_gen2_0|cpu|E_logic_result[29]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[30]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal127~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal127~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \nios2_gen2_0|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~81 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~81_sumout  = SUM(( !\nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ (!\nios2_gen2_0|cpu|E_src1 [31]) ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ (\nios2_gen2_0|cpu|E_src2 [31])) ) + ( 
// \nios2_gen2_0|cpu|Add2~134  ))
// \nios2_gen2_0|cpu|Add2~82  = CARRY(( !\nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ (!\nios2_gen2_0|cpu|E_src1 [31]) ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_invert_arith_src_msb~q  $ (\nios2_gen2_0|cpu|E_src2 [31])) ) + ( 
// \nios2_gen2_0|cpu|Add2~134  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_invert_arith_src_msb~q ),
	.datad(!\nios2_gen2_0|cpu|E_src1 [31]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [31]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~81_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~81 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~81 .lut_mask = 64'h0000C33C00000FF0;
defparam \nios2_gen2_0|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~77 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~77_sumout  = SUM(( \nios2_gen2_0|cpu|E_alu_sub~q  ) + ( GND ) + ( \nios2_gen2_0|cpu|Add2~82  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~77 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~77 .lut_mask = 64'h0000FFFF00003333;
defparam \nios2_gen2_0|cpu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \nios2_gen2_0|cpu|R_compare_op[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_cmp_result~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_cmp_result~0_combout  = ( \nios2_gen2_0|cpu|Add2~77_sumout  & ( \nios2_gen2_0|cpu|R_compare_op [0] & ( (\nios2_gen2_0|cpu|R_compare_op [1] & ((!\nios2_gen2_0|cpu|Equal127~1_combout ) # ((!\nios2_gen2_0|cpu|Equal127~12_combout ) # 
// (!\nios2_gen2_0|cpu|Equal127~0_combout )))) ) ) ) # ( !\nios2_gen2_0|cpu|Add2~77_sumout  & ( \nios2_gen2_0|cpu|R_compare_op [0] & ( (!\nios2_gen2_0|cpu|R_compare_op [1]) # ((!\nios2_gen2_0|cpu|Equal127~1_combout ) # 
// ((!\nios2_gen2_0|cpu|Equal127~12_combout ) # (!\nios2_gen2_0|cpu|Equal127~0_combout ))) ) ) ) # ( \nios2_gen2_0|cpu|Add2~77_sumout  & ( !\nios2_gen2_0|cpu|R_compare_op [0] & ( ((\nios2_gen2_0|cpu|Equal127~1_combout  & 
// (\nios2_gen2_0|cpu|Equal127~12_combout  & \nios2_gen2_0|cpu|Equal127~0_combout ))) # (\nios2_gen2_0|cpu|R_compare_op [1]) ) ) ) # ( !\nios2_gen2_0|cpu|Add2~77_sumout  & ( !\nios2_gen2_0|cpu|R_compare_op [0] & ( (!\nios2_gen2_0|cpu|R_compare_op [1] & 
// (\nios2_gen2_0|cpu|Equal127~1_combout  & (\nios2_gen2_0|cpu|Equal127~12_combout  & \nios2_gen2_0|cpu|Equal127~0_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_compare_op [1]),
	.datab(!\nios2_gen2_0|cpu|Equal127~1_combout ),
	.datac(!\nios2_gen2_0|cpu|Equal127~12_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal127~0_combout ),
	.datae(!\nios2_gen2_0|cpu|Add2~77_sumout ),
	.dataf(!\nios2_gen2_0|cpu|R_compare_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_cmp_result~0 .lut_mask = 64'h00025557FFFE5554;
defparam \nios2_gen2_0|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N55
dffeas \nios2_gen2_0|cpu|W_cmp_result (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  = ( \nios2_gen2_0|cpu|W_cmp_result~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_br~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_uncond~q  & !\nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q )) ) ) # ( !\nios2_gen2_0|cpu|W_cmp_result~q  & 
// ( (!\nios2_gen2_0|cpu|R_ctrl_br_uncond~q  & !\nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_br~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_uncond~q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_cmp_result~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt~0 .lut_mask = 64'hF000F000A000A000;
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~2_combout  = ( \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_exception~q  & ((!\nios2_gen2_0|cpu|Add0~17_sumout ) # (\nios2_gen2_0|cpu|R_ctrl_break~q ))) ) ) # ( 
// !\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_exception~q  & ((!\nios2_gen2_0|cpu|Add2~25_sumout ) # (\nios2_gen2_0|cpu|R_ctrl_break~q ))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_break~q ),
	.datac(!\nios2_gen2_0|cpu|Add2~25_sumout ),
	.datad(!\nios2_gen2_0|cpu|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~2 .lut_mask = 64'hA2A2A2A2AA22AA22;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \nios2_gen2_0|cpu|F_pc[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~17 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~17_sumout  = SUM(( !\nios2_gen2_0|cpu|F_pc [14] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~22  ))
// \nios2_gen2_0|cpu|Add0~18  = CARRY(( !\nios2_gen2_0|cpu|F_pc [14] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~17_sumout ),
	.cout(\nios2_gen2_0|cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \nios2_gen2_0|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[16]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[16]~6_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] & ( \nios2_gen2_0|cpu|Add0~17_sumout  & ( ((!\nios2_gen2_0|cpu|R_src1~1_combout ) # 
// (\nios2_gen2_0|cpu|D_iw [20])) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] & ( \nios2_gen2_0|cpu|Add0~17_sumout  & ( 
// ((\nios2_gen2_0|cpu|R_src1~1_combout  & \nios2_gen2_0|cpu|D_iw [20])) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] & ( 
// !\nios2_gen2_0|cpu|Add0~17_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & ((!\nios2_gen2_0|cpu|R_src1~1_combout ) # (\nios2_gen2_0|cpu|D_iw [20]))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] & ( !\nios2_gen2_0|cpu|Add0~17_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & (\nios2_gen2_0|cpu|R_src1~1_combout  & 
// \nios2_gen2_0|cpu|D_iw [20])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datab(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [20]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.dataf(!\nios2_gen2_0|cpu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[16]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[16]~6 .lut_mask = 64'h02028A8A5757DFDF;
defparam \nios2_gen2_0|cpu|R_src1[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \nios2_gen2_0|cpu|E_src1[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[16]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N37
dffeas \nios2_gen2_0|cpu|E_src2[10]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[10]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[10]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~61 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~61_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [9] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [9]) ) + ( \nios2_gen2_0|cpu|Add2~18  ))
// \nios2_gen2_0|cpu|Add2~62  = CARRY(( \nios2_gen2_0|cpu|E_src1 [9] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [9]) ) + ( \nios2_gen2_0|cpu|Add2~18  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [9]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~61_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~61 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~61 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_gen2_0|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~45 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~45_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [10] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2[10]~DUPLICATE_q ) ) + ( \nios2_gen2_0|cpu|Add2~62  ))
// \nios2_gen2_0|cpu|Add2~46  = CARRY(( \nios2_gen2_0|cpu|E_src1 [10] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2[10]~DUPLICATE_q ) ) + ( \nios2_gen2_0|cpu|Add2~62  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src1 [10]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~45_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~45 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~45 .lut_mask = 64'h0000CC33000000FF;
defparam \nios2_gen2_0|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~13 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~13_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [11]) ) + ( \nios2_gen2_0|cpu|E_src1 [11] ) + ( \nios2_gen2_0|cpu|Add2~46  ))
// \nios2_gen2_0|cpu|Add2~14  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [11]) ) + ( \nios2_gen2_0|cpu|E_src1 [11] ) + ( \nios2_gen2_0|cpu|Add2~46  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [11]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~13_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~13 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_gen2_0|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~9 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~9_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [12] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2[12]~DUPLICATE_q ) ) + ( \nios2_gen2_0|cpu|Add2~14  ))
// \nios2_gen2_0|cpu|Add2~10  = CARRY(( \nios2_gen2_0|cpu|E_src1 [12] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2[12]~DUPLICATE_q ) ) + ( \nios2_gen2_0|cpu|Add2~14  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2[12]~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|E_src1 [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~9_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~9 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_gen2_0|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~37 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~37_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2[13]~DUPLICATE_q ) ) + ( \nios2_gen2_0|cpu|E_src1 [13] ) + ( \nios2_gen2_0|cpu|Add2~10  ))
// \nios2_gen2_0|cpu|Add2~38  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2[13]~DUPLICATE_q ) ) + ( \nios2_gen2_0|cpu|E_src1 [13] ) + ( \nios2_gen2_0|cpu|Add2~10  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src2[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [13]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~37_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~37 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~37 .lut_mask = 64'h0000FF00000033CC;
defparam \nios2_gen2_0|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~33 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~33_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [14] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [14]) ) + ( \nios2_gen2_0|cpu|Add2~38  ))
// \nios2_gen2_0|cpu|Add2~34  = CARRY(( \nios2_gen2_0|cpu|E_src1 [14] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [14]) ) + ( \nios2_gen2_0|cpu|Add2~38  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [14]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~33_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~33 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~33 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_gen2_0|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~29 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~29_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [15]) ) + ( \nios2_gen2_0|cpu|E_src1 [15] ) + ( \nios2_gen2_0|cpu|Add2~34  ))
// \nios2_gen2_0|cpu|Add2~30  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [15]) ) + ( \nios2_gen2_0|cpu|E_src1 [15] ) + ( \nios2_gen2_0|cpu|Add2~34  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~29_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~29 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_gen2_0|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~25 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~25_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [16]) ) + ( \nios2_gen2_0|cpu|E_src1 [16] ) + ( \nios2_gen2_0|cpu|Add2~30  ))
// \nios2_gen2_0|cpu|Add2~26  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [16]) ) + ( \nios2_gen2_0|cpu|E_src1 [16] ) + ( \nios2_gen2_0|cpu|Add2~30  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [16]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~25_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~25 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_gen2_0|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~21 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~21_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [17]) ) + ( \nios2_gen2_0|cpu|E_src1 [17] ) + ( \nios2_gen2_0|cpu|Add2~26  ))
// \nios2_gen2_0|cpu|Add2~22  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [17]) ) + ( \nios2_gen2_0|cpu|E_src1 [17] ) + ( \nios2_gen2_0|cpu|Add2~26  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src1 [17]),
	.datad(!\nios2_gen2_0|cpu|E_src2 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~21_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~21 .lut_mask = 64'h0000F0F0000033CC;
defparam \nios2_gen2_0|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout  = ( \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( (\nios2_gen2_0|cpu|Add2~21_sumout ) # (\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ) ) ) # ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// (\nios2_gen2_0|cpu|Add0~13_sumout ) # (\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Add2~21_sumout ),
	.datad(!\nios2_gen2_0|cpu|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5 .lut_mask = 64'h55FF55FF5F5F5F5F;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \nios2_gen2_0|cpu|F_pc[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add0~13 (
// Equation(s):
// \nios2_gen2_0|cpu|Add0~13_sumout  = SUM(( \nios2_gen2_0|cpu|F_pc [15] ) + ( GND ) + ( \nios2_gen2_0|cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add0~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios2_gen2_0|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[17]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[17]~5_combout  = ( \nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|D_iw [21] & ( \nios2_gen2_0|cpu|Add0~13_sumout  ) ) ) # ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|D_iw [21] & ( 
// (\nios2_gen2_0|cpu|R_src1~1_combout ) # (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]) ) ) ) # ( \nios2_gen2_0|cpu|R_src1~0_combout  & ( !\nios2_gen2_0|cpu|D_iw [21] & ( 
// \nios2_gen2_0|cpu|Add0~13_sumout  ) ) ) # ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( !\nios2_gen2_0|cpu|D_iw [21] & ( (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] & 
// !\nios2_gen2_0|cpu|R_src1~1_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datab(!\nios2_gen2_0|cpu|Add0~13_sumout ),
	.datac(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[17]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[17]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[17]~5 .lut_mask = 64'h505033335F5F3333;
defparam \nios2_gen2_0|cpu|R_src1[17]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N58
dffeas \nios2_gen2_0|cpu|E_src1[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[17]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~85 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~85_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [18] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [18]) ) + ( \nios2_gen2_0|cpu|Add2~22  ))
// \nios2_gen2_0|cpu|Add2~86  = CARRY(( \nios2_gen2_0|cpu|E_src1 [18] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [18]) ) + ( \nios2_gen2_0|cpu|Add2~22  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src1 [18]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [18]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~85_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~85 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~85 .lut_mask = 64'h0000CC33000000FF;
defparam \nios2_gen2_0|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~89 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~89_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [19]) ) + ( \nios2_gen2_0|cpu|E_src1 [19] ) + ( \nios2_gen2_0|cpu|Add2~86  ))
// \nios2_gen2_0|cpu|Add2~90  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [19]) ) + ( \nios2_gen2_0|cpu|E_src1 [19] ) + ( \nios2_gen2_0|cpu|Add2~86  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [19]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~89_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~89 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~89 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_gen2_0|cpu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~93 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~93_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2[20]~DUPLICATE_q ) ) + ( \nios2_gen2_0|cpu|E_src1 [20] ) + ( \nios2_gen2_0|cpu|Add2~90  ))
// \nios2_gen2_0|cpu|Add2~94  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2[20]~DUPLICATE_q ) ) + ( \nios2_gen2_0|cpu|E_src1 [20] ) + ( \nios2_gen2_0|cpu|Add2~90  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src2[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [20]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~93_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~93 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~93 .lut_mask = 64'h0000FF00000033CC;
defparam \nios2_gen2_0|cpu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~97 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~97_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [21] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [21]) ) + ( \nios2_gen2_0|cpu|Add2~94  ))
// \nios2_gen2_0|cpu|Add2~98  = CARRY(( \nios2_gen2_0|cpu|E_src1 [21] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [21]) ) + ( \nios2_gen2_0|cpu|Add2~94  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src1 [21]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [21]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~97_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~97 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~97 .lut_mask = 64'h0000CC33000000FF;
defparam \nios2_gen2_0|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~101 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~101_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1[22]~DUPLICATE_q  ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [22]) ) + ( \nios2_gen2_0|cpu|Add2~98  ))
// \nios2_gen2_0|cpu|Add2~102  = CARRY(( \nios2_gen2_0|cpu|E_src1[22]~DUPLICATE_q  ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [22]) ) + ( \nios2_gen2_0|cpu|Add2~98  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [22]),
	.datad(!\nios2_gen2_0|cpu|E_src1[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~101_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~101 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~101 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_gen2_0|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~105 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~105_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [23] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [23]) ) + ( \nios2_gen2_0|cpu|Add2~102  ))
// \nios2_gen2_0|cpu|Add2~106  = CARRY(( \nios2_gen2_0|cpu|E_src1 [23] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [23]) ) + ( \nios2_gen2_0|cpu|Add2~102  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [23]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~105_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~105 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~105 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_gen2_0|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~109 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~109_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [24]) ) + ( \nios2_gen2_0|cpu|E_src1 [24] ) + ( \nios2_gen2_0|cpu|Add2~106  ))
// \nios2_gen2_0|cpu|Add2~110  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [24]) ) + ( \nios2_gen2_0|cpu|E_src1 [24] ) + ( \nios2_gen2_0|cpu|Add2~106  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [24]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~109_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~109 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~109 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_gen2_0|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~113 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~113_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1[25]~DUPLICATE_q  ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [25]) ) + ( \nios2_gen2_0|cpu|Add2~110  ))
// \nios2_gen2_0|cpu|Add2~114  = CARRY(( \nios2_gen2_0|cpu|E_src1[25]~DUPLICATE_q  ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [25]) ) + ( \nios2_gen2_0|cpu|Add2~110  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src1[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [25]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~113_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~113 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~113 .lut_mask = 64'h0000CC33000000FF;
defparam \nios2_gen2_0|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~117 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~117_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [26] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [26]) ) + ( \nios2_gen2_0|cpu|Add2~114  ))
// \nios2_gen2_0|cpu|Add2~118  = CARRY(( \nios2_gen2_0|cpu|E_src1 [26] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [26]) ) + ( \nios2_gen2_0|cpu|Add2~114  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src1 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [26]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~117_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~117 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~117 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_gen2_0|cpu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~121 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~121_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [27] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [27]) ) + ( \nios2_gen2_0|cpu|Add2~118  ))
// \nios2_gen2_0|cpu|Add2~122  = CARRY(( \nios2_gen2_0|cpu|E_src1 [27] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [27]) ) + ( \nios2_gen2_0|cpu|Add2~118  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [27]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~121_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~121 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~121 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_gen2_0|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~125 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~125_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [28]) ) + ( \nios2_gen2_0|cpu|E_src1 [28] ) + ( \nios2_gen2_0|cpu|Add2~122  ))
// \nios2_gen2_0|cpu|Add2~126  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [28]) ) + ( \nios2_gen2_0|cpu|E_src1 [28] ) + ( \nios2_gen2_0|cpu|Add2~122  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [28]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~125_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~125 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~125 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_gen2_0|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~129 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~129_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [29]) ) + ( \nios2_gen2_0|cpu|E_src1 [29] ) + ( \nios2_gen2_0|cpu|Add2~126  ))
// \nios2_gen2_0|cpu|Add2~130  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [29]) ) + ( \nios2_gen2_0|cpu|E_src1 [29] ) + ( \nios2_gen2_0|cpu|Add2~126  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [29]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~129_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~129 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~129 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_gen2_0|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~133 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~133_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [30] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [30]) ) + ( \nios2_gen2_0|cpu|Add2~130  ))
// \nios2_gen2_0|cpu|Add2~134  = CARRY(( \nios2_gen2_0|cpu|E_src1 [30] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [30]) ) + ( \nios2_gen2_0|cpu|Add2~130  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [30]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~133_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~133 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~133 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_gen2_0|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[31]~32 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[31]~32_combout  = ( \nios2_gen2_0|cpu|E_logic_result[31]~23_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|Add2~81_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [31])))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[31]~23_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\nios2_gen2_0|cpu|Add2~81_sumout )))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [31])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datad(!\nios2_gen2_0|cpu|Add2~81_sumout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[31]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[31]~32 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[31]~32 .lut_mask = 64'h058D058D27AF27AF;
defparam \nios2_gen2_0|cpu|E_alu_result[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \nios2_gen2_0|cpu|W_alu_result[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[31]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[31]~30 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[31]~30_combout  = ( \nios2_gen2_0|cpu|W_alu_result [31] & ( \nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte3_data [7]) ) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [31] & ( 
// \nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte3_data [7]) ) ) ) # ( \nios2_gen2_0|cpu|W_alu_result [31] & ( !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q )) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & ((\nios2_gen2_0|cpu|av_ld_byte3_data [7]))) ) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [31] & ( !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// \nios2_gen2_0|cpu|av_ld_byte3_data [7]) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|W_alu_result [31]),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[31]~30 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[31]~30 .lut_mask = 64'h05058D8D05050505;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N37
dffeas \nios2_gen2_0|cpu|E_src1[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y9_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[30]~31 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[30]~31_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [30] & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|E_logic_result[30]~16_combout ) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|E_shift_rot_result [30] & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & \nios2_gen2_0|cpu|E_logic_result[30]~16_combout ) ) ) ) # ( \nios2_gen2_0|cpu|E_shift_rot_result [30] & ( 
// !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\nios2_gen2_0|cpu|Add2~133_sumout ) ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [30] & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|Add2~133_sumout  & 
// !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|Add2~133_sumout ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_logic_result[30]~16_combout ),
	.datae(!\nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[30]~31 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[30]~31 .lut_mask = 64'h4444777700CC33FF;
defparam \nios2_gen2_0|cpu|E_alu_result[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N22
dffeas \nios2_gen2_0|cpu|W_alu_result[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[30]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y9_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[30]~29 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[30]~29_combout  = ( \nios2_gen2_0|cpu|W_alu_result [30] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (((\nios2_gen2_0|cpu|av_ld_byte3_data [6])))) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [30] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte3_data [6]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[30]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[30]~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[30]~29 .lut_mask = 64'h0033003380B380B3;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[30]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N10
dffeas \nios2_gen2_0|cpu|E_src1[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[29]~30 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[29]~30_combout  = ( \nios2_gen2_0|cpu|E_logic_result[29]~17_combout  & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [29]) ) ) ) # ( 
// !\nios2_gen2_0|cpu|E_logic_result[29]~17_combout  & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & \nios2_gen2_0|cpu|E_shift_rot_result [29]) ) ) ) # ( \nios2_gen2_0|cpu|E_logic_result[29]~17_combout  & ( 
// !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|Add2~129_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [29]))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|E_logic_result[29]~17_combout  & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|Add2~129_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result 
// [29]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|Add2~129_sumout ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datae(!\nios2_gen2_0|cpu|E_logic_result[29]~17_combout ),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[29]~30 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[29]~30 .lut_mask = 64'h227722770055AAFF;
defparam \nios2_gen2_0|cpu|E_alu_result[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \nios2_gen2_0|cpu|W_alu_result[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[29]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y8_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~29_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N21
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13]~feeder (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13]~feeder_combout  = ( \nios2_gen2_0|cpu|d_writedata [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N22
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N51
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[13]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[13]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [13]

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[13]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N52
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[13]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[13] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N52
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N28
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N47
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [29]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[29]~45 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[29]~45_combout  = ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [13] & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ))) # 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [29]) ) ) # ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [13] & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout )) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [13]),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [29]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[29]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[29]~45 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[29]~45 .lut_mask = 64'h0202020202FF02FF;
defparam \mm_interconnect_0|rsp_mux|src_data[29]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N30
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[29]~13 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[29]~13_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( \mm_interconnect_0|rsp_mux|src_data[29]~45_combout  ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ( \mm_interconnect_0|rsp_mux|src_data[29]~45_combout  ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\mm_interconnect_0|rsp_mux|src_data[29]~45_combout  & ( 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout  & \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\mm_interconnect_0|rsp_mux|src_data[29]~45_combout  & ( (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout ) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[29]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[29]~13 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[29]~13 .lut_mask = 64'h000F0505FFFFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \nios2_gen2_0|cpu|av_ld_byte3_data[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[29]~13_combout ),
	.asdata(\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[29]~28 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[29]~28_combout  = ( \nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( \nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \nios2_gen2_0|cpu|av_ld_byte3_data [5] & 
// ( ((\nios2_gen2_0|cpu|W_alu_result [29] & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) # (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( (\nios2_gen2_0|cpu|W_alu_result 
// [29] & (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [29]),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[29]~28 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[29]~28 .lut_mask = 64'h4040000073733333;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src1[28]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src1[28]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src1[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[28]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src1[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|E_src1[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \nios2_gen2_0|cpu|E_src1[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[28]~25 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[28]~25_combout  = ( \nios2_gen2_0|cpu|R_logic_op [1] & ( \nios2_gen2_0|cpu|R_logic_op [0] & ( !\nios2_gen2_0|cpu|E_src1 [28] $ (!\nios2_gen2_0|cpu|E_src2 [28]) ) ) ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( 
// \nios2_gen2_0|cpu|R_logic_op [0] & ( (\nios2_gen2_0|cpu|E_src1 [28] & \nios2_gen2_0|cpu|E_src2 [28]) ) ) ) # ( \nios2_gen2_0|cpu|R_logic_op [1] & ( !\nios2_gen2_0|cpu|R_logic_op [0] & ( (\nios2_gen2_0|cpu|E_src2 [28]) # (\nios2_gen2_0|cpu|E_src1 [28]) ) ) 
// ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( !\nios2_gen2_0|cpu|R_logic_op [0] & ( (!\nios2_gen2_0|cpu|E_src1 [28] & !\nios2_gen2_0|cpu|E_src2 [28]) ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_src1 [28]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [28]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[28]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[28]~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[28]~25 .lut_mask = 64'hC0C03F3F03033C3C;
defparam \nios2_gen2_0|cpu|E_logic_result[28]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y9_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[28]~29 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[28]~29_combout  = ( \nios2_gen2_0|cpu|Add2~125_sumout  & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|E_logic_result[28]~25_combout )) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [28]))) ) ) ) # ( !\nios2_gen2_0|cpu|Add2~125_sumout  & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// (\nios2_gen2_0|cpu|E_logic_result[28]~25_combout )) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [28]))) ) ) ) # ( \nios2_gen2_0|cpu|Add2~125_sumout  & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [28]) ) ) ) # ( !\nios2_gen2_0|cpu|Add2~125_sumout  & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|E_shift_rot_result [28] & 
// \nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_logic_result[28]~25_combout ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datae(!\nios2_gen2_0|cpu|Add2~125_sumout ),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[28]~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[28]~29 .lut_mask = 64'h000FFF0F330F330F;
defparam \nios2_gen2_0|cpu|E_alu_result[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N49
dffeas \nios2_gen2_0|cpu|W_alu_result[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[28]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[28]~27 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[28]~27_combout  = ( \nios2_gen2_0|cpu|W_alu_result [28] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (((\nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q )))) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [28] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte3_data[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[28]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[28]~27 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[28]~27 .lut_mask = 64'h000F000F808F808F;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[28]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N56
dffeas \nios2_gen2_0|cpu|E_src1[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[27]~31 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[27]~31_combout  = (!\nios2_gen2_0|cpu|E_src2 [27] & ((!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src1 [27])) # (\nios2_gen2_0|cpu|R_logic_op [1] & 
// ((\nios2_gen2_0|cpu|E_src1 [27]))))) # (\nios2_gen2_0|cpu|E_src2 [27] & (!\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [27])))))

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [27]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[27]~31 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[27]~31 .lut_mask = 64'h8336833683368336;
defparam \nios2_gen2_0|cpu|E_logic_result[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[27]~28 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[27]~28_combout  = ( \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \nios2_gen2_0|cpu|Add2~121_sumout  & ( \nios2_gen2_0|cpu|E_shift_rot_result [27] ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// \nios2_gen2_0|cpu|Add2~121_sumout  & ( (!\nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\nios2_gen2_0|cpu|E_logic_result[27]~31_combout ) ) ) ) # ( \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\nios2_gen2_0|cpu|Add2~121_sumout  & ( 
// \nios2_gen2_0|cpu|E_shift_rot_result [27] ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\nios2_gen2_0|cpu|Add2~121_sumout  & ( (\nios2_gen2_0|cpu|E_logic_result[27]~31_combout  & \nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_logic_result[27]~31_combout ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\nios2_gen2_0|cpu|Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[27]~28 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[27]~28 .lut_mask = 64'h00553333FF553333;
defparam \nios2_gen2_0|cpu|E_alu_result[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \nios2_gen2_0|cpu|W_alu_result[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[27]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[27]~26 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[27]~26_combout  = ( \nios2_gen2_0|cpu|W_alu_result [27] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  
// & (((\nios2_gen2_0|cpu|av_ld_byte3_data [3])))) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [27] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte3_data [3]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[27]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[27]~26 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[27]~26 .lut_mask = 64'h050505058D058D05;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[27]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N59
dffeas \nios2_gen2_0|cpu|E_src1[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N22
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [26]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[26]~30 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[26]~30_combout  = ( \nios2_gen2_0|cpu|E_src2 [26] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [26]))) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [26] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src1 [26])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src1 [26]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src1 [26]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[26]~30 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[26]~30 .lut_mask = 64'h8833883333663366;
defparam \nios2_gen2_0|cpu|E_logic_result[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[26]~27 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[26]~27_combout  = ( \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q  ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \nios2_gen2_0|cpu|E_logic_result[26]~30_combout  ) ) ) # ( \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q  ) ) ) # ( 
// !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \nios2_gen2_0|cpu|Add2~117_sumout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|Add2~117_sumout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result[26]~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|E_logic_result[26]~30_combout ),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[26]~27 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[26]~27 .lut_mask = 64'h55550F0F00FF0F0F;
defparam \nios2_gen2_0|cpu|E_alu_result[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N59
dffeas \nios2_gen2_0|cpu|W_alu_result[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[26]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[26]~25 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[26]~25_combout  = ( \nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( ((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \nios2_gen2_0|cpu|W_alu_result [26]))) # 
// (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \nios2_gen2_0|cpu|W_alu_result [26]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [26]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[26]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[26]~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[26]~25 .lut_mask = 64'h0080008033B333B3;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[26]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N22
dffeas \nios2_gen2_0|cpu|E_src1[25]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[25]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[25]~29 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[25]~29_combout  = ( \nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|E_src2 [25] & ((\nios2_gen2_0|cpu|E_src1 [25]))) # (\nios2_gen2_0|cpu|E_src2 [25] & ((!\nios2_gen2_0|cpu|R_logic_op [0]) # 
// (!\nios2_gen2_0|cpu|E_src1 [25]))) ) ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|E_src2 [25] & !\nios2_gen2_0|cpu|E_src1 [25])) # (\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|E_src2 [25] & 
// \nios2_gen2_0|cpu|E_src1 [25])) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [25]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [25]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[25]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[25]~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[25]~29 .lut_mask = 64'hC003C0030FFC0FFC;
defparam \nios2_gen2_0|cpu|E_logic_result[25]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[25]~26 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[25]~26_combout  = ( \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result [25] ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|Add2~113_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\nios2_gen2_0|cpu|E_logic_result[25]~29_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|Add2~113_sumout ),
	.datab(!\nios2_gen2_0|cpu|E_logic_result[25]~29_combout ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[25]~26 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[25]~26 .lut_mask = 64'h55330F0F55330F0F;
defparam \nios2_gen2_0|cpu|E_alu_result[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N50
dffeas \nios2_gen2_0|cpu|W_alu_result[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[25]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9]~feeder (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9]~feeder_combout  = ( \nios2_gen2_0|cpu|d_writedata [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N25
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[9]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[9]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [9]

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[9]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[9]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[9] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N8
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N4
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N11
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [25]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N6
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[25]~41 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[25]~41_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [25] & ( ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [9]))) # 
// (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [25] & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [9])) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datab(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [9]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[25]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[25]~41 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[25]~41 .lut_mask = 64'h0050005033733373;
defparam \mm_interconnect_0|rsp_mux|src_data[25]~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y10_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~8_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N42
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[25]~9 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[25]~9_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout  & ( 
// ((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout )) # (\mm_interconnect_0|rsp_mux|src_data[25]~41_combout ) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout  & ( (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # 
// (\mm_interconnect_0|rsp_mux|src_data[25]~41_combout ) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout  & ( 
// ((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout )) # (\mm_interconnect_0|rsp_mux|src_data[25]~41_combout ) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout  & ( \mm_interconnect_0|rsp_mux|src_data[25]~41_combout  ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[25]~41_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[25]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[25]~9 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[25]~9 .lut_mask = 64'h3333333F3F3F333F;
defparam \mm_interconnect_0|rsp_mux|src_data[25]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N44
dffeas \nios2_gen2_0|cpu|av_ld_byte3_data[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[25]~9_combout ),
	.asdata(\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[25]~24 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[25]~24_combout  = ( \nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( ((!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & \nios2_gen2_0|cpu|W_alu_result [25]))) # 
// (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\nios2_gen2_0|cpu|W_alu_result [25] & !\nios2_gen2_0|cpu|R_ctrl_ld~q ))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [25]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[25]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[25]~24 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[25]~24 .lut_mask = 64'h0800080008FF08FF;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[25]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N52
dffeas \nios2_gen2_0|cpu|E_src1[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[24]~28 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[24]~28_combout  = ( \nios2_gen2_0|cpu|E_src2 [24] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [24]))) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [24] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src1 [24])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src1 [24]))) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [24]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[24]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[24]~28 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[24]~28 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \nios2_gen2_0|cpu|E_logic_result[24]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[24]~25 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[24]~25_combout  = ( \nios2_gen2_0|cpu|Add2~109_sumout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\nios2_gen2_0|cpu|E_logic_result[24]~28_combout )))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [24])))) ) ) # ( !\nios2_gen2_0|cpu|Add2~109_sumout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|E_logic_result[24]~28_combout ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [24])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_logic_result[24]~28_combout ),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[24]~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[24]~25 .lut_mask = 64'h025702578ADF8ADF;
defparam \nios2_gen2_0|cpu|E_alu_result[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \nios2_gen2_0|cpu|W_alu_result[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[24]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N49
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [24]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N58
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_writedata [24]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N27
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[8]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[8]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [8]

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[8]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N28
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[8]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[8] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N9
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[24]~40 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[24]~40_combout  = ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [8]))) # 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [24]) ) ) # ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [8])) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [8]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[24]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[24]~40 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[24]~40 .lut_mask = 64'h002200220F2F0F2F;
defparam \mm_interconnect_0|rsp_mux|src_data[24]~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~7_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N51
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[24]~8 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[24]~8_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout  & ( ((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout )))) # (\mm_interconnect_0|rsp_mux|src_data[24]~40_combout ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout  & (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ))) # (\mm_interconnect_0|rsp_mux|src_data[24]~40_combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[24]~40_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[24]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[24]~8 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[24]~8 .lut_mask = 64'h0F1F0FDF0F1F0FDF;
defparam \mm_interconnect_0|rsp_mux|src_data[24]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N52
dffeas \nios2_gen2_0|cpu|av_ld_byte3_data[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[24]~8_combout ),
	.asdata(\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[24]~23 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[24]~23_combout  = ( \nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( ((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\nios2_gen2_0|cpu|W_alu_result [24] & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte3_data [0] & ( (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (\nios2_gen2_0|cpu|W_alu_result [24] & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [24]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[24]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[24]~23 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[24]~23 .lut_mask = 64'h080008003B333B33;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[24]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N10
dffeas \nios2_gen2_0|cpu|E_src1[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[23]~27 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[23]~27_combout  = ( \nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|E_src1 [23] & ((\nios2_gen2_0|cpu|E_src2 [23]))) # (\nios2_gen2_0|cpu|E_src1 [23] & ((!\nios2_gen2_0|cpu|R_logic_op [0]) # 
// (!\nios2_gen2_0|cpu|E_src2 [23]))) ) ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|E_src1 [23] & !\nios2_gen2_0|cpu|E_src2 [23])) # (\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|E_src1 [23] & 
// \nios2_gen2_0|cpu|E_src2 [23])) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|E_src1 [23]),
	.datad(!\nios2_gen2_0|cpu|E_src2 [23]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[23]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[23]~27 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[23]~27 .lut_mask = 64'hC003C0030FFC0FFC;
defparam \nios2_gen2_0|cpu|E_logic_result[23]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[23]~24 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[23]~24_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [23] & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\nios2_gen2_0|cpu|E_logic_result[23]~27_combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|E_shift_rot_result [23] & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|E_logic_result[23]~27_combout  & !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \nios2_gen2_0|cpu|E_shift_rot_result [23] & ( 
// !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\nios2_gen2_0|cpu|Add2~105_sumout ) ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [23] & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|Add2~105_sumout  & 
// !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_logic_result[23]~27_combout ),
	.datab(!\nios2_gen2_0|cpu|Add2~105_sumout ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[23]~24 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[23]~24 .lut_mask = 64'h30303F3F50505F5F;
defparam \nios2_gen2_0|cpu|E_alu_result[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N8
dffeas \nios2_gen2_0|cpu|W_alu_result[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[23]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[23]~22 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout  = ( \nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \nios2_gen2_0|cpu|W_alu_result [23] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( \nios2_gen2_0|cpu|W_alu_result [23] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & ((\nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q 
// ))) ) ) ) # ( \nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( !\nios2_gen2_0|cpu|W_alu_result [23] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q ) ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ( 
// !\nios2_gen2_0|cpu|W_alu_result [23] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte2_data[7]~DUPLICATE_q ),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[23]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[23]~22 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[23]~22 .lut_mask = 64'h000F000FA0AF000F;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[23]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_st_data[30]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|E_st_data[30]~7_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # 
// (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))) ) ) # ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] & ( 
// (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & !\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_st_data[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_st_data[30]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_st_data[30]~7 .lut_mask = 64'h2722272227772777;
defparam \nios2_gen2_0|cpu|E_st_data[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N50
dffeas \nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_data[30]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~30_combout  = (\nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE_q  & \mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(!\nios2_gen2_0|cpu|d_writedata[30]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~30 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~30 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X44_Y8_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~30_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y13_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~30_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y7_N49
dffeas \nios2_gen2_0|cpu|d_writedata[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_data[30]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N7
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_writedata [30]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[14]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[14]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[14]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[14]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[14] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N41
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[30]~46 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[30]~46_combout  = ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [14]))) # 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [30]) ) ) # ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [14])) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [14]),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [30]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[30]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[30]~46 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[30]~46 .lut_mask = 64'h0404040404FF04FF;
defparam \mm_interconnect_0|rsp_mux|src_data[30]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N36
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[30]~14 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[30]~14_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout )) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout )))) # 
// (\mm_interconnect_0|rsp_mux|src_data[30]~46_combout ) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_data[30]~46_combout  ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[30]~46_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[30]~14 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[30]~14 .lut_mask = 64'h0F0F5F3F0F0F5F3F;
defparam \mm_interconnect_0|rsp_mux|src_data[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N37
dffeas \nios2_gen2_0|cpu|av_ld_byte3_data[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[30]~14_combout ),
	.asdata(\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16_combout  = ( \nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22])))) # 
// (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\nios2_gen2_0|cpu|LessThan0~0_combout )) # (\nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte3_data [6] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22])))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\nios2_gen2_0|cpu|av_fill_bit~0_combout  & (!\nios2_gen2_0|cpu|LessThan0~0_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datab(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte3_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16 .lut_mask = 64'h0F440F440F770F77;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N18
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6]~feeder (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6]~feeder_combout  = ( \nios2_gen2_0|cpu|d_writedata [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N0
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[6]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[6]~feeder_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[6]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N1
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[6]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[6] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N34
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [6] & ( (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [22] & 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ))) # 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [22] & (((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout )) # (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [6] & ( (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [22] & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [22]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15 .lut_mask = 64'h005500550C5D0C5D;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~12_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # 
// (\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16_combout ) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15_combout  & ( 
// (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # (\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16_combout ) ) ) ) # ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15_combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & !\nios2_gen2_0|cpu|av_ld_aligning_data~q ))) # 
// (\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16_combout ) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15_combout  & ( 
// (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\onchip_memory2_0|the_altsyncram|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16_combout )))) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~16_combout ),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~12 .lut_mask = 64'h110F1F0FFF0FFF0F;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N44
dffeas \nios2_gen2_0|cpu|av_ld_byte2_data[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[6]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[22]~26 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[22]~26_combout  = ( \nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|E_src2 [22] & ((\nios2_gen2_0|cpu|E_src1 [22]))) # (\nios2_gen2_0|cpu|E_src2 [22] & ((!\nios2_gen2_0|cpu|R_logic_op [0]) # 
// (!\nios2_gen2_0|cpu|E_src1 [22]))) ) ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|E_src2 [22] & !\nios2_gen2_0|cpu|E_src1 [22])) # (\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|E_src2 [22] & 
// \nios2_gen2_0|cpu|E_src1 [22])) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [22]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [22]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[22]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[22]~26 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[22]~26 .lut_mask = 64'hC003C0030FFC0FFC;
defparam \nios2_gen2_0|cpu|E_logic_result[22]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N34
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1[22]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[22]~23 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[22]~23_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q  & ( ((!\nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\nios2_gen2_0|cpu|Add2~101_sumout ))) # (\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|E_logic_result[22]~26_combout ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\nios2_gen2_0|cpu|Add2~101_sumout ))) # (\nios2_gen2_0|cpu|R_ctrl_logic~q  & (\nios2_gen2_0|cpu|E_logic_result[22]~26_combout )))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_logic_result[22]~26_combout ),
	.datad(!\nios2_gen2_0|cpu|Add2~101_sumout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[22]~23 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[22]~23 .lut_mask = 64'h028A028A57DF57DF;
defparam \nios2_gen2_0|cpu|E_alu_result[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \nios2_gen2_0|cpu|W_alu_result[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[22]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y10_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[22]~21 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[22]~21_combout  = ( \nios2_gen2_0|cpu|av_ld_byte2_data [6] & ( \nios2_gen2_0|cpu|W_alu_result [22] & ( ((!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # 
// (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte2_data [6] & ( \nios2_gen2_0|cpu|W_alu_result [22] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) ) 
// ) ) # ( \nios2_gen2_0|cpu|av_ld_byte2_data [6] & ( !\nios2_gen2_0|cpu|W_alu_result [22] & ( \nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[22]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[22]~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[22]~21 .lut_mask = 64'h000055558080D5D5;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[22]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N47
dffeas \nios2_gen2_0|cpu|E_src1[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[21]~18 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[21]~18_combout  = ( \nios2_gen2_0|cpu|E_src2 [21] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [21]))) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [21] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src1 [21])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src1 [21]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src1 [21]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[21]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[21]~18 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[21]~18 .lut_mask = 64'h8833883333663366;
defparam \nios2_gen2_0|cpu|E_logic_result[21]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[21]~22 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[21]~22_combout  = ( \nios2_gen2_0|cpu|Add2~97_sumout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\nios2_gen2_0|cpu|E_logic_result[21]~18_combout )))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [21])))) ) ) # ( !\nios2_gen2_0|cpu|Add2~97_sumout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|E_logic_result[21]~18_combout ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [21])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_logic_result[21]~18_combout ),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[21]~22 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[21]~22 .lut_mask = 64'h025702578ADF8ADF;
defparam \nios2_gen2_0|cpu|E_alu_result[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N34
dffeas \nios2_gen2_0|cpu|W_alu_result[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[21]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[21]~20 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[21]~20_combout  = ( \nios2_gen2_0|cpu|W_alu_result [21] & ( \nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q  ) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [21] & ( 
// \nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q  ) ) ) # ( \nios2_gen2_0|cpu|W_alu_result [21] & ( !\nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & 
// !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte2_data[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|W_alu_result [21]),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[21]~20 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[21]~20 .lut_mask = 64'h000088880F0F0F0F;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N53
dffeas \nios2_gen2_0|cpu|E_src1[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N40
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[20]~21 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[20]~21_combout  = ( \nios2_gen2_0|cpu|E_logic_result[20]~22_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|Add2~93_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q )))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[20]~22_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\nios2_gen2_0|cpu|Add2~93_sumout )))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q )))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result[20]~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|Add2~93_sumout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[20]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[20]~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[20]~21 .lut_mask = 64'h058D058D27AF27AF;
defparam \nios2_gen2_0|cpu|E_alu_result[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N14
dffeas \nios2_gen2_0|cpu|W_alu_result[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[20]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[20]~19 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[20]~19_combout  = ( \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \nios2_gen2_0|cpu|W_alu_result [20] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte2_data [4]) ) ) ) # ( 
// !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \nios2_gen2_0|cpu|W_alu_result [20] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & ((\nios2_gen2_0|cpu|av_ld_byte2_data [4]))) ) ) ) # 
// ( \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( !\nios2_gen2_0|cpu|W_alu_result [20] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte2_data [4]) ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( 
// !\nios2_gen2_0|cpu|W_alu_result [20] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte2_data [4]) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[20]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[20]~19 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[20]~19 .lut_mask = 64'h050505058D8D0505;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[20]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_st_data[27]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|E_st_data[27]~4_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])) # (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ))) ) ) # ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] & ( (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_st_data[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_st_data[27]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_st_data[27]~4 .lut_mask = 64'h303A303A353F353F;
defparam \nios2_gen2_0|cpu|E_st_data[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \nios2_gen2_0|cpu|d_writedata[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_data[27]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N5
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_writedata [27]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N21
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[11]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[11]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [11]

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[11]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[11]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[11] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[27]~43 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[27]~43_combout  = ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [11]))) # 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [27]) ) ) # ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [11])) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [11]),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [27]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[27]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[27]~43 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[27]~43 .lut_mask = 64'h0202020202FF02FF;
defparam \mm_interconnect_0|rsp_mux|src_data[27]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~27_combout  = ( \nios2_gen2_0|cpu|d_writedata [27] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~27 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~27 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y11_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~27_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X39_Y12_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~27_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N18
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[27]~11 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[27]~11_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout  & ( 
// (\mm_interconnect_0|rsp_mux|src_data[27]~43_combout ) # (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout  & ( ((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])) # 
// (\mm_interconnect_0|rsp_mux|src_data[27]~43_combout ) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout  & ( 
// ((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])) # (\mm_interconnect_0|rsp_mux|src_data[27]~43_combout ) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout  & ( \mm_interconnect_0|rsp_mux|src_data[27]~43_combout  ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[27]~43_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[27]~11 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[27]~11 .lut_mask = 64'h0F0F0F5F5F0F5F5F;
defparam \mm_interconnect_0|rsp_mux|src_data[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \nios2_gen2_0|cpu|av_ld_byte3_data[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[27]~11_combout ),
	.asdata(\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~7_combout  = ( \nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~6_combout )))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte3_data [3] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~6_combout )))) # 
// (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\nios2_gen2_0|cpu|LessThan0~0_combout  & (\nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~6_combout ),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte3_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~7 .lut_mask = 64'hF022F022F077F077;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N28
dffeas \nios2_gen2_0|cpu|av_ld_byte2_data[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[19]~20 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[19]~20_combout  = ( \nios2_gen2_0|cpu|E_logic_result[19]~19_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|Add2~89_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [19])))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[19]~19_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\nios2_gen2_0|cpu|Add2~89_sumout )))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [19])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.datad(!\nios2_gen2_0|cpu|Add2~89_sumout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[19]~20 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[19]~20 .lut_mask = 64'h058D058D27AF27AF;
defparam \nios2_gen2_0|cpu|E_alu_result[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \nios2_gen2_0|cpu|W_alu_result[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[19]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[19]~18 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[19]~18_combout  = ( \nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( \nios2_gen2_0|cpu|W_alu_result [19] & ( ((!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # 
// (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( \nios2_gen2_0|cpu|W_alu_result [19] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) ) 
// ) ) # ( \nios2_gen2_0|cpu|av_ld_byte2_data [3] & ( !\nios2_gen2_0|cpu|W_alu_result [19] & ( \nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[19]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[19]~18 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[19]~18 .lut_mask = 64'h000055558080D5D5;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[19]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N22
dffeas \nios2_gen2_0|cpu|d_writedata[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~14_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [13])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|d_writedata [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~14 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~14 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N35
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N22
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [14] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15]) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [14] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15]) ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [14] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [14])))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [14] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [14])))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [14]),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [14]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48 .lut_mask = 64'h0C1D2E3F0C0C0C0C;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55 .lut_mask = 64'h0303030303030303;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N44
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [16] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\altera_internal_jtag~TDIUTAP )) ) ) 
// ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [16] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & (\altera_internal_jtag~TDIUTAP )) ) ) 
// ) # ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [16] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q  & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [16] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q  & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout  & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [16]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~49 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~49 .lut_mask = 64'h0F000FFF0F330F33;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N41
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N2
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N26
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [15] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [15])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [17])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [15] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [15])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [17])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [17]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [15]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~45 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~45 .lut_mask = 64'h058D058D27AF27AF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21 .lut_mask = 64'h0F0D0F0D00000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19 .lut_mask = 64'h0022222200202222;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N41
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N49
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N16
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [13] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [13] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [13] ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [13] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [13]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [13]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~13 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N5
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [26]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N12
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10]~feeder (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10]~feeder_combout  = ( \nios2_gen2_0|cpu|d_writedata [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N13
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[10]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[10]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[10]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[10] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N2
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[26]~42 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[26]~42_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre 
// [26] & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( 
// (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [26] & (((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [10])))) # (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [26] & 
// (((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [10])) # 
// (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [26]),
	.datab(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [10]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[26]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[26]~42 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[26]~42 .lut_mask = 64'h111F111F11111111;
defparam \mm_interconnect_0|rsp_mux|src_data[26]~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y11_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~9_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N12
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[26]~10 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[26]~10_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout )) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout )))) # 
// (\mm_interconnect_0|rsp_mux|src_data[26]~42_combout ) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_data[26]~42_combout  ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[26]~42_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[26]~10 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[26]~10 .lut_mask = 64'h3333773F3333773F;
defparam \mm_interconnect_0|rsp_mux|src_data[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \nios2_gen2_0|cpu|av_ld_byte3_data[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[26]~10_combout ),
	.asdata(\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout  = ( \nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~4_combout )))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte3_data [2] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~4_combout )))) # 
// (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\nios2_gen2_0|cpu|LessThan0~0_combout  & (\nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~4_combout ),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte3_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 .lut_mask = 64'hF022F022F077F077;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N26
dffeas \nios2_gen2_0|cpu|av_ld_byte2_data[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N46
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[18]~19 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[18]~19_combout  = ( \nios2_gen2_0|cpu|Add2~85_sumout  & ( \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q  ) ) ) # ( !\nios2_gen2_0|cpu|Add2~85_sumout  & ( 
// \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q  ) ) ) # ( \nios2_gen2_0|cpu|Add2~85_sumout  & ( !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// (\nios2_gen2_0|cpu|E_logic_result[18]~20_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|Add2~85_sumout  & ( !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( (\nios2_gen2_0|cpu|E_logic_result[18]~20_combout  & \nios2_gen2_0|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_logic_result[18]~20_combout ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Add2~85_sumout ),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[18]~19 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[18]~19 .lut_mask = 64'h1111DDDD0F0F0F0F;
defparam \nios2_gen2_0|cpu|E_alu_result[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N4
dffeas \nios2_gen2_0|cpu|W_alu_result[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[18]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[18]~17 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[18]~17_combout  = ( \nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( \nios2_gen2_0|cpu|W_alu_result [18] & ( ((!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) # (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) 
// ) # ( !\nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( \nios2_gen2_0|cpu|W_alu_result [18] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q  & !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q )) ) ) ) # ( \nios2_gen2_0|cpu|av_ld_byte2_data [2] 
// & ( !\nios2_gen2_0|cpu|W_alu_result [18] & ( \nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[18]~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[18]~17 .lut_mask = 64'h000055558080D5D5;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_st_data[23]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_st_data[23]~0_combout  = ( \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( \nios2_gen2_0|cpu|D_iw [4] ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( \nios2_gen2_0|cpu|D_iw [4] ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout  & ( 
// !\nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_st_data[23]~0 .lut_mask = 64'hAAAA0000FFFFFFFF;
defparam \nios2_gen2_0|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N40
dffeas \nios2_gen2_0|cpu|d_writedata[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~6_combout  = (\nios2_gen2_0|cpu|d_writedata [22] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(!\nios2_gen2_0|cpu|d_writedata [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~6 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N41
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N55
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE_q  ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [22] ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [22]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 .lut_mask = 64'h333333330F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~7_combout  = (\nios2_gen2_0|cpu|d_writedata [23] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_writedata [23]),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~7 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N38
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [23] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [23]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [23] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [23]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [23]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [34] = ( \nios2_gen2_0|cpu|d_byteenable [2] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) ) # ( !\nios2_gen2_0|cpu|d_byteenable [2] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_003|saved_grant [1] ) ) ) # ( \nios2_gen2_0|cpu|d_byteenable [2] & ( !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [1] ) ) ) # ( !\nios2_gen2_0|cpu|d_byteenable [2] & ( 
// !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [1] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|d_byteenable [2]),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[34] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[34] .lut_mask = 64'h333333333333FFFF;
defparam \mm_interconnect_0|cmd_mux_003|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [2]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y4_N0
cyclonev_ram_block \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portare(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~19_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16_combout ,gnd,gnd,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,
\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "multiplePortRegister_nios2_gen2_0:nios2_gen2_0|multiplePortRegister_nios2_gen2_0_cpu:cpu|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 10;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X14_Y4_N28
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N38
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N4
dffeas \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N4
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~5_sumout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [17] & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [17] & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [17]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19 .lut_mask = 64'h0505050505FF05FF;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1]~feeder (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1]~feeder_combout  = ( \nios2_gen2_0|cpu|d_writedata [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N43
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N30
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[1]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[1]~feeder_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[1]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N32
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[1]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[1] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N20
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [1] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20 .lut_mask = 64'h0000000000F000F0;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y3_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~18_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19_combout  & 
// (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20_combout  & (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout  & \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19_combout  & !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20_combout ) ) 
// ) ) # ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19_combout  & 
// (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout ) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19_combout  & !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20_combout ) 
// ) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~19_combout ),
	.datab(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~20_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2 .lut_mask = 64'h8888888088880080;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout  = ( \nios2_gen2_0|cpu|LessThan0~0_combout  & ( \nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout ) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|LessThan0~0_combout  & ( \nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout )) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ((\nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \nios2_gen2_0|cpu|LessThan0~0_combout  & ( !\nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout  & !\nios2_gen2_0|cpu|av_ld_aligning_data~q ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|LessThan0~0_combout  & ( !\nios2_gen2_0|cpu|av_ld_byte3_data [1] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout )) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ((\nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~2_combout ),
	.datab(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte3_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3 .lut_mask = 64'hA3A3A0A0A3A3AFAF;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N28
dffeas \nios2_gen2_0|cpu|av_ld_byte2_data[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y8_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[17]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[17]~3_combout  = ( \nios2_gen2_0|cpu|E_src2 [17] & ( \nios2_gen2_0|cpu|R_logic_op [0] & ( !\nios2_gen2_0|cpu|E_src1 [17] $ (!\nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [17] & ( 
// \nios2_gen2_0|cpu|R_logic_op [0] & ( (\nios2_gen2_0|cpu|E_src1 [17] & \nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( \nios2_gen2_0|cpu|E_src2 [17] & ( !\nios2_gen2_0|cpu|R_logic_op [0] & ( \nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( !\nios2_gen2_0|cpu|E_src2 
// [17] & ( !\nios2_gen2_0|cpu|R_logic_op [0] & ( !\nios2_gen2_0|cpu|E_src1 [17] $ (\nios2_gen2_0|cpu|R_logic_op [1]) ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_src1 [17]),
	.datac(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_src2 [17]),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[17]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[17]~3 .lut_mask = 64'hC3C30F0F03033C3C;
defparam \nios2_gen2_0|cpu|E_logic_result[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[17]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[17]~4_combout  = ( \nios2_gen2_0|cpu|E_logic_result[17]~3_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|Add2~21_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [17])))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[17]~3_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|Add2~21_sumout ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [17])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|Add2~21_sumout ),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[17]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[17]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[17]~4 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \nios2_gen2_0|cpu|E_alu_result[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N17
dffeas \nios2_gen2_0|cpu|W_alu_result[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[17]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[17]~16 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[17]~16_combout  = ( \nios2_gen2_0|cpu|W_alu_result [17] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  
// & (((\nios2_gen2_0|cpu|av_ld_byte2_data [1])))) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [17] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte2_data [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[17]~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[17]~16 .lut_mask = 64'h050505058D058D05;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N10
dffeas \nios2_gen2_0|cpu|d_writedata[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~24_combout  = (\nios2_gen2_0|cpu|d_writedata [19] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_writedata [19]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~24 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~24 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N31
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [19] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [19]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [19] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [19]) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [19]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N43
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[21]~61 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[21]~61_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [21] & ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [21]),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[21]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[21]~61 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[21]~61 .lut_mask = 64'h000000000000FFFF;
defparam \nios2_gen2_0|cpu|F_iw[21]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[21]~19 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[21]~19_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ( \nios2_gen2_0|cpu|F_iw[21]~61_combout  ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ( 
// \nios2_gen2_0|cpu|F_iw[21]~61_combout  ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ( !\nios2_gen2_0|cpu|F_iw[21]~61_combout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # 
// ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ( !\nios2_gen2_0|cpu|F_iw[21]~61_combout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\nios2_gen2_0|cpu|F_iw[21]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[21]~19 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[21]~19 .lut_mask = 64'hCCDCCDDDFFFFFFFF;
defparam \nios2_gen2_0|cpu|F_iw[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N31
dffeas \nios2_gen2_0|cpu|D_iw[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[21]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_hi[0]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_hi[0]~2_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & ((!\nios2_gen2_0|cpu|R_src2_use_imm~q ) # 
// ((\nios2_gen2_0|cpu|D_iw [21])))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\nios2_gen2_0|cpu|D_iw [6])))) ) ) # ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (\nios2_gen2_0|cpu|R_src2_use_imm~q  & ((\nios2_gen2_0|cpu|D_iw [21])))) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (((\nios2_gen2_0|cpu|D_iw [6])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.datac(!\nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\nios2_gen2_0|cpu|D_iw [21]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_hi[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_hi[0]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_hi[0]~2 .lut_mask = 64'h052705278DAF8DAF;
defparam \nios2_gen2_0|cpu|R_src2_hi[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N34
dffeas \nios2_gen2_0|cpu|E_src2[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_hi[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y8_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[16]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[16]~4_combout  = ( \nios2_gen2_0|cpu|E_src2 [16] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|E_src1 [16]) # (!\nios2_gen2_0|cpu|R_logic_op [0]))) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [16] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|E_src1 [16] & !\nios2_gen2_0|cpu|R_logic_op [0])) # (\nios2_gen2_0|cpu|R_logic_op [1] & (\nios2_gen2_0|cpu|E_src1 [16])) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_src1 [16]),
	.datad(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[16]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[16]~4 .lut_mask = 64'hA505A505555A555A;
defparam \nios2_gen2_0|cpu|E_logic_result[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[16]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[16]~5_combout  = ( \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result [16] ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|Add2~25_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\nios2_gen2_0|cpu|E_logic_result[16]~4_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|Add2~25_sumout ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_logic_result[16]~4_combout ),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[16]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[16]~5 .lut_mask = 64'h4747474700FF00FF;
defparam \nios2_gen2_0|cpu|E_alu_result[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N44
dffeas \nios2_gen2_0|cpu|W_alu_result[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[16]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[16]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout  = ( \nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( ((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\nios2_gen2_0|cpu|W_alu_result [16] & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte2_data [0] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\nios2_gen2_0|cpu|W_alu_result [16] & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [16]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[16]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[16]~15 .lut_mask = 64'h080008005D555D55;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[15]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[15]~7_combout  = ( \nios2_gen2_0|cpu|D_iw [19] & ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] & ( (!\nios2_gen2_0|cpu|R_src1~0_combout ) # 
// (\nios2_gen2_0|cpu|Add0~21_sumout ) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [19] & ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & 
// (!\nios2_gen2_0|cpu|R_src1~1_combout )) # (\nios2_gen2_0|cpu|R_src1~0_combout  & ((\nios2_gen2_0|cpu|Add0~21_sumout ))) ) ) ) # ( \nios2_gen2_0|cpu|D_iw [19] & ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & (\nios2_gen2_0|cpu|R_src1~1_combout )) # (\nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((\nios2_gen2_0|cpu|Add0~21_sumout ))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [19] & ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] & ( (\nios2_gen2_0|cpu|Add0~21_sumout  & 
// \nios2_gen2_0|cpu|R_src1~0_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\nios2_gen2_0|cpu|Add0~21_sumout ),
	.datac(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|D_iw [19]),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[15]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[15]~7 .lut_mask = 64'h03035353A3A3F3F3;
defparam \nios2_gen2_0|cpu|R_src1[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N34
dffeas \nios2_gen2_0|cpu|E_src1[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[15]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[15]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[15]~5_combout  = ( \nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|E_src1 [15] & ((\nios2_gen2_0|cpu|E_src2 [15]))) # (\nios2_gen2_0|cpu|E_src1 [15] & ((!\nios2_gen2_0|cpu|R_logic_op [0]) # 
// (!\nios2_gen2_0|cpu|E_src2 [15]))) ) ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|E_src1 [15] & !\nios2_gen2_0|cpu|E_src2 [15])) # (\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|E_src1 [15] & 
// \nios2_gen2_0|cpu|E_src2 [15])) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|E_src1 [15]),
	.datad(!\nios2_gen2_0|cpu|E_src2 [15]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[15]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[15]~5 .lut_mask = 64'hC003C0030FFC0FFC;
defparam \nios2_gen2_0|cpu|E_logic_result[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[15]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[15]~6_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [15] & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\nios2_gen2_0|cpu|E_logic_result[15]~5_combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|E_shift_rot_result [15] & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|E_logic_result[15]~5_combout  & !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \nios2_gen2_0|cpu|E_shift_rot_result [15] & ( 
// !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) # (\nios2_gen2_0|cpu|Add2~29_sumout ) ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [15] & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|Add2~29_sumout  & 
// !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_logic_result[15]~5_combout ),
	.datab(!\nios2_gen2_0|cpu|Add2~29_sumout ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[15]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[15]~6 .lut_mask = 64'h30303F3F50505F5F;
defparam \nios2_gen2_0|cpu|E_alu_result[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N37
dffeas \nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[15]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[15]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout  = ( \nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q  & ( \nios2_gen2_0|cpu|av_ld_byte1_data [7] & ( ((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) # 
// (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q  & ( \nios2_gen2_0|cpu|av_ld_byte1_data [7] & ( \nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( \nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q  & ( 
// !\nios2_gen2_0|cpu|av_ld_byte1_data [7] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\nios2_gen2_0|cpu|W_alu_result[15]~DUPLICATE_q ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[15]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[15]~14 .lut_mask = 64'h0000A0005555F555;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N52
dffeas \nios2_gen2_0|cpu|E_src2[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[14]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[14]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[14]~6_combout  = ( \nios2_gen2_0|cpu|E_src1 [14] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src2 [14]))) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [14] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src2 [14])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src2 [14]))) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datac(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\nios2_gen2_0|cpu|E_src2 [14]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[14]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[14]~6 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \nios2_gen2_0|cpu|E_logic_result[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[14]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[14]~7_combout  = ( \nios2_gen2_0|cpu|Add2~33_sumout  & ( \nios2_gen2_0|cpu|E_shift_rot_result [14] & ( ((!\nios2_gen2_0|cpu|R_ctrl_logic~q ) # (\nios2_gen2_0|cpu|E_logic_result[14]~6_combout )) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\nios2_gen2_0|cpu|Add2~33_sumout  & ( \nios2_gen2_0|cpu|E_shift_rot_result [14] & ( ((\nios2_gen2_0|cpu|R_ctrl_logic~q  & \nios2_gen2_0|cpu|E_logic_result[14]~6_combout )) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( \nios2_gen2_0|cpu|Add2~33_sumout  & ( !\nios2_gen2_0|cpu|E_shift_rot_result [14] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\nios2_gen2_0|cpu|R_ctrl_logic~q ) # 
// (\nios2_gen2_0|cpu|E_logic_result[14]~6_combout ))) ) ) ) # ( !\nios2_gen2_0|cpu|Add2~33_sumout  & ( !\nios2_gen2_0|cpu|E_shift_rot_result [14] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// \nios2_gen2_0|cpu|E_logic_result[14]~6_combout )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_logic_result[14]~6_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Add2~33_sumout ),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[14]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[14]~7 .lut_mask = 64'h02028A8A5757DFDF;
defparam \nios2_gen2_0|cpu|E_alu_result[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N11
dffeas \nios2_gen2_0|cpu|W_alu_result[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~14_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~14 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~14 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y4_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~14_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # ((!\nios2_gen2_0|cpu|LessThan0~0_combout  & (\nios2_gen2_0|cpu|av_fill_bit~0_combout )) # 
// (\nios2_gen2_0|cpu|LessThan0~0_combout  & ((\nios2_gen2_0|cpu|av_ld_byte2_data [6])))) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|LessThan0~0_combout  & 
// (\nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\nios2_gen2_0|cpu|LessThan0~0_combout  & ((\nios2_gen2_0|cpu|av_ld_byte2_data [6]))))) ) )

	.dataa(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datab(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte2_data [6]),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28 .lut_mask = 64'h00470047FF47FF47;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y9_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~14_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N34
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N41
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~14 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~14_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [14]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [14]) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [14] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [14]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [14]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~14 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~14 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N8
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~26 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~26_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [14] & ( 
// ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [14])) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [14] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [14]) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [14]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~26 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~26 .lut_mask = 64'h1111111111FF11FF;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N57
cyclonev_lcell_comb \jtag_uart_0|woverflow~0 (
// Equation(s):
// \jtag_uart_0|woverflow~0_combout  = ( \jtag_uart_0|av_waitrequest~0_combout  & ( (!\jtag_uart_0|always2~0_combout  & (((\jtag_uart_0|woverflow~q )))) # (\jtag_uart_0|always2~0_combout  & ((!\nios2_gen2_0|cpu|W_alu_result [2] & 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )) # (\nios2_gen2_0|cpu|W_alu_result [2] & ((\jtag_uart_0|woverflow~q ))))) ) ) # ( !\jtag_uart_0|av_waitrequest~0_combout  & ( 
// \jtag_uart_0|woverflow~q  ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\jtag_uart_0|always2~0_combout ),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datad(!\jtag_uart_0|woverflow~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|woverflow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|woverflow~0 .extended_lut = "off";
defparam \jtag_uart_0|woverflow~0 .lut_mask = 64'h00FF00FF10DF10DF;
defparam \jtag_uart_0|woverflow~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N59
dffeas \jtag_uart_0|woverflow (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|woverflow~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|woverflow .is_wysiwyg = "true";
defparam \jtag_uart_0|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N32
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|woverflow~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & 
// ( (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~26_combout  & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [14])))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~26_combout  & ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [14]))) ) ) ) # ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [14]))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ( (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre 
// [14]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [14]),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~26_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27_combout  & ( (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28_combout  & 
// (((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q )) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ))) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27_combout  & ( (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28_combout  & 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout  & \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q ))) ) ) ) # ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28_combout ) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28_combout ) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~28_combout ),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14 .lut_mask = 64'hFF0FFF0F010F0D0F;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte0_data[4]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout  = ( \nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( (!\nios2_gen2_0|cpu|av_ld_align_cycle [1] & (((!\nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & \nios2_gen2_0|cpu|W_alu_result [0])) # 
// (\nios2_gen2_0|cpu|W_alu_result [1]))) # (\nios2_gen2_0|cpu|av_ld_align_cycle [1] & (!\nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q  & (\nios2_gen2_0|cpu|W_alu_result [0] & \nios2_gen2_0|cpu|W_alu_result [1]))) ) ) # ( 
// !\nios2_gen2_0|cpu|av_ld_aligning_data~q  )

	.dataa(!\nios2_gen2_0|cpu|av_ld_align_cycle[0]~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|W_alu_result [0]),
	.datac(!\nios2_gen2_0|cpu|av_ld_align_cycle [1]),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[4]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[4]~0 .lut_mask = 64'hFFFFFFFF20F220F2;
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout  = ( \nios2_gen2_0|cpu|D_iw [4] ) # ( !\nios2_gen2_0|cpu|D_iw [4] & ( (!\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ) # (\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hAAFFAAFFFFFFFFFF;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \nios2_gen2_0|cpu|av_ld_byte1_data[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[14]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[14]~13_combout  = ( \nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \nios2_gen2_0|cpu|av_ld_byte1_data [6] ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & 
// (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & \nios2_gen2_0|cpu|W_alu_result [14])) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [14]),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[14]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[14]~13 .lut_mask = 64'h0808080800FF00FF;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \nios2_gen2_0|cpu|d_writedata[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~18_combout  = (\nios2_gen2_0|cpu|d_writedata [18] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_writedata [18]),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~18 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~18 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [18] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [18] ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [18]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17 .lut_mask = 64'h0F0F0F0F33333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N58
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N32
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [23] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [23])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [25])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [23] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [23]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [25])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [23]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [25]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~44 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~44 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N26
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [24]

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N58
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [24]

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N5
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~24 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [24] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [24])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [26])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [24] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [24])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [26])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [26]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [24]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~24 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~24 .lut_mask = 64'h052705278DAF8DAF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N29
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N56
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [24] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [22]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [22]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [24] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [22]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [22])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [22]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [22]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~41 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~41 .lut_mask = 64'h028A028A57DF57DF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N35
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N50
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [23]

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N46
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~20 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [20] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [20] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [22]) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [20] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [20] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [22])) ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [20] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [20] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [22])) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [20] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [20] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [22]) ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [22]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [20]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~20 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~20 .lut_mask = 64'h11111B1BB1B1BBBB;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N5
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [21]

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N5
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N28
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [23] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [21]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [21]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [23] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [21]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [21])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [21]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [21]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~26 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~26 .lut_mask = 64'h028A028A57DF57DF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N32
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N53
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [22]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N49
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N2
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [18] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [18])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [20])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [18] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [18]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [20])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [18]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [20]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~27 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~27 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N17
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N34
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N44
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~22 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [19] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [19])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [21])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [19] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [19]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [21])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [19]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [21]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~22 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~22 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N56
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [20]

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N22
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [17] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [17]) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [17] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [17] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [17]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N58
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N43
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[19]~63 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[19]~63_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [19]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[19]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[19]~63 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[19]~63 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|F_iw[19]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[19]~23 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[19]~23_combout  = ( \nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout )))) # (\nios2_gen2_0|cpu|F_iw[19]~63_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  ) ) # ( \nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( 
// ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ))) # (\nios2_gen2_0|cpu|F_iw[19]~63_combout ) ) ) ) 
// # ( !\nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout  ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|F_iw[19]~63_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.datae(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[19]~23 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[19]~23 .lut_mask = 64'hFFFF3337FFFF7377;
defparam \nios2_gen2_0|cpu|F_iw[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \nios2_gen2_0|cpu|D_iw[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[19]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[13]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[13]~feeder_combout  = ( \nios2_gen2_0|cpu|D_iw [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N43
dffeas \nios2_gen2_0|cpu|E_src2[13]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[13]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[13]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~3_combout  = ( \nios2_gen2_0|cpu|Add0~29_sumout  & ( (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ) # (\nios2_gen2_0|cpu|Add2~37_sumout ))) ) ) # ( 
// !\nios2_gen2_0|cpu|Add0~29_sumout  & ( (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & (\nios2_gen2_0|cpu|Add2~37_sumout  & !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout )) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Add2~37_sumout ),
	.datad(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~3 .lut_mask = 64'h05000500AF00AF00;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N59
dffeas \nios2_gen2_0|cpu|F_pc[11]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[11]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[49] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [49] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc[11]~DUPLICATE_q  & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result [13]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc[11]~DUPLICATE_q  & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [13]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc[11]~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [49]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[49] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[49] .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[49] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~19_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X13_Y6_N16
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~21_sumout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~27 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~27_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [21])) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [21]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~27 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~27 .lut_mask = 64'h0505050537373737;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~10_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ( !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~27_combout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~28_combout  & 
// ((!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # ((!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout  & !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ( !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~27_combout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~28_combout  & 
// ((!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ) # ((!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~28_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~10 .lut_mask = 64'hAA8AAA8000000000;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~11_combout  = ( \nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~10_combout )))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte3_data [5] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~10_combout )))) # 
// (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\nios2_gen2_0|cpu|LessThan0~0_combout  & (\nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~10_combout ),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte3_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~11 .lut_mask = 64'hF022F022F077F077;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N20
dffeas \nios2_gen2_0|cpu|av_ld_byte2_data[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25_combout  = ( \nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((\nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\nios2_gen2_0|cpu|LessThan0~0_combout ))) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte2_data [5] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )))) # 
// (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\nios2_gen2_0|cpu|LessThan0~0_combout  & (\nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25 .lut_mask = 64'h0F220F220F770F77;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~13_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [13])

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_writedata [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~13 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~13 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y6_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~13_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout  = !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~13 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~13_combout  = ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [13])) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [13])

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [13]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~13 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~13 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N56
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & ( 
// ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [13])) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [13]) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [13]) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [13]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [13]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23 .lut_mask = 64'h005500550F5F0F5F;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N2
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24_combout  = ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [13] & ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # 
// ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23_combout )))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23_combout )))) ) ) ) # ( 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [13] & ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23_combout )))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23_combout )))) ) ) ) # ( 
// !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [13] & ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23_combout )))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23_combout )))) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~23_combout ),
	.datae(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [13]),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y5_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~13_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24_combout ) # ((\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout )))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25_combout )) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24_combout ) # ((\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout )))) # 
// (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25_combout )) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a 
// [0] & ( ((!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24_combout )) # (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  
// & ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24_combout ))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25_combout )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~25_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~24_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13 .lut_mask = 64'hF505F555F515F515;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N43
dffeas \nios2_gen2_0|cpu|av_ld_byte1_data[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[5]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[13]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[13]~12_combout  = ( \nios2_gen2_0|cpu|W_alu_result [13] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (((\nios2_gen2_0|cpu|av_ld_byte1_data [5])))) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [13] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte1_data [5]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[13]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[13]~12 .lut_mask = 64'h000F000F808F808F;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N52
dffeas \nios2_gen2_0|cpu|d_writedata[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~22_combout  = ( \nios2_gen2_0|cpu|d_writedata [20] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~22 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~22 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y1_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~22_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y3_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~22_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X13_Y6_N14
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~17_sumout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25_combout  = (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20] & (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [20])))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20] & (((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [20])) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datab(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25 .lut_mask = 64'h0537053705370537;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N16
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_writedata [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[4]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[4]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [4]

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[4]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N37
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[4]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[4] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N40
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~26 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~26_combout  = (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4] & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ))

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~26 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~26 .lut_mask = 64'h1010101010101010;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8_combout  = ( !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25_combout  & ( !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~26_combout  & ( (!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # 
// ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout ))) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout ))) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datae(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~25_combout ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8 .lut_mask = 64'hFFCA000000000000;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N2
dffeas \nios2_gen2_0|cpu|av_ld_byte3_data[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[28]~12_combout ),
	.asdata(\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~9_combout  = ( \nios2_gen2_0|cpu|LessThan0~0_combout  & ( \nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8_combout )) # 
// (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\nios2_gen2_0|cpu|av_ld_byte3_data [4]))) ) ) ) # ( !\nios2_gen2_0|cpu|LessThan0~0_combout  & ( \nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8_combout ) # 
// (\nios2_gen2_0|cpu|av_ld_aligning_data~q ) ) ) ) # ( \nios2_gen2_0|cpu|LessThan0~0_combout  & ( !\nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8_combout )) # 
// (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\nios2_gen2_0|cpu|av_ld_byte3_data [4]))) ) ) ) # ( !\nios2_gen2_0|cpu|LessThan0~0_combout  & ( !\nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8_combout  & 
// !\nios2_gen2_0|cpu|av_ld_aligning_data~q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~8_combout ),
	.datab(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte3_data [4]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~9 .lut_mask = 64'h88888B8BBBBB8B8B;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \nios2_gen2_0|cpu|av_ld_byte2_data[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N51
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~12 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~12_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [12]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [12]) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [12]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [12]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~12 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~12 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N53
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~10_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [12] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & (((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [12])) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ))) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [12] & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [12])) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [12]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~10 .lut_mask = 64'h0011001105150515;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~12_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [12])

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_writedata [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~12 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~12 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y14_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~12_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X15_Y7_N14
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N16
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [12] & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12])) # (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [12] & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19 .lut_mask = 64'h0055005533773377;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11_combout  = ( !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19_combout  & ( (!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ))) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout ))) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11 .lut_mask = 64'hFFE4FFE400000000;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12_combout  = ( \nios2_gen2_0|cpu|LessThan0~0_combout  & ( \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ((\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~10_combout ))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\nios2_gen2_0|cpu|av_ld_byte2_data [4])) ) ) ) # ( !\nios2_gen2_0|cpu|LessThan0~0_combout  & ( \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11_combout  
// & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~10_combout ))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\nios2_gen2_0|cpu|av_fill_bit~0_combout )) ) ) ) # ( \nios2_gen2_0|cpu|LessThan0~0_combout  & ( 
// !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # (\nios2_gen2_0|cpu|av_ld_byte2_data [4]) ) ) ) # ( !\nios2_gen2_0|cpu|LessThan0~0_combout  & ( !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11_combout  
// & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # (\nios2_gen2_0|cpu|av_fill_bit~0_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\nios2_gen2_0|cpu|av_ld_byte2_data [4]),
	.datac(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~10_combout ),
	.datae(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12 .lut_mask = 64'hAFAFBBBB05AF11BB;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \nios2_gen2_0|cpu|av_ld_byte1_data[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[12]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[12]~11_combout  = ( \nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \nios2_gen2_0|cpu|av_ld_byte1_data [4] ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (\nios2_gen2_0|cpu|W_alu_result [12] & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & 
// !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [12]),
	.datab(!\nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[12]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[12]~11 .lut_mask = 64'h5000500033333333;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[11]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[11]~3_combout  = ( \nios2_gen2_0|cpu|Add0~5_sumout  & ( \nios2_gen2_0|cpu|D_iw [15] & ( ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]) # 
// (\nios2_gen2_0|cpu|R_src1~0_combout )) # (\nios2_gen2_0|cpu|R_src1~1_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|Add0~5_sumout  & ( \nios2_gen2_0|cpu|D_iw [15] & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & 
// ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]) # (\nios2_gen2_0|cpu|R_src1~1_combout ))) ) ) ) # ( \nios2_gen2_0|cpu|Add0~5_sumout  & ( !\nios2_gen2_0|cpu|D_iw [15] & ( 
// ((!\nios2_gen2_0|cpu|R_src1~1_combout  & \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11])) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|Add0~5_sumout  & ( 
// !\nios2_gen2_0|cpu|D_iw [15] & ( (!\nios2_gen2_0|cpu|R_src1~1_combout  & (!\nios2_gen2_0|cpu|R_src1~0_combout  & \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Add0~5_sumout ),
	.dataf(!\nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[11]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[11]~3 .lut_mask = 64'h08083B3B4C4C7F7F;
defparam \nios2_gen2_0|cpu|R_src1[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N10
dffeas \nios2_gen2_0|cpu|E_src1[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[11]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[11]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[11]~1_combout  = ( \nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|E_src1 [11] & ((\nios2_gen2_0|cpu|E_src2 [11]))) # (\nios2_gen2_0|cpu|E_src1 [11] & ((!\nios2_gen2_0|cpu|R_logic_op [0]) # 
// (!\nios2_gen2_0|cpu|E_src2 [11]))) ) ) # ( !\nios2_gen2_0|cpu|R_logic_op [1] & ( (!\nios2_gen2_0|cpu|R_logic_op [0] & (!\nios2_gen2_0|cpu|E_src1 [11] & !\nios2_gen2_0|cpu|E_src2 [11])) # (\nios2_gen2_0|cpu|R_logic_op [0] & (\nios2_gen2_0|cpu|E_src1 [11] & 
// \nios2_gen2_0|cpu|E_src2 [11])) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|E_src1 [11]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[11]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[11]~1 .lut_mask = 64'h818181813E3E3E3E;
defparam \nios2_gen2_0|cpu|E_logic_result[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[11]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[11]~2_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [11] & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|E_logic_result[11]~1_combout ) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|E_shift_rot_result [11] & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & \nios2_gen2_0|cpu|E_logic_result[11]~1_combout ) ) ) ) # ( \nios2_gen2_0|cpu|E_shift_rot_result [11] & ( 
// !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (\nios2_gen2_0|cpu|Add2~13_sumout ) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ) ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [11] & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & 
// \nios2_gen2_0|cpu|Add2~13_sumout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|E_logic_result[11]~1_combout ),
	.datac(!\nios2_gen2_0|cpu|Add2~13_sumout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[11]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[11]~2 .lut_mask = 64'h0A0A5F5F22227777;
defparam \nios2_gen2_0|cpu|E_alu_result[11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N58
dffeas \nios2_gen2_0|cpu|W_alu_result[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[11]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22_combout  = ( \nios2_gen2_0|cpu|LessThan0~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ((\nios2_gen2_0|cpu|av_ld_byte2_data [3]))) ) ) # ( !\nios2_gen2_0|cpu|LessThan0~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ((\nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte2_data [3]),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22 .lut_mask = 64'h55335533550F550F;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N32
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~11 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~11_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [11]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [11]) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [11]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [11]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~11 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~11 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N50
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~20 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~20_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [11] & ( 
// ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [11])) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [11] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [11]) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [11]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~20 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~20 .lut_mask = 64'h005500550F5F0F5F;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~21 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~21_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ( ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [11])) # (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~20_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ( (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [11]) 
// ) )

	.dataa(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [11]),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~20_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~21 .lut_mask = 64'h0505050505FF05FF;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y9_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~11_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~9_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( \nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22_combout  ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( \nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22_combout  ) ) ) # ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( !\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( ((\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout )))) # (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~21_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( 
// !\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout  & (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) # 
// (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~21_combout ) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datab(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~22_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~21_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~9 .lut_mask = 64'h0F1F3F1F33333333;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N55
dffeas \nios2_gen2_0|cpu|av_ld_byte1_data[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[11]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[11]~10_combout  = ( \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte1_data [3]) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\nios2_gen2_0|cpu|W_alu_result [11]))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\nios2_gen2_0|cpu|av_ld_byte1_data [3])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [11]),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[11]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[11]~10 .lut_mask = 64'h085D085D00550055;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N28
dffeas \nios2_gen2_0|cpu|d_writedata[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~25_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [10] ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_writedata [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~25 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~25 .lut_mask = 64'h0000333300003333;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y2_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~25_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .lut_mask = 64'h04000400FBFFFBFF;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N22
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N29
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N53
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate2 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N51
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N54
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~0 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.datae(!\jtag_uart_0|t_dav~q ),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .lut_mask = 64'h0233033303330333;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N56
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N48
cyclonev_lcell_comb \jtag_uart_0|ac~0 (
// Equation(s):
// \jtag_uart_0|ac~0_combout  = ( !\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~q  & ( !\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_ena~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|ac~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|ac~0 .extended_lut = "off";
defparam \jtag_uart_0|ac~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \jtag_uart_0|ac~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N24
cyclonev_lcell_comb \jtag_uart_0|ac~1 (
// Equation(s):
// \jtag_uart_0|ac~1_combout  = ( \jtag_uart_0|ac~q  & ( \jtag_uart_0|av_waitrequest~0_combout  & ( (!\nios2_gen2_0|cpu|d_writedata [10]) # ((!\jtag_uart_0|always2~0_combout ) # ((!\jtag_uart_0|ac~0_combout ) # (!\nios2_gen2_0|cpu|W_alu_result [2]))) ) ) ) # 
// ( !\jtag_uart_0|ac~q  & ( \jtag_uart_0|av_waitrequest~0_combout  & ( !\jtag_uart_0|ac~0_combout  ) ) ) # ( \jtag_uart_0|ac~q  & ( !\jtag_uart_0|av_waitrequest~0_combout  ) ) # ( !\jtag_uart_0|ac~q  & ( !\jtag_uart_0|av_waitrequest~0_combout  & ( 
// !\jtag_uart_0|ac~0_combout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|d_writedata [10]),
	.datab(!\jtag_uart_0|always2~0_combout ),
	.datac(!\jtag_uart_0|ac~0_combout ),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datae(!\jtag_uart_0|ac~q ),
	.dataf(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|ac~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|ac~1 .extended_lut = "off";
defparam \jtag_uart_0|ac~1 .lut_mask = 64'hF0F0FFFFF0F0FFFE;
defparam \jtag_uart_0|ac~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \jtag_uart_0|ac (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|ac~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|ac .is_wysiwyg = "true";
defparam \jtag_uart_0|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N53
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|ac~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [10] & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10])) # (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [10] & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18 .lut_mask = 64'h000F000F555F555F;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~7_combout  = ( !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18_combout  & ( (!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ))) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~7 .lut_mask = 64'hFEBAFEBA00000000;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N36
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~10 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~10_combout  = ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [10])) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [10])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [10]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~10 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~10 .lut_mask = 64'h03FF03FF03FF03FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N37
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & (((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [10])) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [10]))) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [10])) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [10]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [10]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6 .lut_mask = 64'h0101010101550155;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8_combout  = ( \nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( (\nios2_gen2_0|cpu|av_fill_bit~0_combout ) # (\nios2_gen2_0|cpu|LessThan0~0_combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( \nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~7_combout ) # (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout ) ) ) ) # ( \nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ( !\nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( (!\nios2_gen2_0|cpu|LessThan0~0_combout  & \nios2_gen2_0|cpu|av_fill_bit~0_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ( !\nios2_gen2_0|cpu|av_ld_byte2_data [2] & ( 
// (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~7_combout ) # (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~7_combout ),
	.datab(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~6_combout ),
	.datac(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datad(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datae(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8 .lut_mask = 64'hBBBB00F0BBBB0FFF;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \nios2_gen2_0|cpu|av_ld_byte1_data[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[2]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[10]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[10]~9_combout  = ( \nios2_gen2_0|cpu|av_ld_byte1_data [2] & ( ((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q  & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte1_data [2] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q  & 
// !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[10]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[10]~9 .lut_mask = 64'h080008005D555D55;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N56
dffeas \nios2_gen2_0|cpu|d_writedata[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~18_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_writedata [17]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~18 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~18 .lut_mask = 64'h00000F0F00000F0F;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y2_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~18_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[17]~60 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[17]~60_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [17])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[17]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[17]~60 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[17]~60 .lut_mask = 64'h0033003300330033;
defparam \nios2_gen2_0|cpu|F_iw[17]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[17]~18 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[17]~18_combout  = ( \nios2_gen2_0|cpu|intr_req~combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout  ) ) # ( !\nios2_gen2_0|cpu|intr_req~combout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout )))) # (\nios2_gen2_0|cpu|F_iw[17]~60_combout ) ) ) ) # ( \nios2_gen2_0|cpu|intr_req~combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout  ) ) 
// # ( !\nios2_gen2_0|cpu|intr_req~combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout  & 
// (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ))) # (\nios2_gen2_0|cpu|F_iw[17]~60_combout ) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(!\nios2_gen2_0|cpu|F_iw[17]~60_combout ),
	.datae(!\nios2_gen2_0|cpu|intr_req~combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[17]~18 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[17]~18 .lut_mask = 64'h04FFFFFF07FFFFFF;
defparam \nios2_gen2_0|cpu|F_iw[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \nios2_gen2_0|cpu|D_iw[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[17]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[11]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[11]~feeder_combout  = \nios2_gen2_0|cpu|D_iw [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_iw [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N8
dffeas \nios2_gen2_0|cpu|E_src2[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[11]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~4_combout  = ((!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & (\nios2_gen2_0|cpu|Add0~5_sumout )) # (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ((\nios2_gen2_0|cpu|Add2~13_sumout )))) # 
// (\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout )

	.dataa(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(!\nios2_gen2_0|cpu|Add0~5_sumout ),
	.datac(!\nios2_gen2_0|cpu|Add2~13_sumout ),
	.datad(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~4 .lut_mask = 64'h27FF27FF27FF27FF;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N49
dffeas \nios2_gen2_0|cpu|F_pc[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[47] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [47] = ( \nios2_gen2_0|cpu|W_alu_result [11] & ( ((\nios2_gen2_0|cpu|F_pc [9] & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0]) ) ) # ( 
// !\nios2_gen2_0|cpu|W_alu_result [11] & ( (\nios2_gen2_0|cpu|F_pc [9] & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc [9]),
	.datad(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [47]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[47] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[47] .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[47] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y11_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~24_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N36
cyclonev_lcell_comb \jtag_uart_0|ien_AE~0 (
// Equation(s):
// \jtag_uart_0|ien_AE~0_combout  = ( \nios2_gen2_0|cpu|W_alu_result [2] & ( (\jtag_uart_0|always2~0_combout  & (\mm_interconnect_0|router|Equal2~2_combout  & (!\jtag_uart_0|av_waitrequest~DUPLICATE_q  & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ))) ) )

	.dataa(!\jtag_uart_0|always2~0_combout ),
	.datab(!\mm_interconnect_0|router|Equal2~2_combout ),
	.datac(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|ien_AE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|ien_AE~0 .extended_lut = "off";
defparam \jtag_uart_0|ien_AE~0 .lut_mask = 64'h0000000000100010;
defparam \jtag_uart_0|ien_AE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N19
dffeas \jtag_uart_0|ien_AE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_writedata [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|ien_AE .is_wysiwyg = "true";
defparam \jtag_uart_0|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N36
cyclonev_lcell_comb \jtag_uart_0|LessThan0~0 (
// Equation(s):
// \jtag_uart_0|LessThan0~0_combout  = (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (((\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) # 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])))

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan0~0 .extended_lut = "off";
defparam \jtag_uart_0|LessThan0~0 .lut_mask = 64'h070F070F070F070F;
defparam \jtag_uart_0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N51
cyclonev_lcell_comb \jtag_uart_0|LessThan0~1 (
// Equation(s):
// \jtag_uart_0|LessThan0~1_combout  = (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// !\jtag_uart_0|LessThan0~0_combout )))

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\jtag_uart_0|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan0~1 .extended_lut = "off";
defparam \jtag_uart_0|LessThan0~1 .lut_mask = 64'h8000800080008000;
defparam \jtag_uart_0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N52
dffeas \jtag_uart_0|fifo_AE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|fifo_AE .is_wysiwyg = "true";
defparam \jtag_uart_0|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N18
cyclonev_lcell_comb \jtag_uart_0|av_readdata[9] (
// Equation(s):
// \jtag_uart_0|av_readdata [9] = ( \jtag_uart_0|fifo_AE~q  & ( \jtag_uart_0|ien_AE~q  ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|ien_AE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|fifo_AE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_readdata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[9] .extended_lut = "off";
defparam \jtag_uart_0|av_readdata[9] .lut_mask = 64'h0000000033333333;
defparam \jtag_uart_0|av_readdata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N19
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder_combout  = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N25
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~17 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~17_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [9] & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9])) # (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [9] & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~17 .lut_mask = 64'h0505050537373737;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout  = ( !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~17_combout  & ( (!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ))) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ))) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 .lut_mask = 64'hFCFAFCFA00000000;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N33
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~9 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~9_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [9] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [9]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [9] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [9]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~9 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~9 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N35
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [9] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & (((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [9])) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ))) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [9] & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [9])) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [9]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3 .lut_mask = 64'h0101010101550155;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5_combout  = ( \nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( \nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ) # 
// ((\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3_combout ) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q )) ) ) ) # ( !\nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( \nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ) # (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3_combout )))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) ) # ( \nios2_gen2_0|cpu|av_fill_bit~0_combout 
//  & ( !\nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ) # (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3_combout )))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  
// & (!\nios2_gen2_0|cpu|LessThan0~0_combout )) ) ) ) # ( !\nios2_gen2_0|cpu|av_fill_bit~0_combout  & ( !\nios2_gen2_0|cpu|av_ld_byte2_data [1] & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ) # 
// (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~4_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~3_combout ),
	.datae(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5 .lut_mask = 64'hC0F0CAFAC5F5CFFF;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N43
dffeas \nios2_gen2_0|cpu|av_ld_byte1_data[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[9]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[9]~8_combout  = ( \nios2_gen2_0|cpu|av_ld_byte1_data [1] & ( ((!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q  & !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte1_data [1] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q  & 
// !\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[9]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[9]~8 .lut_mask = 64'h080008005D555D55;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[10]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[10]~11_combout  = ( \nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|Add0~37_sumout  ) ) # ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|Add0~37_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~1_combout  & 
// (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10])) # (\nios2_gen2_0|cpu|R_src1~1_combout  & ((\nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( 
// !\nios2_gen2_0|cpu|Add0~37_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~1_combout  & (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10])) # (\nios2_gen2_0|cpu|R_src1~1_combout  & 
// ((\nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datab(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [14]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[10]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[10]~11 .lut_mask = 64'h474700004747FFFF;
defparam \nios2_gen2_0|cpu|R_src1[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N4
dffeas \nios2_gen2_0|cpu|E_src1[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[10]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[10]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[10]~9_combout  = ( \nios2_gen2_0|cpu|E_src1 [10] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src2 [10]))) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [10] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src2 [10])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src2 [10]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src2 [10]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[10]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[10]~9 .lut_mask = 64'h8833883333663366;
defparam \nios2_gen2_0|cpu|E_logic_result[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[10]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[10]~10_combout  = ( \nios2_gen2_0|cpu|E_logic_result[10]~9_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|Add2~45_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [10])))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[10]~9_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\nios2_gen2_0|cpu|Add2~45_sumout )))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [10])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datad(!\nios2_gen2_0|cpu|Add2~45_sumout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[10]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[10]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[10]~10 .lut_mask = 64'h038B038B47CF47CF;
defparam \nios2_gen2_0|cpu|E_alu_result[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N58
dffeas \nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [46] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc [8] & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc [8] & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result[10]~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|F_pc [8]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[46] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[46] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_004|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y6_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~31_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X13_Y4_N7
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N41
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [31]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N27
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15]~feeder (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15]~feeder_combout  = ( \nios2_gen2_0|cpu|d_writedata [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N29
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N9
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[15]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[15]~feeder_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[15]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N10
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[15]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[15] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N22
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N39
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[31]~47 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[31]~47_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [15] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [31])))) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout  & ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) # 
// ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [31])))) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [15] 
// & ( (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [31]) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datab(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [31]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[31]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[31]~47 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[31]~47 .lut_mask = 64'h0033003350735073;
defparam \mm_interconnect_0|rsp_mux|src_data[31]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N54
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[31]~15 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[31]~15_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_data[31]~47_combout  ) ) # ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( 
// \mm_interconnect_0|rsp_mux|src_data[31]~47_combout  ) ) # ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( !\mm_interconnect_0|rsp_mux|src_data[31]~47_combout  & ( (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout )) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ))) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datab(gnd),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[31]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[31]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[31]~15 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[31]~15 .lut_mask = 64'h0000550FFFFFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[31]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N55
dffeas \nios2_gen2_0|cpu|av_ld_byte3_data[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[31]~15_combout ),
	.asdata(\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.ena(!\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X29_Y12_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~6_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N46
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N14
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [23] & ( ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7] & 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ))) # 
// (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [23] & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7] & 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout )) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [7]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29 .lut_mask = 64'h004400440F4F0F4F;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~13_combout  = ( !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29_combout  & ( (!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout )) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout )))) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~13 .lut_mask = 64'hFFB8FFB800000000;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~14_combout  = ( \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~13_combout  & ( (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|LessThan0~0_combout  & (\nios2_gen2_0|cpu|av_fill_bit~0_combout )) # 
// (\nios2_gen2_0|cpu|LessThan0~0_combout  & ((\nios2_gen2_0|cpu|av_ld_byte3_data [7]))))) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~13_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # ((!\nios2_gen2_0|cpu|LessThan0~0_combout  & 
// (\nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\nios2_gen2_0|cpu|LessThan0~0_combout  & ((\nios2_gen2_0|cpu|av_ld_byte3_data [7])))) ) )

	.dataa(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte3_data [7]),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~14 .lut_mask = 64'hFF27FF2700270027;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \nios2_gen2_0|cpu|av_ld_byte2_data[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[7]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout  = ( \nios2_gen2_0|cpu|LessThan0~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ((\nios2_gen2_0|cpu|av_ld_byte2_data [7]))) ) ) # ( !\nios2_gen2_0|cpu|LessThan0~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout )) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ((\nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte2_data [7]),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31 .lut_mask = 64'h55335533550F550F;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N52
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N35
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N6
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~15 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~15_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [15] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [15]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [15] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [15] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [15]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~15 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~15 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N7
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29_combout  = (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [15] & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [15] & ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout )))) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [15] & (((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [15] & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout )) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q )))

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [15]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [15]),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29 .lut_mask = 64'h0537053705370537;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N12
cyclonev_lcell_comb \jtag_uart_0|rvalid~0 (
// Equation(s):
// \jtag_uart_0|rvalid~0_combout  = ( \jtag_uart_0|av_waitrequest~0_combout  & ( (!\jtag_uart_0|fifo_rd~0_combout  & ((\jtag_uart_0|rvalid~q ))) # (\jtag_uart_0|fifo_rd~0_combout  & 
// (\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )) ) ) # ( !\jtag_uart_0|av_waitrequest~0_combout  & ( \jtag_uart_0|rvalid~q  ) )

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(gnd),
	.datac(!\jtag_uart_0|fifo_rd~0_combout ),
	.datad(!\jtag_uart_0|rvalid~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|rvalid~0 .extended_lut = "off";
defparam \jtag_uart_0|rvalid~0 .lut_mask = 64'h00FF00FF05F505F5;
defparam \jtag_uart_0|rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N13
dffeas \jtag_uart_0|rvalid (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|rvalid .is_wysiwyg = "true";
defparam \jtag_uart_0|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N26
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|rvalid~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30_combout  = ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [15] & (((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # 
// (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29_combout )))) # (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [15] & (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29_combout )))) ) ) ) # ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre 
// [15] & (((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29_combout )))) # 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [15] & (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout 
// ) # (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29_combout )))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [15] & (((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # 
// (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29_combout )))) # (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [15] & (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) # (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29_combout )))) ) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [15]),
	.datab(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~29_combout ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~15_combout  = ( \nios2_gen2_0|cpu|d_writedata [15] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~15 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~15 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y13_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~15_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X29_Y14_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~15_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~15_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( 
// ((!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30_combout )) # (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30_combout ) # ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout )))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout )))) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout )))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (((\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout )))) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30_combout ))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout )) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~31_combout ),
	.datad(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~30_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~15 .lut_mask = 64'hCF03CF07CF0BCF0F;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \nios2_gen2_0|cpu|av_ld_byte1_data[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[7]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_fill_bit~0 (
// Equation(s):
// \nios2_gen2_0|cpu|av_fill_bit~0_combout  = ( \nios2_gen2_0|cpu|av_ld_byte1_data [7] & ( (\nios2_gen2_0|cpu|R_ctrl_ld_signed~q  & (((!\nios2_gen2_0|cpu|D_iw [4] & \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout )) # (\nios2_gen2_0|cpu|av_ld_byte0_data [7]))) ) ) 
// # ( !\nios2_gen2_0|cpu|av_ld_byte1_data [7] & ( (\nios2_gen2_0|cpu|av_ld_byte0_data [7] & (\nios2_gen2_0|cpu|R_ctrl_ld_signed~q  & ((!\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ) # (\nios2_gen2_0|cpu|D_iw [4])))) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.datab(!\nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_ld_signed~q ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_fill_bit~0 .lut_mask = 64'h05010501050D050D;
defparam \nios2_gen2_0|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~18 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~18_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~18 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~18 .lut_mask = 64'h000000000A0A0A0A;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~16_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~16 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~16 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y5_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~16_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X12_Y6_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~16_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N46
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N1
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|Add1~1_sumout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~17 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~17_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [16])) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [16]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [16]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~17 .lut_mask = 64'h111111111F1F1F1F;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~17_combout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~18_combout  & 
// ((!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ))) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~17_combout  & ( (!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~18_combout  & ((!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout 
// ))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~18_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .lut_mask = 64'hCC88C8C800000000;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~1_combout  = ( \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout  & ( (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|LessThan0~0_combout  & (\nios2_gen2_0|cpu|av_fill_bit~0_combout )) # 
// (\nios2_gen2_0|cpu|LessThan0~0_combout  & ((\nios2_gen2_0|cpu|av_ld_byte3_data [0]))))) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # ((!\nios2_gen2_0|cpu|LessThan0~0_combout  & 
// (\nios2_gen2_0|cpu|av_fill_bit~0_combout )) # (\nios2_gen2_0|cpu|LessThan0~0_combout  & ((\nios2_gen2_0|cpu|av_ld_byte3_data [0])))) ) )

	.dataa(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte3_data [0]),
	.datad(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~1 .lut_mask = 64'hFF27FF2700270027;
defparam \nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N4
dffeas \nios2_gen2_0|cpu|av_ld_byte2_data[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte2_data_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X20_Y6_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~26_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N30
cyclonev_lcell_comb \jtag_uart_0|Add0~21 (
// Equation(s):
// \jtag_uart_0|Add0~21_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( 
// !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !VCC ))
// \jtag_uart_0|Add0~22  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( 
// !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !VCC ))

	.dataa(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~21_sumout ),
	.cout(\jtag_uart_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~21 .extended_lut = "off";
defparam \jtag_uart_0|Add0~21 .lut_mask = 64'h000055550000F0F0;
defparam \jtag_uart_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N33
cyclonev_lcell_comb \jtag_uart_0|Add0~25 (
// Equation(s):
// \jtag_uart_0|Add0~25_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add0~22  ))
// \jtag_uart_0|Add0~26  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~25_sumout ),
	.cout(\jtag_uart_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~25 .extended_lut = "off";
defparam \jtag_uart_0|Add0~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \jtag_uart_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N36
cyclonev_lcell_comb \jtag_uart_0|Add0~17 (
// Equation(s):
// \jtag_uart_0|Add0~17_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \jtag_uart_0|Add0~26  ))
// \jtag_uart_0|Add0~18  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \jtag_uart_0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~17_sumout ),
	.cout(\jtag_uart_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~17 .extended_lut = "off";
defparam \jtag_uart_0|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \jtag_uart_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N39
cyclonev_lcell_comb \jtag_uart_0|Add0~1 (
// Equation(s):
// \jtag_uart_0|Add0~1_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add0~18  ))
// \jtag_uart_0|Add0~2  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~1_sumout ),
	.cout(\jtag_uart_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~1 .extended_lut = "off";
defparam \jtag_uart_0|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \jtag_uart_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N42
cyclonev_lcell_comb \jtag_uart_0|Add0~5 (
// Equation(s):
// \jtag_uart_0|Add0~5_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \jtag_uart_0|Add0~2  ))
// \jtag_uart_0|Add0~6  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \jtag_uart_0|Add0~2  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~5_sumout ),
	.cout(\jtag_uart_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~5 .extended_lut = "off";
defparam \jtag_uart_0|Add0~5 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \jtag_uart_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N45
cyclonev_lcell_comb \jtag_uart_0|Add0~9 (
// Equation(s):
// \jtag_uart_0|Add0~9_sumout  = SUM(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \jtag_uart_0|Add0~6  ))
// \jtag_uart_0|Add0~10  = CARRY(( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \jtag_uart_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~9_sumout ),
	.cout(\jtag_uart_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~9 .extended_lut = "off";
defparam \jtag_uart_0|Add0~9 .lut_mask = 64'h000000000000F0F0;
defparam \jtag_uart_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N48
cyclonev_lcell_comb \jtag_uart_0|Add0~13 (
// Equation(s):
// \jtag_uart_0|Add0~13_sumout  = SUM(( VCC ) + ( GND ) + ( \jtag_uart_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~13 .extended_lut = "off";
defparam \jtag_uart_0|Add0~13 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \jtag_uart_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N24
cyclonev_lcell_comb \jtag_uart_0|LessThan1~0 (
// Equation(s):
// \jtag_uart_0|LessThan1~0_combout  = ( \jtag_uart_0|Add0~25_sumout  & ( \jtag_uart_0|Add0~17_sumout  ) ) # ( !\jtag_uart_0|Add0~25_sumout  & ( (\jtag_uart_0|Add0~17_sumout  & 
// ((\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # (\jtag_uart_0|Add0~21_sumout ))) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|Add0~21_sumout ),
	.datac(!\jtag_uart_0|Add0~17_sumout ),
	.datad(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan1~0 .extended_lut = "off";
defparam \jtag_uart_0|LessThan1~0 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \jtag_uart_0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y6_N54
cyclonev_lcell_comb \jtag_uart_0|LessThan1~1 (
// Equation(s):
// \jtag_uart_0|LessThan1~1_combout  = ( !\jtag_uart_0|Add0~9_sumout  & ( !\jtag_uart_0|Add0~5_sumout  & ( (!\jtag_uart_0|Add0~13_sumout  & (!\jtag_uart_0|Add0~1_sumout  & !\jtag_uart_0|LessThan1~0_combout )) ) ) )

	.dataa(!\jtag_uart_0|Add0~13_sumout ),
	.datab(!\jtag_uart_0|Add0~1_sumout ),
	.datac(!\jtag_uart_0|LessThan1~0_combout ),
	.datad(gnd),
	.datae(!\jtag_uart_0|Add0~9_sumout ),
	.dataf(!\jtag_uart_0|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan1~1 .extended_lut = "off";
defparam \jtag_uart_0|LessThan1~1 .lut_mask = 64'h8080000000000000;
defparam \jtag_uart_0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y6_N55
dffeas \jtag_uart_0|fifo_AF (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|LessThan1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|fifo_AF .is_wysiwyg = "true";
defparam \jtag_uart_0|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N15
cyclonev_lcell_comb \jtag_uart_0|ien_AF~feeder (
// Equation(s):
// \jtag_uart_0|ien_AF~feeder_combout  = ( \nios2_gen2_0|cpu|d_writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|ien_AF~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|ien_AF~feeder .extended_lut = "off";
defparam \jtag_uart_0|ien_AF~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|ien_AF~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N16
dffeas \jtag_uart_0|ien_AF (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|ien_AF~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|ien_AF .is_wysiwyg = "true";
defparam \jtag_uart_0|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N54
cyclonev_lcell_comb \jtag_uart_0|pause_irq~0 (
// Equation(s):
// \jtag_uart_0|pause_irq~0_combout  = ( \jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( ((!\jtag_uart_0|read_0~q  & \jtag_uart_0|pause_irq~q )) # 
// (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~q ) ) ) # ( !\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\jtag_uart_0|read_0~q  & \jtag_uart_0|pause_irq~q 
// ) ) )

	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|t_pause~q ),
	.datab(gnd),
	.datac(!\jtag_uart_0|read_0~q ),
	.datad(!\jtag_uart_0|pause_irq~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|pause_irq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|pause_irq~0 .extended_lut = "off";
defparam \jtag_uart_0|pause_irq~0 .lut_mask = 64'h00F000F055F555F5;
defparam \jtag_uart_0|pause_irq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N55
dffeas \jtag_uart_0|pause_irq (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|pause_irq .is_wysiwyg = "true";
defparam \jtag_uart_0|pause_irq .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N45
cyclonev_lcell_comb \jtag_uart_0|av_readdata[8]~0 (
// Equation(s):
// \jtag_uart_0|av_readdata[8]~0_combout  = ( \jtag_uart_0|pause_irq~q  & ( \jtag_uart_0|ien_AF~q  ) ) # ( !\jtag_uart_0|pause_irq~q  & ( (\jtag_uart_0|fifo_AF~q  & \jtag_uart_0|ien_AF~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|fifo_AF~q ),
	.datad(!\jtag_uart_0|ien_AF~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|pause_irq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_readdata[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[8]~0 .extended_lut = "off";
defparam \jtag_uart_0|av_readdata[8]~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \jtag_uart_0|av_readdata[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N47
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder_combout  = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N40
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N8
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16_combout  = (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [8] & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [8] & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8])))

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16 .lut_mask = 64'h111F111F111F111F;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1_combout  = ( !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16_combout  & ( (!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) # ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout )) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout )))) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1 .lut_mask = 64'hFBEAFBEA00000000;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~8 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~8_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [8] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [8]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [8] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [8] ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [8]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~8 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~8 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N59
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [8] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & (((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [8])) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ))) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [8] & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [8])) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [8]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .lut_mask = 64'h0003000311131113;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2_combout  = ( \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout  & ( \nios2_gen2_0|cpu|LessThan0~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # (\nios2_gen2_0|cpu|av_ld_byte2_data [0]) ) ) ) # ( 
// !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout  & ( \nios2_gen2_0|cpu|LessThan0~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & ((!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1_combout ))) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// (\nios2_gen2_0|cpu|av_ld_byte2_data [0])) ) ) ) # ( \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout  & ( !\nios2_gen2_0|cpu|LessThan0~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q ) # (\nios2_gen2_0|cpu|av_fill_bit~0_combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout  & ( !\nios2_gen2_0|cpu|LessThan0~0_combout  & ( (!\nios2_gen2_0|cpu|av_ld_aligning_data~q  & (!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1_combout )) # (\nios2_gen2_0|cpu|av_ld_aligning_data~q  & 
// ((\nios2_gen2_0|cpu|av_fill_bit~0_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_aligning_data~q ),
	.datab(!\nios2_gen2_0|cpu|av_ld_byte2_data [0]),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~1_combout ),
	.datad(!\nios2_gen2_0|cpu|av_fill_bit~0_combout ),
	.datae(!\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2 .lut_mask = 64'hA0F5AAFFB1B1BBBB;
defparam \nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \nios2_gen2_0|cpu|av_ld_byte1_data[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_byte1_data_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[8]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[8]~7_combout  = ( \nios2_gen2_0|cpu|W_alu_result [8] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (((\nios2_gen2_0|cpu|av_ld_byte1_data [0])))) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [8] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte1_data [0]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[8]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[8]~7 .lut_mask = 64'h050505058D058D05;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_st_data[31]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|E_st_data[31]~8_combout  = ( \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))) # 
// (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] ) )

	.dataa(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_st_data[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_st_data[31]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_st_data[31]~8 .lut_mask = 64'h0F0F0F0F11DD11DD;
defparam \nios2_gen2_0|cpu|E_st_data[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N43
dffeas \nios2_gen2_0|cpu|d_writedata[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_data[31]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~31_combout  = ( \nios2_gen2_0|cpu|d_writedata [31] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~31 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~31 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X44_Y10_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~31_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[31]~50 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[31]~50_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [31] & ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[31]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[31]~50 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[31]~50 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_gen2_0|cpu|F_iw[31]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[31]~31 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[31]~31_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout  & ( !\nios2_gen2_0|cpu|intr_req~combout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout )))) # (\nios2_gen2_0|cpu|F_iw[31]~50_combout ) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout  & ( !\nios2_gen2_0|cpu|intr_req~combout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout  & \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) # (\nios2_gen2_0|cpu|F_iw[31]~50_combout ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datac(!\nios2_gen2_0|cpu|F_iw[31]~50_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[31]~31 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[31]~31 .lut_mask = 64'h0F1F5F1F00000000;
defparam \nios2_gen2_0|cpu|F_iw[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N55
dffeas \nios2_gen2_0|cpu|D_iw[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[7]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[7]~10_combout  = ( \nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & (((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7])) # 
// (\nios2_gen2_0|cpu|R_src1~1_combout ))) # (\nios2_gen2_0|cpu|R_src1~0_combout  & (((\nios2_gen2_0|cpu|Add0~33_sumout )))) ) ) # ( !\nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & (!\nios2_gen2_0|cpu|R_src1~1_combout  & 
// (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]))) # (\nios2_gen2_0|cpu|R_src1~0_combout  & (((\nios2_gen2_0|cpu|Add0~33_sumout )))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datad(!\nios2_gen2_0|cpu|Add0~33_sumout ),
	.datae(!\nios2_gen2_0|cpu|D_iw [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[7]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[7]~10 .lut_mask = 64'h083B4C7F083B4C7F;
defparam \nios2_gen2_0|cpu|R_src1[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \nios2_gen2_0|cpu|E_src1[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[7]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~74 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~74_cout  = CARRY(( \nios2_gen2_0|cpu|E_alu_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nios2_gen2_0|cpu|Add2~74_cout ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~74 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~74 .lut_mask = 64'h0000000000003333;
defparam \nios2_gen2_0|cpu|Add2~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~1 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~1_sumout  = SUM(( !\nios2_gen2_0|cpu|E_src2 [0] $ (!\nios2_gen2_0|cpu|E_alu_sub~q ) ) + ( \nios2_gen2_0|cpu|E_src1 [0] ) + ( \nios2_gen2_0|cpu|Add2~74_cout  ))
// \nios2_gen2_0|cpu|Add2~2  = CARRY(( !\nios2_gen2_0|cpu|E_src2 [0] $ (!\nios2_gen2_0|cpu|E_alu_sub~q ) ) + ( \nios2_gen2_0|cpu|E_src1 [0] ) + ( \nios2_gen2_0|cpu|Add2~74_cout  ))

	.dataa(!\nios2_gen2_0|cpu|E_src2 [0]),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [0]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~1_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~1 .lut_mask = 64'h0000FF0000006666;
defparam \nios2_gen2_0|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~5 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~5_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [1] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [1]) ) + ( \nios2_gen2_0|cpu|Add2~2  ))
// \nios2_gen2_0|cpu|Add2~6  = CARRY(( \nios2_gen2_0|cpu|E_src1 [1] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [1]) ) + ( \nios2_gen2_0|cpu|Add2~2  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~5_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~5 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_gen2_0|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~65 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~65_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [2]) ) + ( \nios2_gen2_0|cpu|E_src1 [2] ) + ( \nios2_gen2_0|cpu|Add2~6  ))
// \nios2_gen2_0|cpu|Add2~66  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [2]) ) + ( \nios2_gen2_0|cpu|E_src1 [2] ) + ( \nios2_gen2_0|cpu|Add2~6  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [2]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~65_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~65 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~65 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_gen2_0|cpu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~69 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~69_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [3] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [3]) ) + ( \nios2_gen2_0|cpu|Add2~66  ))
// \nios2_gen2_0|cpu|Add2~70  = CARRY(( \nios2_gen2_0|cpu|E_src1 [3] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [3]) ) + ( \nios2_gen2_0|cpu|Add2~66  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [3]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~69_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~69 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~69 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_gen2_0|cpu|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~53 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~53_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [4]) ) + ( \nios2_gen2_0|cpu|E_src1 [4] ) + ( \nios2_gen2_0|cpu|Add2~70  ))
// \nios2_gen2_0|cpu|Add2~54  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [4]) ) + ( \nios2_gen2_0|cpu|E_src1 [4] ) + ( \nios2_gen2_0|cpu|Add2~70  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src2 [4]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [4]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~53_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~53 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~53 .lut_mask = 64'h0000FF00000033CC;
defparam \nios2_gen2_0|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~49 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~49_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [5]) ) + ( \nios2_gen2_0|cpu|E_src1 [5] ) + ( \nios2_gen2_0|cpu|Add2~54  ))
// \nios2_gen2_0|cpu|Add2~50  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [5]) ) + ( \nios2_gen2_0|cpu|E_src1 [5] ) + ( \nios2_gen2_0|cpu|Add2~54  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [5]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~49_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~49 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~49 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_gen2_0|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~57 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~57_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [6] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [6]) ) + ( \nios2_gen2_0|cpu|Add2~50  ))
// \nios2_gen2_0|cpu|Add2~58  = CARRY(( \nios2_gen2_0|cpu|E_src1 [6] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [6]) ) + ( \nios2_gen2_0|cpu|Add2~50  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [6]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~57_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~57 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~57 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_gen2_0|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~41 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~41_sumout  = SUM(( \nios2_gen2_0|cpu|E_src1 [7] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [7]) ) + ( \nios2_gen2_0|cpu|Add2~58  ))
// \nios2_gen2_0|cpu|Add2~42  = CARRY(( \nios2_gen2_0|cpu|E_src1 [7] ) + ( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [7]) ) + ( \nios2_gen2_0|cpu|Add2~58  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src1 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [7]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~41_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~41 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~41 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_gen2_0|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add2~17 (
// Equation(s):
// \nios2_gen2_0|cpu|Add2~17_sumout  = SUM(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [8]) ) + ( \nios2_gen2_0|cpu|E_src1 [8] ) + ( \nios2_gen2_0|cpu|Add2~42  ))
// \nios2_gen2_0|cpu|Add2~18  = CARRY(( !\nios2_gen2_0|cpu|E_alu_sub~q  $ (!\nios2_gen2_0|cpu|E_src2 [8]) ) + ( \nios2_gen2_0|cpu|E_src1 [8] ) + ( \nios2_gen2_0|cpu|Add2~42  ))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_alu_sub~q ),
	.datac(!\nios2_gen2_0|cpu|E_src2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [8]),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|Add2~17_sumout ),
	.cout(\nios2_gen2_0|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add2~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add2~17 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_gen2_0|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~14_combout  = ( \nios2_gen2_0|cpu|Add2~61_sumout  & ( (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios2_gen2_0|cpu|Add0~53_sumout ) # (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( 
// !\nios2_gen2_0|cpu|Add2~61_sumout  & ( (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & (\nios2_gen2_0|cpu|Add0~53_sumout  & !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout )) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Add0~53_sumout ),
	.datad(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~14 .lut_mask = 64'h0A000A005F005F00;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N37
dffeas \nios2_gen2_0|cpu|F_pc[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [45] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc [7] & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc [7] & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|F_pc [7]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[45] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[45] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_004|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N47
dffeas \nios2_gen2_0|cpu|d_byteenable[0]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_byteenable[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_byteenable[0]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_byteenable[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [32] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1]) # (\nios2_gen2_0|cpu|d_byteenable[0]~DUPLICATE_q ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] 
// & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_byteenable[0]~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[32] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[32] .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X44_Y4_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~20_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X44_Y6_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~20_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N36
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[7]~7 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[7]~7_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout )) # (\mm_interconnect_0|rsp_mux|src_data[7]~39_combout )) # 
// (\mm_interconnect_0|rsp_mux|src_data[7]~38_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout  & !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])) # (\mm_interconnect_0|rsp_mux|src_data[7]~39_combout )) # 
// (\mm_interconnect_0|rsp_mux|src_data[7]~38_combout ) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (\mm_interconnect_0|rsp_mux|src_data[7]~39_combout ) 
// # (\mm_interconnect_0|rsp_mux|src_data[7]~38_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|rsp_mux|src_data[7]~39_combout ) # (\mm_interconnect_0|rsp_mux|src_data[7]~38_combout ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_mux|src_data[7]~38_combout ),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[7]~39_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[7]~7 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[7]~7 .lut_mask = 64'h777777777F777FFF;
defparam \mm_interconnect_0|rsp_mux|src_data[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N37
dffeas \nios2_gen2_0|cpu|av_ld_byte0_data[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[7]~7_combout ),
	.asdata(\nios2_gen2_0|cpu|av_ld_byte1_data [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[7]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout  = ( \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte0_data [7]) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((\nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q )))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & (((\nios2_gen2_0|cpu|av_ld_byte0_data [7])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte0_data [7]),
	.datad(!\nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[7]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[7]~6 .lut_mask = 64'h058D058D05050505;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N40
dffeas \nios2_gen2_0|cpu|d_writedata[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~13_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [12])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(!\nios2_gen2_0|cpu|d_writedata [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~13 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~13 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N58
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [12] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [12]) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [12] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [12]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N38
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~26_combout  = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_writedata [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~26 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~26 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N26
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~25 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [10] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [10]) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [10] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [10] & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [10]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~25 .lut_mask = 64'h11111111DDDDDDDD;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [12])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [12]))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [12]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 .lut_mask = 64'h4747474747CF47CF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N22
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~24 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~24_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [9] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [9]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [9] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [9]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [9]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~24 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~24 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N35
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [15] & ( 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [15] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 .lut_mask = 64'h444C444C777F777F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N19
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [12] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [12])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [14])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [12] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [12]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [14])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [12]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [14]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~53 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~53 .lut_mask = 64'h025702578ADF8ADF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9 .lut_mask = 64'h00FF00FF00BB00BB;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10 .lut_mask = 64'h0000000050F050F0;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N16
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [13]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [13]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [13]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [13])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [13]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [13]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~47 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~47 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N56
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [14]

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N58
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [13] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [11]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [11]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [13] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [11]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [11])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [11]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [11]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~52 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~52 .lut_mask = 64'h028A028A57DF57DF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N8
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N8
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N37
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [10])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [12])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [10])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [12])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [12]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [10]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~54 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~54 .lut_mask = 64'h052705278DAF8DAF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N41
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N14
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~50 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [9] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [9])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [11])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [9] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [9])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [11])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [11]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [9]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~50 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~50 .lut_mask = 64'h052705278DAF8DAF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N38
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N10
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [6] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [6]) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [6] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [6]) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~42 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~42 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [8] & ( 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [8] & ( 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout )))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [8] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7] & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [8] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout ))))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~43 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~43 .lut_mask = 64'h407040404F7F4F4F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N23
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N56
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N46
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [7] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [7])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [9])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [7] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [7])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [9])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [9]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [7]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~46 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~46 .lut_mask = 64'h058D058D27AF27AF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N59
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N4
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [8] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [8])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [10])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [8] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [8]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [10])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [8]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [10]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~51 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~51 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N29
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N50
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N10
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [6] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [6]) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [6] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [6] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [6]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [7])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [7]))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [7]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 .lut_mask = 64'h447744774C7F4C7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N40
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [4] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [4]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [4] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [4]) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [4] & ( 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [4] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 .lut_mask = 64'h444C444C777F777F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N37
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [1] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [1]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [1] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [1]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N47
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[6]~40 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[6]~40_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6] & ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[6]~40 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[6]~40 .lut_mask = 64'h0000333300003333;
defparam \nios2_gen2_0|cpu|F_iw[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y7_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~21_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[6]~21 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[6]~21_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\nios2_gen2_0|cpu|intr_req~combout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout )) # (\nios2_gen2_0|cpu|F_iw[6]~40_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\nios2_gen2_0|cpu|intr_req~combout  & ( 
// ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout )) # (\nios2_gen2_0|cpu|F_iw[6]~40_combout ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|F_iw[6]~40_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[6]~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[6]~21 .lut_mask = 64'h3377373700000000;
defparam \nios2_gen2_0|cpu|F_iw[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N43
dffeas \nios2_gen2_0|cpu|D_iw[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_lo[0]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_lo[0]~4_combout  = ( \nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) ) ) # ( !\nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// \nios2_gen2_0|cpu|D_iw [6])) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_lo[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_lo[0]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_lo[0]~4 .lut_mask = 64'h0808080800880088;
defparam \nios2_gen2_0|cpu|R_src2_lo[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N16
dffeas \nios2_gen2_0|cpu|E_src2[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_lo[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout  = ( \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\nios2_gen2_0|cpu|Add2~5_sumout ) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// ((\nios2_gen2_0|cpu|Add2~1_sumout  & !\nios2_gen2_0|cpu|Add2~5_sumout )) # (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|Add2~1_sumout ),
	.datac(!\nios2_gen2_0|cpu|Add2~5_sumout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .lut_mask = 64'h30FF30FFFFF0FFF0;
defparam \nios2_gen2_0|cpu|E_mem_byte_en[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N26
dffeas \nios2_gen2_0|cpu|d_byteenable[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [33] = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( (\mm_interconnect_0|cmd_mux_003|saved_grant [1]) # (\nios2_gen2_0|cpu|d_byteenable [1]) ) ) # ( !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( 
// \mm_interconnect_0|cmd_mux_003|saved_grant [1] ) )

	.dataa(!\nios2_gen2_0|cpu|d_byteenable [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[33] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[33] .lut_mask = 64'h00FF00FF55FF55FF;
defparam \mm_interconnect_0|cmd_mux_003|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N38
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|byteenable [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N31
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [30]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[30]~49 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[30]~49_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [30] & ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[30]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[30]~49 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[30]~49 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_gen2_0|cpu|F_iw[30]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[30]~30 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[30]~30_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & 
// ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ) # (\nios2_gen2_0|cpu|F_iw[30]~49_combout ))) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & (((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # 
// (\nios2_gen2_0|cpu|F_iw[30]~49_combout ))) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # (\nios2_gen2_0|cpu|F_iw[30]~49_combout ))) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout  & ( (\nios2_gen2_0|cpu|F_iw[30]~49_combout  & !\nios2_gen2_0|cpu|intr_req~combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|F_iw[30]~49_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[30]~30 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[30]~30 .lut_mask = 64'h550057005D005F00;
defparam \nios2_gen2_0|cpu|F_iw[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \nios2_gen2_0|cpu|D_iw[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[6]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[6]~14_combout  = ( \nios2_gen2_0|cpu|D_iw [10] & ( \nios2_gen2_0|cpu|Add0~49_sumout  & ( ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]) # 
// (\nios2_gen2_0|cpu|R_src1~0_combout )) # (\nios2_gen2_0|cpu|R_src1~1_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [10] & ( \nios2_gen2_0|cpu|Add0~49_sumout  & ( ((!\nios2_gen2_0|cpu|R_src1~1_combout  & 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6])) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) ) # ( \nios2_gen2_0|cpu|D_iw [10] & ( !\nios2_gen2_0|cpu|Add0~49_sumout  & ( 
// (!\nios2_gen2_0|cpu|R_src1~0_combout  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]) # (\nios2_gen2_0|cpu|R_src1~1_combout ))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [10] & ( 
// !\nios2_gen2_0|cpu|Add0~49_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~1_combout  & (!\nios2_gen2_0|cpu|R_src1~0_combout  & \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datae(!\nios2_gen2_0|cpu|D_iw [10]),
	.dataf(!\nios2_gen2_0|cpu|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[6]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[6]~14 .lut_mask = 64'h00A050F00FAF5FFF;
defparam \nios2_gen2_0|cpu|R_src1[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N40
dffeas \nios2_gen2_0|cpu|E_src1[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[6]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[6]~12_combout  = ( \nios2_gen2_0|cpu|E_src1 [6] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src2 [6]))) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [6] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src2 [6])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src2 [6]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(!\nios2_gen2_0|cpu|E_src2 [6]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[6]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[6]~12 .lut_mask = 64'hA00FA00F0F5A0F5A;
defparam \nios2_gen2_0|cpu|E_logic_result[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[6]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[6]~13_combout  = ( \nios2_gen2_0|cpu|E_logic_result[6]~12_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|Add2~57_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [6])))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[6]~12_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|Add2~57_sumout ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [6])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios2_gen2_0|cpu|Add2~57_sumout ),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[6]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[6]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[6]~13 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \nios2_gen2_0|cpu|E_alu_result[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \nios2_gen2_0|cpu|W_alu_result[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [42] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \nios2_gen2_0|cpu|F_pc [4] ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( \nios2_gen2_0|cpu|F_pc [4] & ( 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [6]) ) ) ) # ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( !\nios2_gen2_0|cpu|F_pc [4] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & 
// \nios2_gen2_0|cpu|W_alu_result [6]) ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( !\nios2_gen2_0|cpu|F_pc [4] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [6]) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [6]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.dataf(!\nios2_gen2_0|cpu|F_pc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[42] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[42] .lut_mask = 64'h050505050505FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X44_Y7_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~21_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\~GND~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N58
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6]~35 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[6]~35_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ( ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6] & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ( 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6] & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6]),
	.datac(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6]~35 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[6]~35 .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|rsp_mux|src_data[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6]~34 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[6]~34_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] 
// & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [6] & 
// ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6])))) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6]))) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [6] & ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6]))) ) ) 
// ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ( 
// (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [6]),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [6]),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6]~34 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[6]~34 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \mm_interconnect_0|rsp_mux|src_data[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N39
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~6 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~6_combout  = ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [6])) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [6])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [6]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~6 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~6 .lut_mask = 64'h03FF03FF03FF03FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N40
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N33
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6]~36 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[6]~36_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [6] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [6] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & !\mm_interconnect_0|rsp_mux|src_data[6]~34_combout ) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [6] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & !\mm_interconnect_0|rsp_mux|src_data[6]~34_combout ) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [6] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & !\mm_interconnect_0|rsp_mux|src_data[6]~34_combout ) ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[6]~34_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6]~36 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[6]~36 .lut_mask = 64'h5050505050505555;
defparam \mm_interconnect_0|rsp_mux|src_data[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[6]~6 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[6]~6_combout  = ( \mm_interconnect_0|rsp_mux|src_data[6]~35_combout  & ( \mm_interconnect_0|rsp_mux|src_data[6]~36_combout  ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[6]~35_combout  & ( 
// \mm_interconnect_0|rsp_mux|src_data[6]~36_combout  ) ) # ( \mm_interconnect_0|rsp_mux|src_data[6]~35_combout  & ( !\mm_interconnect_0|rsp_mux|src_data[6]~36_combout  ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[6]~35_combout  & ( 
// !\mm_interconnect_0|rsp_mux|src_data[6]~36_combout  & ( (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ))) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout )))) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datae(!\mm_interconnect_0|rsp_mux|src_data[6]~35_combout ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[6]~6 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[6]~6 .lut_mask = 64'h010BFFFFFFFFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N20
dffeas \nios2_gen2_0|cpu|av_ld_byte0_data[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[6]~6_combout ),
	.asdata(\nios2_gen2_0|cpu|av_ld_byte1_data [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[6]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout  = ( \nios2_gen2_0|cpu|W_alu_result [6] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q )))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & 
// (((\nios2_gen2_0|cpu|av_ld_byte0_data [6])))) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [6] & ( (\nios2_gen2_0|cpu|R_ctrl_ld~q  & \nios2_gen2_0|cpu|av_ld_byte0_data [6]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte0_data [6]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .lut_mask = 64'h050505058D058D05;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N46
dffeas \nios2_gen2_0|cpu|d_writedata[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N37
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_writedata [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N45
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[5]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[5]~feeder_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[5]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N46
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[5]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[5] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N32
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg16_multipleport_avalon_interface_0|U1|Q2 [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~5 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~5_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [5]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [5]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~5 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~5 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N38
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder_combout  = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N22
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N35
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~31 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~31_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5] & ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [5] & (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5])))) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5] & ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [5] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]))) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5] & ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]))) ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5] & ( 
// !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [5]),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~31 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[5]~31 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N39
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~33 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~33_combout  = ( \mm_interconnect_0|rsp_mux|src_data[5]~31_combout  & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [5] & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q )) ) ) # ( 
// !\mm_interconnect_0|rsp_mux|src_data[5]~31_combout  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [5]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[5]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~33 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[5]~33 .lut_mask = 64'h3333333301010101;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y7_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~10_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N18
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~32 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~32_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [5] & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [5] & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~32 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[5]~32 .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[5]~5 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[5]~5_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( \mm_interconnect_0|rsp_mux|src_data[5]~32_combout  ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( \mm_interconnect_0|rsp_mux|src_data[5]~32_combout  ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( 
// !\mm_interconnect_0|rsp_mux|src_data[5]~32_combout  & ( ((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout )))) # (\mm_interconnect_0|rsp_mux|src_data[5]~33_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( 
// !\mm_interconnect_0|rsp_mux|src_data[5]~32_combout  & ( ((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout  & \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a 
// [0]))) # (\mm_interconnect_0|rsp_mux|src_data[5]~33_combout ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\mm_interconnect_0|rsp_mux|src_data[5]~33_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[5]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[5]~5 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[5]~5 .lut_mask = 64'h01FF51FFFFFFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \nios2_gen2_0|cpu|av_ld_byte0_data[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[5]~5_combout ),
	.asdata(\nios2_gen2_0|cpu|av_ld_byte1_data [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[5]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout  = ( \nios2_gen2_0|cpu|av_ld_byte0_data [5] & ( ((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \nios2_gen2_0|cpu|W_alu_result [5]))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q 
// ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte0_data [5] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \nios2_gen2_0|cpu|W_alu_result [5]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [5]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte0_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .lut_mask = 64'h0080008055D555D5;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[2]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[2]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[2]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|d_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \nios2_gen2_0|cpu|d_writedata[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~3 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datab(gnd),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N26
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~0 .lut_mask = 64'h0000000000F000F0;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 64'h3333333333333533;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N14
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4 .lut_mask = 64'h0000000044404440;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~9 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .lut_mask = 64'h3300330A33A033AA;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N8
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N58
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder_combout  = \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N40
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~28 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~28_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4] & ( 
// (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4] & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4])))) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4] & ( (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4]))) ) ) ) # ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre 
// [4] & ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4]))) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4]),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~28 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[4]~28 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N3
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~4 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~4_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [4]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [4] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [4]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~4 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~4 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N4
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~30 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~30_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [4] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & \mm_interconnect_0|rsp_mux|src_data[4]~28_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [4] & ( \mm_interconnect_0|rsp_mux|src_data[4]~28_combout  ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[4]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~30 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[4]~30 .lut_mask = 64'h0F0F0F0F0A0A0A0A;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~29 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~29_combout  = ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4]) # ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4] & ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4]) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4]),
	.datac(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~29 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[4]~29 .lut_mask = 64'hFCA8FCA800000000;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~0_combout  = (\nios2_gen2_0|cpu|d_writedata [4] & \mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_writedata [4]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~0 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X44_Y9_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~0_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[4]~4 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[4]~4_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// ((!\mm_interconnect_0|rsp_mux|src_data[4]~30_combout  & !\mm_interconnect_0|rsp_mux|src_data[4]~29_combout )) # (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  
// & ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\mm_interconnect_0|rsp_mux|src_data[4]~30_combout  & !\mm_interconnect_0|rsp_mux|src_data[4]~29_combout ) ) ) ) # ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout  & 
// (!\mm_interconnect_0|rsp_mux|src_data[4]~30_combout  & (!\mm_interconnect_0|rsp_mux|src_data[4]~29_combout ))) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout  & (((!\mm_interconnect_0|rsp_mux|src_data[4]~30_combout  & 
// !\mm_interconnect_0|rsp_mux|src_data[4]~29_combout )) # (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ))) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout  & (!\mm_interconnect_0|rsp_mux|src_data[4]~30_combout  & 
// (!\mm_interconnect_0|rsp_mux|src_data[4]~29_combout ))) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout  & (((!\mm_interconnect_0|rsp_mux|src_data[4]~30_combout  & !\mm_interconnect_0|rsp_mux|src_data[4]~29_combout )) # 
// (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ))) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[4]~30_combout ),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[4]~29_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[4]~4 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[4]~4 .lut_mask = 64'hC0D5C0D5C0C0C0FF;
defparam \mm_interconnect_0|rsp_mux|src_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N2
dffeas \nios2_gen2_0|cpu|av_ld_byte0_data[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[4]~4_combout ),
	.asdata(\nios2_gen2_0|cpu|av_ld_byte1_data [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout  = ( \nios2_gen2_0|cpu|av_ld_byte0_data [4] & ( ((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_ld~q ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte0_data [4] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q  & 
// !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte0_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h080008005D555D55;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_st_data[29]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|E_st_data[29]~6_combout  = ( \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) # 
// (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] ) )

	.dataa(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_st_data[29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_st_data[29]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_st_data[29]~6 .lut_mask = 64'h33333333505F505F;
defparam \nios2_gen2_0|cpu|E_st_data[29]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \nios2_gen2_0|cpu|d_writedata[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_data[29]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~29_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datac(!\nios2_gen2_0|cpu|d_writedata [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~29 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~29 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y7_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~29_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[29]~48 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[29]~48_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[29]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[29]~48 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[29]~48 .lut_mask = 64'h000F000F000F000F;
defparam \nios2_gen2_0|cpu|F_iw[29]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[29]~29 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[29]~29_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\nios2_gen2_0|cpu|intr_req~combout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout )) # (\nios2_gen2_0|cpu|F_iw[29]~48_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\nios2_gen2_0|cpu|intr_req~combout  & ( 
// ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout )) # (\nios2_gen2_0|cpu|F_iw[29]~48_combout ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datac(!\nios2_gen2_0|cpu|F_iw[29]~48_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[29]~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[29]~29 .lut_mask = 64'h1F1F0F5F00000000;
defparam \nios2_gen2_0|cpu|F_iw[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N43
dffeas \nios2_gen2_0|cpu|D_iw[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[9]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[9]~15_combout  = ( \nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|Add0~53_sumout  ) ) # ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|Add0~53_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~1_combout  & 
// ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]))) # (\nios2_gen2_0|cpu|R_src1~1_combout  & (\nios2_gen2_0|cpu|D_iw [13])) ) ) ) # ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( 
// !\nios2_gen2_0|cpu|Add0~53_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~1_combout  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]))) # (\nios2_gen2_0|cpu|R_src1~1_combout  & 
// (\nios2_gen2_0|cpu|D_iw [13])) ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datae(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[9]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[9]~15 .lut_mask = 64'h03CF000003CFFFFF;
defparam \nios2_gen2_0|cpu|R_src1[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \nios2_gen2_0|cpu|E_src1[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[9]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~13_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[9]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[9]~13_combout  = ( \nios2_gen2_0|cpu|E_src1 [9] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src2 [9]))) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [9] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src2 [9])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src2 [9]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_src2 [9]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[9]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[9]~13 .lut_mask = 64'h8833883333663366;
defparam \nios2_gen2_0|cpu|E_logic_result[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[9]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[9]~14_combout  = ( \nios2_gen2_0|cpu|E_logic_result[9]~13_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|Add2~61_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q )))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[9]~13_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\nios2_gen2_0|cpu|Add2~61_sumout )))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q )))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result[9]~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|Add2~61_sumout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[9]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[9]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[9]~14 .lut_mask = 64'h038B038B47CF47CF;
defparam \nios2_gen2_0|cpu|E_alu_result[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [45] = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc [7] & \mm_interconnect_0|cmd_mux_003|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc [7] & \mm_interconnect_0|cmd_mux_003|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result[9]~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|F_pc [7]),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[45] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[45] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_003|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE_q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [9]))

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [9]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 64'h05F505F505F505F5;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N35
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N43
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~26 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~26_combout  = ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3])) # (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [3]) ) ) # ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [3]),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~26 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[3]~26 .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y5_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~4_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~25 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~25_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [3]) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3] & ( (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [3]) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))) ) ) ) # ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [3]) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3] & ( (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [3]) # (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [3]),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~25 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[3]~25 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~3 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~3_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [3]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [3]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~3 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~3 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N44
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~27 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~27_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[3]~25_combout ) # 
// ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [3] & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q )) ) )

	.dataa(!\mm_interconnect_0|rsp_mux|src_data[3]~25_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [3]),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~27 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[3]~27 .lut_mask = 64'h00000000ABABABAB;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[3]~3 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[3]~3_combout  = ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( \mm_interconnect_0|rsp_mux|src_data[3]~27_combout  ) ) # ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( 
// \mm_interconnect_0|rsp_mux|src_data[3]~27_combout  ) ) # ( \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( !\mm_interconnect_0|rsp_mux|src_data[3]~27_combout  & ( ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ))) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ))) # 
// (\mm_interconnect_0|rsp_mux|src_data[3]~26_combout ) ) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( !\mm_interconnect_0|rsp_mux|src_data[3]~27_combout  & ( \mm_interconnect_0|rsp_mux|src_data[3]~26_combout  ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[3]~26_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datae(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[3]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[3]~3 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[3]~3 .lut_mask = 64'h333337F7FFFFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \nios2_gen2_0|cpu|av_ld_byte0_data[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[3]~3_combout ),
	.asdata(\nios2_gen2_0|cpu|av_ld_byte1_data [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[3]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout  = ( \nios2_gen2_0|cpu|av_ld_byte0_data [3] & ( \nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) # ( \nios2_gen2_0|cpu|av_ld_byte0_data [3] & ( !\nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (\nios2_gen2_0|cpu|W_alu_result [3] & 
// (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte0_data [3] & ( !\nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (\nios2_gen2_0|cpu|W_alu_result [3] & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  
// & !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(!\nios2_gen2_0|cpu|av_ld_byte0_data [3]),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .lut_mask = 64'h500050000000FFFF;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_st_data[28]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|E_st_data[28]~5_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]) # (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]) ) ) ) # ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( 
// !\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] ) ) ) # ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( !\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_st_data[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_st_data[28]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_st_data[28]~5 .lut_mask = 64'h333333330A0A5F5F;
defparam \nios2_gen2_0|cpu|E_st_data[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \nios2_gen2_0|cpu|d_writedata[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_data[28]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y10_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~28_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~28 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~28 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~28_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[28]~47 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[28]~47_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [28]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[28]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[28]~47 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[28]~47 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|F_iw[28]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[28]~28 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[28]~28_combout  = ( \nios2_gen2_0|cpu|F_iw[28]~47_combout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) # ( !\nios2_gen2_0|cpu|F_iw[28]~47_combout  & ( !\nios2_gen2_0|cpu|intr_req~combout  & ( 
// (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ))) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout )))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datae(!\nios2_gen2_0|cpu|F_iw[28]~47_combout ),
	.dataf(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[28]~28 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[28]~28 .lut_mask = 64'h0151FFFF00000000;
defparam \nios2_gen2_0|cpu|F_iw[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N37
dffeas \nios2_gen2_0|cpu|D_iw[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[8]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[8]~4_combout  = ( \nios2_gen2_0|cpu|Add0~9_sumout  & ( ((!\nios2_gen2_0|cpu|R_src1~1_combout  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]))) # 
// (\nios2_gen2_0|cpu|R_src1~1_combout  & (\nios2_gen2_0|cpu|D_iw [12]))) # (\nios2_gen2_0|cpu|R_src1~0_combout ) ) ) # ( !\nios2_gen2_0|cpu|Add0~9_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~0_combout  & ((!\nios2_gen2_0|cpu|R_src1~1_combout  & 
// ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]))) # (\nios2_gen2_0|cpu|R_src1~1_combout  & (\nios2_gen2_0|cpu|D_iw [12])))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datac(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[8]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[8]~4 .lut_mask = 64'h3500350035FF35FF;
defparam \nios2_gen2_0|cpu|R_src1[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N50
dffeas \nios2_gen2_0|cpu|E_src1[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[8]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[8]~3_combout  = ( \nios2_gen2_0|cpu|E_logic_result[8]~2_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|R_ctrl_logic~q )) # (\nios2_gen2_0|cpu|Add2~17_sumout ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [8])))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[8]~2_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|Add2~17_sumout  & 
// (!\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [8])))) ) )

	.dataa(!\nios2_gen2_0|cpu|Add2~17_sumout ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datae(!\nios2_gen2_0|cpu|E_logic_result[8]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[8]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[8]~3 .lut_mask = 64'h404F707F404F707F;
defparam \nios2_gen2_0|cpu|E_alu_result[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \nios2_gen2_0|cpu|W_alu_result[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[8]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [44] = (!\mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\nios2_gen2_0|cpu|W_alu_result [8]))) # (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & 
// (((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [8])) # (\nios2_gen2_0|cpu|F_pc [6])))

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [8]),
	.datad(!\nios2_gen2_0|cpu|F_pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[44] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[44] .lut_mask = 64'h0357035703570357;
defparam \mm_interconnect_0|cmd_mux_003|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N43
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [6] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [8]) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [6] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [8] & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [8]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 64'h11111111DDDDDDDD;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N10
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N28
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[7]~42 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[7]~42_combout  = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7] & \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [7]),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[7]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[7]~42 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[7]~42 .lut_mask = 64'h0303030303030303;
defparam \nios2_gen2_0|cpu|F_iw[7]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[7]~20 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[7]~20_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])) # (\nios2_gen2_0|cpu|F_iw[7]~42_combout ))) ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( (\nios2_gen2_0|cpu|F_iw[7]~42_combout  & !\nios2_gen2_0|cpu|intr_req~combout ) ) ) ) # ( 
// \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & (((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout )) # (\nios2_gen2_0|cpu|F_iw[7]~42_combout ))) ) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout  & ( (\nios2_gen2_0|cpu|F_iw[7]~42_combout  & !\nios2_gen2_0|cpu|intr_req~combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|F_iw[7]~42_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datae(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[7]~20 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[7]~20 .lut_mask = 64'h505050D0505070F0;
defparam \nios2_gen2_0|cpu|F_iw[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N25
dffeas \nios2_gen2_0|cpu|D_iw[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[7]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_lo[1]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_lo[1]~5_combout  = ( \nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) ) ) # ( !\nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// \nios2_gen2_0|cpu|D_iw [7])) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(!\nios2_gen2_0|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_lo[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_lo[1]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_lo[1]~5 .lut_mask = 64'h0088008808080808;
defparam \nios2_gen2_0|cpu|R_src2_lo[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \nios2_gen2_0|cpu|E_src2[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_lo[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout  = ( \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) # (\nios2_gen2_0|cpu|Add2~5_sumout ) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// ((\nios2_gen2_0|cpu|Add2~5_sumout  & \nios2_gen2_0|cpu|Add2~1_sumout )) # (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\nios2_gen2_0|cpu|Add2~5_sumout ),
	.datab(!\nios2_gen2_0|cpu|Add2~1_sumout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .lut_mask = 64'h1F1F1F1FF5F5F5F5;
defparam \nios2_gen2_0|cpu|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \nios2_gen2_0|cpu|d_byteenable[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_byteenable [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N21
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout  = ( \nios2_gen2_0|cpu|d_byteenable [1] & ( (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [1] & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [0])) ) ) # ( !\nios2_gen2_0|cpu|d_byteenable [1] 
// & ( (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & (((!\nios2_gen2_0|cpu|d_byteenable[0]~DUPLICATE_q )))) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [1] & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [0])))) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [1]),
	.datab(!\nios2_gen2_0|cpu|d_byteenable[0]~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_byteenable [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0 .lut_mask = 64'hCAC0CAC00A000A00;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~1_combout  = (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0_combout  & (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout  & 
// \mm_interconnect_0|router|Equal3~1_combout )))

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ),
	.datad(!\mm_interconnect_0|router|Equal3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~1 .lut_mask = 64'h0020002000200020;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N5
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N57
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q  ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0] ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N6
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & ( 
// \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]) # 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ) ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & ( 
// \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & (\mm_interconnect_0|router|Equal3~1_combout  & 
// (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ))) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & ( !\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ) ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|router|Equal3~1_combout ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FFAA0100FFAA;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N7
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0]~2_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & ( 
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ) # ((\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & 
// \mm_interconnect_0|router|Equal3~1_combout ))) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & ( \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q 
//  & (\mm_interconnect_0|router|Equal3~1_combout  & !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1])) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & ( !\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]) ) ) )

	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|router|Equal3~1_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~1_combout ),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h0000FF0F1010FF1F;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N38
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N45
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0] & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1] & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ) ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0] & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1] & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q  & !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q )) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0] & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base [1])) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ))) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0] & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & (((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base [1])))) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0] & ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q  & 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base [1])) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q  & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ))))) ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][76]~q ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base [1]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0]),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0 .lut_mask = 64'hF1E0F5A011005500;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N4
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2]~22 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[2]~22_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [2] & ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [2] & (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2])))) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [2] & ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [2] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]))) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [2] & ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]))) ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [2] & ( 
// !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [2]),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [2]),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2]~22 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[2]~22 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \mm_interconnect_0|rsp_mux|src_data[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~2 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~2_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [2]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [2]) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [2]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [2]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~2 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~2 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N2
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N33
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2]~24 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[2]~24_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ( (!\mm_interconnect_0|rsp_mux|src_data[2]~22_combout ) # 
// ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [2])) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[2]~22_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [2]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2]~24 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[2]~24 .lut_mask = 64'h00000000CCCFCCCF;
defparam \mm_interconnect_0|rsp_mux|src_data[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~3_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [2] ) )

	.dataa(!\nios2_gen2_0|cpu|d_writedata [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~3 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y11_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~3_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~3_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2]~23 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[2]~23_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [2])) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [2]) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2]~23 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[2]~23 .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|rsp_mux|src_data[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[2]~2 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[2]~2_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout  & ( \mm_interconnect_0|rsp_mux|src_data[2]~23_combout  ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout  & ( \mm_interconnect_0|rsp_mux|src_data[2]~23_combout  ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout  & ( 
// !\mm_interconnect_0|rsp_mux|src_data[2]~23_combout  & ( ((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout )))) # (\mm_interconnect_0|rsp_mux|src_data[2]~24_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout  & ( 
// !\mm_interconnect_0|rsp_mux|src_data[2]~23_combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout ))) # (\mm_interconnect_0|rsp_mux|src_data[2]~24_combout ) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\mm_interconnect_0|rsp_mux|src_data[2]~24_combout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[2]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[2]~2 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[2]~2 .lut_mask = 64'h33373B3FFFFFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N8
dffeas \nios2_gen2_0|cpu|av_ld_byte0_data[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[2]~2_combout ),
	.asdata(\nios2_gen2_0|cpu|av_ld_byte1_data [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout  = ( \nios2_gen2_0|cpu|av_ld_byte0_data [2] & ( ((!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & \nios2_gen2_0|cpu|W_alu_result [2]))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q 
// ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_byte0_data [2] & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & \nios2_gen2_0|cpu|W_alu_result [2]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|av_ld_byte0_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h0080008055D555D5;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N55
dffeas \nios2_gen2_0|cpu|E_src2[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[6]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~11_combout  = ( \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & \nios2_gen2_0|cpu|Add2~57_sumout ) ) ) # ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & \nios2_gen2_0|cpu|Add0~49_sumout ) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Add0~49_sumout ),
	.datad(!\nios2_gen2_0|cpu|Add2~57_sumout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~11 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N34
dffeas \nios2_gen2_0|cpu|F_pc[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~12_combout  = ( \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & \nios2_gen2_0|cpu|Add2~41_sumout ) ) ) # ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & \nios2_gen2_0|cpu|Add0~33_sumout ) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Add0~33_sumout ),
	.datad(!\nios2_gen2_0|cpu|Add2~41_sumout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~12 .lut_mask = 64'h0A0A0A0A00AA00AA;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N7
dffeas \nios2_gen2_0|cpu|F_pc[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [43] = ( \mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( ((\nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & \mm_interconnect_0|cmd_mux_003|saved_grant [0])) # (\nios2_gen2_0|cpu|F_pc [5]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q  & \mm_interconnect_0|cmd_mux_003|saved_grant [0]) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(!\nios2_gen2_0|cpu|F_pc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[43] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[43] .lut_mask = 64'h111111111F1F1F1F;
defparam \mm_interconnect_0|cmd_mux_003|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N49
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [7] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [5]) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [7] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [5] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [5]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N52
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [31]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N49
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [33] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE_q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [31])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [33] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE_q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [31]))))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [31]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~39 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~39 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N38
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N29
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout  = ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3] & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]))))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [32])) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & ( 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [32]))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [32]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]),
	.datag(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 .extended_lut = "on";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 .lut_mask = 64'h0C550F5500550F55;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N7
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~34 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [29] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [31] ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [29] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [29]) ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [29] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [31] ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [29] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [29] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [29]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [31]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~34 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~34 .lut_mask = 64'h11110F0FDDDD0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N20
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N55
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N43
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~25_sumout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [42] = ( \nios2_gen2_0|cpu|F_pc [4] & ( ((\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [6])) # (\mm_interconnect_0|cmd_mux_003|saved_grant [1]) ) ) # ( !\nios2_gen2_0|cpu|F_pc [4] 
// & ( (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [6]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|F_pc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[42] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[42] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_003|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N46
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4]~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [6]) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4]~DUPLICATE_q  & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [6] & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [6]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 64'h05050505F5F5F5F5;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout  = ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3] & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4] & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [11]))))) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ( 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [11]))))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [11]),
	.datag(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 .extended_lut = "on";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 64'h00400C0C33733F3F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N7
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [8] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [8] ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [8]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26 .lut_mask = 64'h333333330F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N55
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N20
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [27]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[27]~46 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[27]~46_combout  = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [27] & \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[27]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[27]~46 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[27]~46 .lut_mask = 64'h0055005500550055;
defparam \nios2_gen2_0|cpu|F_iw[27]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[27]~27 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[27]~27_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( !\nios2_gen2_0|cpu|intr_req~combout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout )))) # (\nios2_gen2_0|cpu|F_iw[27]~46_combout ) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( !\nios2_gen2_0|cpu|intr_req~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout  & 
// (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) # (\nios2_gen2_0|cpu|F_iw[27]~46_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|F_iw[27]~46_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[27]~27 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[27]~27 .lut_mask = 64'h5755575F00000000;
defparam \nios2_gen2_0|cpu|F_iw[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N49
dffeas \nios2_gen2_0|cpu|D_iw[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src1[1]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src1[1]~feeder_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[1]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|E_src1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N37
dffeas \nios2_gen2_0|cpu|E_src1[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N34
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [1]))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N16
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [0] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_logical~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [31]) # (\nios2_gen2_0|cpu|R_ctrl_rot_right~q ))) ) ) # ( 
// !\nios2_gen2_0|cpu|E_shift_rot_result [0] & ( (!\nios2_gen2_0|cpu|R_ctrl_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [31] & !\nios2_gen2_0|cpu|R_ctrl_shift_logical~q )) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_rot_right~q ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_shift_logical~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h0C000C003F003F00;
defparam \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout  = ( \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result [30] & ( \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  ) ) ) # ( 
// !\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result [30] ) ) # ( \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( !\nios2_gen2_0|cpu|E_shift_rot_result [30] & ( \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20 .lut_mask = 64'h00005555FFFF5555;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N10
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [31]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [29])) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [31])))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 .lut_mask = 64'h2727272727272727;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N50
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [30]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [28] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [30]) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [28] & ( 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [30]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N55
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~30_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [29]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [27]))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [29]))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result [29]),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N53
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [28]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [26]))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [28]))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [28]),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N19
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [27]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [25]))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [27]))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result [27]),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N23
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [26]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [24] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [26]) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [24] & ( 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [26]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N25
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~26_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1[25]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~25 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~25_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [23] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [25]) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [23] & ( 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [25]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~25 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N28
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~25_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [24]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [24] & ( (\nios2_gen2_0|cpu|E_shift_rot_result [22]) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [24] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [22]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N31
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~24_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [23] & ( (\nios2_gen2_0|cpu|E_shift_rot_result [21]) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [23] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [21]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N35
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~23_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1[22]~DUPLICATE_q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [20] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [22]) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [20] & ( 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [22]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N37
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[21] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~22_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [21]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [19] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [21]) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [19] & ( 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [21]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N41
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [20] & ( (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [18]) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [20] & ( 
// (\nios2_gen2_0|cpu|E_shift_rot_result [18] & !\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19 .lut_mask = 64'h303030303F3F3F3F;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N13
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [19]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [19]) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [17] & ( 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [19]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N47
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y9_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~3_combout  = ( \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result [18] ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result [16] ) )

	.dataa(!\nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [18]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~3 .lut_mask = 64'h55550F0F55550F0F;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y9_N4
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~3_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [17]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~4_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [17] & ( (\nios2_gen2_0|cpu|E_shift_rot_result [15]) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [17] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [15]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~4 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N22
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~4_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~5_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [14] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [16]) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [14] & ( 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [16]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~5 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N41
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~5_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [15]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~6_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [15] & ( (\nios2_gen2_0|cpu|E_shift_rot_result [13]) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [15] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [13]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N37
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~6_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [14]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~7_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [14] & ( (\nios2_gen2_0|cpu|E_shift_rot_result [12]) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [14] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [12]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~7 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N4
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~7_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [13]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~0_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [11]))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [13]))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~0_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~1_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [10])) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [12])))

	.dataa(!\nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~1 .lut_mask = 64'h550F550F550F550F;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N10
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~1_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [9])) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [11])))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9 .lut_mask = 64'h2727272727272727;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N50
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~9_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [10]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~13_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [8]))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [10]))

	.dataa(!\nios2_gen2_0|cpu|E_shift_rot_result [10]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~13 .lut_mask = 64'h0F550F550F550F55;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N8
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~13_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [7]))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [9]))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result [9]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N53
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~2_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [8] & ( (\nios2_gen2_0|cpu|E_shift_rot_result [6]) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [8] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [6]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N58
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~8_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [7]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q )) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result 
// [7])))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12 .lut_mask = 64'h2727272727272727;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N55
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~12_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [6]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [4] & ( (\nios2_gen2_0|cpu|E_shift_rot_result [2]) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [4] & ( 
// (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [2]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N14
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [3] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [5]) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [3] & ( 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [5]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N26
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~11_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_result [4] & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ) # (\nios2_gen2_0|cpu|E_shift_rot_result [6]) ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_result [4] & ( 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & \nios2_gen2_0|cpu|E_shift_rot_result [6]) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N28
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~10_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[5]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[5]~11_combout  = ( \nios2_gen2_0|cpu|E_logic_result[5]~10_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|Add2~49_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q )))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[5]~10_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|Add2~49_sumout ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q )))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios2_gen2_0|cpu|Add2~49_sumout ),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[5]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[5]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[5]~11 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \nios2_gen2_0|cpu|E_alu_result[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \nios2_gen2_0|cpu|W_alu_result[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[5]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N27
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [41] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc [3] & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result [5]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc [3] & \mm_interconnect_0|cmd_mux_004|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc [3]),
	.datab(!\nios2_gen2_0|cpu|W_alu_result [5]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[41] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[41] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_mux_004|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y12_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~2_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N51
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout  = ( \jtag_uart_0|ien_AE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|ien_AE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N52
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q  & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout  & ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31]))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q  & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0] & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31])) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~0 .lut_mask = 64'h0101010123232323;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N55
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N22
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~19 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~19_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [1] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & 
// ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1])))) ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre 
// [1] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # 
// (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1]))) ) ) ) # ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [1] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout  & 
// ((!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1]))) ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre 
// [1] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1]) ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1]),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [1]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~19 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[1]~19 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N57
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~1 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~1_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [1] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [1]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [1] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [1] ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~1 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N58
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~21 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~21_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [1] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ((!\mm_interconnect_0|rsp_mux|src_data[1]~19_combout ) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ))) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [1] & ( 
// (!\mm_interconnect_0|rsp_mux|src_data[1]~19_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datac(!\mm_interconnect_0|rsp_mux|src_data[1]~19_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~21 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[1]~21 .lut_mask = 64'h00F000F000F300F3;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~20 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~20_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & ( ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1] & 
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & ( 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1] & \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1]),
	.datac(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~20 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[1]~20 .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X12_Y9_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~2_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[1]~1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[1]~1_combout  = ( \mm_interconnect_0|rsp_mux|src_data[1]~20_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout  ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[1]~20_combout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout  & ( ((\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) # (\mm_interconnect_0|rsp_mux|src_data[1]~21_combout ) ) ) ) # ( \mm_interconnect_0|rsp_mux|src_data[1]~20_combout  & ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout  ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[1]~20_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout  & ( 
// ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout  & \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ))) # 
// (\mm_interconnect_0|rsp_mux|src_data[1]~21_combout ) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|rsp_mux|src_data[1]~21_combout ),
	.datae(!\mm_interconnect_0|rsp_mux|src_data[1]~20_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[1]~1 .lut_mask = 64'h02FFFFFF07FFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \nios2_gen2_0|cpu|av_ld_byte0_data[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[1]~1_combout ),
	.asdata(\nios2_gen2_0|cpu|av_ld_byte1_data [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[1]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout  = ( \nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \nios2_gen2_0|cpu|av_ld_byte0_data [1] ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_ld~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q 
//  & \nios2_gen2_0|cpu|W_alu_result [1])) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|av_ld_byte0_data [1]),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .lut_mask = 64'h008800880F0F0F0F;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_st_data[25]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|E_st_data[25]~2_combout  = ( \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))) # 
// (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout  & (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & ( 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] ) )

	.dataa(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_st_data[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_st_data[25]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_st_data[25]~2 .lut_mask = 64'h333333330F550F55;
defparam \nios2_gen2_0|cpu|E_st_data[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N43
dffeas \nios2_gen2_0|cpu|d_writedata[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_data[25]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y6_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~8_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [25])

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|d_writedata [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~8 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~8 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X39_Y8_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~8_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[25]~37 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[25]~37_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [25]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[25]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[25]~37 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[25]~37 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|F_iw[25]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[25]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[25]~8_combout  = ( \nios2_gen2_0|cpu|F_iw[25]~37_combout  & ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) ) # ( !\nios2_gen2_0|cpu|F_iw[25]~37_combout  & ( 
// \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout )) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ))))) ) ) ) # ( \nios2_gen2_0|cpu|F_iw[25]~37_combout  & ( 
// !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datad(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datae(!\nios2_gen2_0|cpu|F_iw[25]~37_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[25]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[25]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[25]~8 .lut_mask = 64'h0000FF004700FF00;
defparam \nios2_gen2_0|cpu|F_iw[25]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \nios2_gen2_0|cpu|D_iw[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[25]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[23]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[23]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[23]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N37
dffeas \nios2_gen2_0|cpu|d_writedata[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y8_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~6_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [23] ) )

	.dataa(!\nios2_gen2_0|cpu|d_writedata [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~6 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y8_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~6_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[23]~35 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[23]~35_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [23]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[23]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[23]~35 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[23]~35 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|F_iw[23]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[23]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[23]~6_combout  = ( !\nios2_gen2_0|cpu|intr_req~combout  & ( \nios2_gen2_0|cpu|F_iw[23]~35_combout  ) ) # ( !\nios2_gen2_0|cpu|intr_req~combout  & ( !\nios2_gen2_0|cpu|F_iw[23]~35_combout  & ( 
// (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout )) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ))))) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\nios2_gen2_0|cpu|intr_req~combout ),
	.dataf(!\nios2_gen2_0|cpu|F_iw[23]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[23]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[23]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[23]~6 .lut_mask = 64'h05030000FFFF0000;
defparam \nios2_gen2_0|cpu|F_iw[23]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \nios2_gen2_0|cpu|D_iw[23] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[23]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N46
dffeas \nios2_gen2_0|cpu|d_writedata[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~24_combout  = ( \nios2_gen2_0|cpu|d_writedata [9] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~24 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~24 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y10_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~24_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[9]~43 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[9]~43_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [9] & ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [9]),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[9]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[9]~43 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[9]~43 .lut_mask = 64'h000000000000FFFF;
defparam \nios2_gen2_0|cpu|F_iw[9]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[9]~24 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[9]~24_combout  = ( \nios2_gen2_0|cpu|F_iw[9]~43_combout  & ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) ) # ( !\nios2_gen2_0|cpu|F_iw[9]~43_combout  & ( 
// \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ))) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout )))) ) ) ) # ( \nios2_gen2_0|cpu|F_iw[9]~43_combout  & ( 
// !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datae(!\nios2_gen2_0|cpu|F_iw[9]~43_combout ),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[9]~24 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[9]~24 .lut_mask = 64'h0000F0F010D0F0F0;
defparam \nios2_gen2_0|cpu|F_iw[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N10
dffeas \nios2_gen2_0|cpu|D_iw[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[9]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[5]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[5]~12_combout  = ( \nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|Add0~41_sumout  ) ) # ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|Add0~41_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~1_combout  & 
// ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]))) # (\nios2_gen2_0|cpu|R_src1~1_combout  & (\nios2_gen2_0|cpu|D_iw [9])) ) ) ) # ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( 
// !\nios2_gen2_0|cpu|Add0~41_sumout  & ( (!\nios2_gen2_0|cpu|R_src1~1_combout  & ((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]))) # (\nios2_gen2_0|cpu|R_src1~1_combout  & 
// (\nios2_gen2_0|cpu|D_iw [9])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [9]),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datac(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[5]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[5]~12 .lut_mask = 64'h353500003535FFFF;
defparam \nios2_gen2_0|cpu|R_src1[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N34
dffeas \nios2_gen2_0|cpu|E_src1[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[5]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt~10 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt~10_combout  = ( \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( \nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  ) ) # ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( \nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  ) ) # ( 
// \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ( \nios2_gen2_0|cpu|Add2~49_sumout  ) ) ) # ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ( 
// \nios2_gen2_0|cpu|Add0~41_sumout  ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|Add0~41_sumout ),
	.datac(!\nios2_gen2_0|cpu|Add2~49_sumout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.dataf(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt~10 .lut_mask = 64'h33330F0FFFFFFFFF;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N49
dffeas \nios2_gen2_0|cpu|F_pc[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [41] = ( \mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( ((\nios2_gen2_0|cpu|W_alu_result [5] & \mm_interconnect_0|cmd_mux_003|saved_grant [0])) # (\nios2_gen2_0|cpu|F_pc [3]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\nios2_gen2_0|cpu|W_alu_result [5] & \mm_interconnect_0|cmd_mux_003|saved_grant [0]) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc [3]),
	.datab(!\nios2_gen2_0|cpu|W_alu_result [5]),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[41] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[41] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_003|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N25
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [5] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [5]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [3]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout  = ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2] & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3] & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [8]))))) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & ( 
// (((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [8]))))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [8]),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datag(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 .extended_lut = "on";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 .lut_mask = 64'h80800F0F00FF00FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N2
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N53
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~30 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [5] & ( 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [5]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [5] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [5]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [5] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [5])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [5] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [5])) ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [5]),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [7]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~30 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~30 .lut_mask = 64'h00C00FCF30F03FFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N44
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N56
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [6]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N37
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~13 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~13_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [3] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [3])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [5])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [3] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [3])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [5])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [5]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [3]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~13 .lut_mask = 64'h052705278DAF8DAF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N32
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N34
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [6] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [4]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [4]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [6] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [4]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [4])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [4]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [4]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~25 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~25 .lut_mask = 64'h028A028A57DF57DF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N53
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N43
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~5 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [0] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~5 .lut_mask = 64'h0000FFAF0000FFAF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6 .lut_mask = 64'h0000000000400000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~7 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~7_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [1])) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout  ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [1])) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [1]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~5_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q ),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~7 .lut_mask = 64'h33330F55FFFF0F55;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N38
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N52
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~8 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~8_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [2] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [0])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [0]))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [0]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~8 .lut_mask = 64'h505F505F33333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N5
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N20
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~11 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [1] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [1])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [3])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [1] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [1]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [3])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [1]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [3]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~11 .lut_mask = 64'h025702578ADF8ADF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N32
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N7
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N13
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~12 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [4] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [2])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [2])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [4] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [2])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [2]))))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [2]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [2]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~12 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N35
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N4
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [3]

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N41
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N9
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~0_combout  = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [0] ) )

	.dataa(!\nios2_gen2_0|cpu|d_writedata [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~0 .lut_mask = 64'h0000555500005555;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N11
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [0] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [0]) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [0] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N29
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N50
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [22]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[22]~34 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[22]~34_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [22]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[22]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[22]~34 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[22]~34 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|F_iw[22]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[22]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[22]~5_combout  = ( !\nios2_gen2_0|cpu|intr_req~combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout )))) # (\nios2_gen2_0|cpu|F_iw[22]~34_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|intr_req~combout  & ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout  & 
// !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) # (\nios2_gen2_0|cpu|F_iw[22]~34_combout ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|F_iw[22]~34_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\nios2_gen2_0|cpu|intr_req~combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[22]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[22]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[22]~5 .lut_mask = 64'h3733000037770000;
defparam \nios2_gen2_0|cpu|F_iw[22]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N43
dffeas \nios2_gen2_0|cpu|D_iw[22] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[22]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_st_data[26]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|E_st_data[26]~3_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) # 
// (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) ) ) # ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] & ( 
// (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])))) # (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ((!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_st_data[26]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_st_data[26]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_st_data[26]~3 .lut_mask = 64'h35303530353F353F;
defparam \nios2_gen2_0|cpu|E_st_data[26]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N26
dffeas \nios2_gen2_0|cpu|d_writedata[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_data[26]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~9_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~9 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~9 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~9_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y7_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[26]~38 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[26]~38_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[26]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[26]~38 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[26]~38 .lut_mask = 64'h000F000F000F000F;
defparam \nios2_gen2_0|cpu|F_iw[26]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[26]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[26]~9_combout  = ( \nios2_gen2_0|cpu|F_iw[26]~38_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) ) # ( !\nios2_gen2_0|cpu|F_iw[26]~38_combout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout 
// ) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])))) ) ) ) # ( \nios2_gen2_0|cpu|F_iw[26]~38_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) ) # ( 
// !\nios2_gen2_0|cpu|F_iw[26]~38_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datae(!\nios2_gen2_0|cpu|F_iw[26]~38_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[26]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[26]~9 .lut_mask = 64'h0008AAAA020AAAAA;
defparam \nios2_gen2_0|cpu|F_iw[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \nios2_gen2_0|cpu|D_iw[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[26]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_dst_regnum[4]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|D_dst_regnum[4]~8_combout  = ( \nios2_gen2_0|cpu|D_iw [21] & ( (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ) # (\nios2_gen2_0|cpu|D_iw [26]) ) ) # ( !\nios2_gen2_0|cpu|D_iw [21] & ( (\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & 
// \nios2_gen2_0|cpu|D_iw [26]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datad(!\nios2_gen2_0|cpu|D_iw [26]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_dst_regnum[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_dst_regnum[4]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_dst_regnum[4]~8 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \nios2_gen2_0|cpu|D_dst_regnum[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_dst_regnum[4]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout  = ( \nios2_gen2_0|cpu|Equal0~7_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[4]~8_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~7_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[4]~8_combout  ) ) # ( 
// \nios2_gen2_0|cpu|Equal0~7_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[4]~8_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~7_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[4]~8_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # 
// ((\nios2_gen2_0|cpu|Equal0~0_combout  & ((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\nios2_gen2_0|cpu|Equal0~7_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_dst_regnum[4]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_dst_regnum[4]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_dst_regnum[4]~9 .lut_mask = 64'hF1F5FFFFFFFFFFFF;
defparam \nios2_gen2_0|cpu|D_dst_regnum[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N59
dffeas \nios2_gen2_0|cpu|R_dst_regnum[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N38
dffeas \nios2_gen2_0|cpu|d_writedata[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_payload~3_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(!\nios2_gen2_0|cpu|d_writedata [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_payload~3 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_mux_003|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N22
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25] & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [1] & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q ))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & ( 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [1] & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [1]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 64'h05FF05FF04CC04CC;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N20
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~18 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout  = 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q )))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [35]))))

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [35]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~18 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~18 .lut_mask = 64'h0527052705270527;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N32
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [34] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N41
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_controller|r_sync_rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N40
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [24] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [24] & ( 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 64'h0CFF0CFF0CCC0CCC;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [34] & ( 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [34] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q )) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~40 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~40 .lut_mask = 64'h0202020257575757;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [33] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N47
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [33]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [33]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N19
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N43
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [30])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [30])))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [30]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [30]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36 .lut_mask = 64'h330F330F330F330F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37 .lut_mask = 64'h000C000C00000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35 .lut_mask = 64'h0054005400000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [31] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [32] & ( 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35_combout ) # 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [31] & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [32] & ( 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [31] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [32] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35_combout ) # 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout )))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [31] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [32] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout  & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35_combout ),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [31]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~38 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~38 .lut_mask = 64'h0404CC043737FF37;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N8
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y4_N31
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N22
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [28]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N38
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [30] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [28])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [28])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [30] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [28])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [28]))))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [28]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [28]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~33 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~33 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N52
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [29]

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N4
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~32 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [26] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ) # 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [26])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [28])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [26] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [26])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [28])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [28]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [26]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~32 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~32 .lut_mask = 64'h052705278DAF8DAF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N47
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N55
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N29
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [29] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [27]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [27]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [29] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [27]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [27])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [27]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [27]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~31 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~31 .lut_mask = 64'h028A028A57DF57DF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N50
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N59
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [28]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N35
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~29 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [25] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [25])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [27])))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [25] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [25]))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [27])))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [25]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [27]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~29 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~29 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N44
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N35
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N31
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~17_sumout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N59
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [16])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2] & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [16])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2] & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [2]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [3]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [16]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 .lut_mask = 64'h0F880F880F440F44;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [19] & ( 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8_combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [19] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8_combout ) ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [19] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8_combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [19] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8_combout  & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE_q ),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE_q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 .lut_mask = 64'h505050305F5F5F3F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N25
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N46
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [18] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [16])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [16])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [18] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [16])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [16]))))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [16]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [16]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~23 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~23 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N59
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N26
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout  = SUM(( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [10] ) + ( VCC ) + ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonAReg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_sumout ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 64'h000000000000FFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N55
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess~q  & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8])))) # (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & 
// (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q )))) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q  & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess~q ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 64'h0303030353035303;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [18]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[18]~45 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[18]~45_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( (!\nios2_gen2_0|cpu|hbreak_req~0_combout  & ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [18]) # 
// (\nios2_gen2_0|cpu|intr_req~combout ))) ) ) # ( !\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( !\nios2_gen2_0|cpu|hbreak_req~0_combout  ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.datac(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [18]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[18]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[18]~45 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[18]~45 .lut_mask = 64'hCCCCCCCCCC0CCC0C;
defparam \nios2_gen2_0|cpu|F_iw[18]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[18]~17 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[18]~17_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( (!\nios2_gen2_0|cpu|F_iw[18]~45_combout ) # 
// ((!\nios2_gen2_0|cpu|intr_req~combout  & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( (!\nios2_gen2_0|cpu|F_iw[18]~45_combout ) # ((!\nios2_gen2_0|cpu|intr_req~combout  & (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ))) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( 
// (!\nios2_gen2_0|cpu|F_iw[18]~45_combout ) # ((!\nios2_gen2_0|cpu|intr_req~combout  & (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ))) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( !\nios2_gen2_0|cpu|F_iw[18]~45_combout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(!\nios2_gen2_0|cpu|F_iw[18]~45_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[18]~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[18]~17 .lut_mask = 64'hFF00FF02FF08FF0A;
defparam \nios2_gen2_0|cpu|F_iw[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N19
dffeas \nios2_gen2_0|cpu|D_iw[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[18]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_src2[12]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_src2[12]~feeder_combout  = ( \nios2_gen2_0|cpu|D_iw [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_src2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_gen2_0|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y10_N4
dffeas \nios2_gen2_0|cpu|E_src2[12]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_src2[12]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src2[5]~0_combout ),
	.sload(!\nios2_gen2_0|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[12]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[12]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[12]~0_combout  = ( \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result [12] ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & (\nios2_gen2_0|cpu|Add2~9_sumout 
// )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q  & ((\nios2_gen2_0|cpu|E_logic_result[12]~0_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|Add2~9_sumout ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [12]),
	.datad(!\nios2_gen2_0|cpu|E_logic_result[12]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[12]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[12]~0 .lut_mask = 64'h447744770F0F0F0F;
defparam \nios2_gen2_0|cpu|E_alu_result[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \nios2_gen2_0|cpu|W_alu_result[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[12]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N30
cyclonev_lcell_comb \mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal2~0_combout  = (\nios2_gen2_0|cpu|W_alu_result [12] & (!\nios2_gen2_0|cpu|W_alu_result [8] & !\nios2_gen2_0|cpu|W_alu_result [11]))

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [12]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [8]),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal2~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal2~0 .lut_mask = 64'h5000500050005000;
defparam \mm_interconnect_0|router|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \mm_interconnect_0|router|Equal2~2 (
// Equation(s):
// \mm_interconnect_0|router|Equal2~2_combout  = ( \mm_interconnect_0|router|Equal2~0_combout  & ( \mm_interconnect_0|router|Equal1~0_combout  & ( (!\nios2_gen2_0|cpu|W_alu_result [3] & \mm_interconnect_0|router|Equal2~1_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [3]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal2~2 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal2~2 .lut_mask = 64'h0000000000000A0A;
defparam \mm_interconnect_0|router|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \jtag_uart_0|av_waitrequest~DUPLICATE_q  & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\nios2_gen2_0|cpu|W_alu_result [3] & 
// (\mm_interconnect_0|router|Equal2~1_combout  & (\mm_interconnect_0|router|Equal2~0_combout  & \mm_interconnect_0|router|Equal1~0_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [3]),
	.datab(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datac(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datae(!\jtag_uart_0|av_waitrequest~DUPLICATE_q ),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0000000200000000;
defparam \mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N9
cyclonev_lcell_comb \mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~1_combout  = ( !\nios2_gen2_0|cpu|W_alu_result [12] & ( \nios2_gen2_0|cpu|W_alu_result [11] ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|W_alu_result [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~1 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal1~1 .lut_mask = 64'h5555000055550000;
defparam \mm_interconnect_0|router|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  = (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])

	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h5050505050505050;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( \mm_interconnect_0|router|Equal1~0_combout  & ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\mm_interconnect_0|router|Equal1~1_combout  & 
// (((\mm_interconnect_0|cmd_mux_004|saved_grant [0])))) # (\mm_interconnect_0|router|Equal1~1_combout  & (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout )))) ) ) ) # ( 
// !\mm_interconnect_0|router|Equal1~0_combout  & ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) ) ) # ( \mm_interconnect_0|router|Equal1~0_combout  & ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( (\mm_interconnect_0|router|Equal1~1_combout  & (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout )) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal1~1_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datae(!\mm_interconnect_0|router|Equal1~0_combout ),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'h000000110F0F0A1B;
defparam \mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & ((\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ))) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h0707070700000000;
defparam \mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( \mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & (!\mm_interconnect_0|router|Equal3~1_combout  & 
// ((!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\mm_interconnect_0|router|Equal2~2_combout )))) ) ) # ( !\mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & 
// (((!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\mm_interconnect_0|router|Equal3~1_combout )) # (\mm_interconnect_0|router|Equal2~2_combout ))) ) )

	.dataa(!\mm_interconnect_0|router|Equal2~2_combout ),
	.datab(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'hC4CCC4CCC400C400;
defparam \mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N12
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  = ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & ( (\mm_interconnect_0|rsp_mux|WideOr1~0_combout  & 
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .lut_mask = 64'h000F000F00000000;
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N57
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout  = ( \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  ) # ( !\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout  & ( 
// (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  & (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (!\mm_interconnect_0|cmd_demux|WideOr0~1_combout  & 
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(!\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .lut_mask = 64'h00100010FFFFFFFF;
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N59
dffeas \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|src3_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src3_valid~0_combout  = ( \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( (!\nios2_gen2_0|cpu|d_write~q  & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & 
// ((\nios2_gen2_0|cpu|d_read~DUPLICATE_q )))) # (\nios2_gen2_0|cpu|d_write~q  & ((!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ) # ((!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q  & 
// \nios2_gen2_0|cpu|d_read~DUPLICATE_q )))) ) )

	.dataa(!\nios2_gen2_0|cpu|d_write~q ),
	.datab(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datad(!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src3_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|src3_valid~0 .lut_mask = 64'h0000000050DC50DC;
defparam \mm_interconnect_0|cmd_demux|src3_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|WideOr0~2_combout  = ( \nios2_gen2_0|cpu|W_alu_result [2] & ( (!\nios2_gen2_0|cpu|W_alu_result [3] & (\mm_interconnect_0|router|Equal2~1_combout  & (\mm_interconnect_0|router|Equal1~0_combout  & 
// \mm_interconnect_0|router|Equal2~0_combout ))) ) ) # ( !\nios2_gen2_0|cpu|W_alu_result [2] & ( (\mm_interconnect_0|router|Equal2~1_combout  & (\mm_interconnect_0|router|Equal1~0_combout  & \mm_interconnect_0|router|Equal2~0_combout )) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [3]),
	.datab(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datac(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|WideOr0~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 64'h0003000300020002;
defparam \mm_interconnect_0|cmd_demux|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|src3_valid~2 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src3_valid~2_combout  = ( \mm_interconnect_0|router|Equal1~2_combout  & ( (\mm_interconnect_0|cmd_demux|src3_valid~0_combout  & !\mm_interconnect_0|cmd_demux|WideOr0~2_combout ) ) )

	.dataa(!\mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src3_valid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src3_valid~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|src3_valid~2 .lut_mask = 64'h0000000050505050;
defparam \mm_interconnect_0|cmd_demux|src3_valid~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout  = ( \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|cmd_demux|src3_valid~2_combout  & ( (!\mm_interconnect_0|cmd_mux_003|saved_grant [0] & 
// ((!\mm_interconnect_0|cmd_mux_003|saved_grant [1] & (!\mm_interconnect_0|cmd_mux_003|packet_in_progress~q )) # (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout ))))) # 
// (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout )))) ) ) ) # ( !\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( 
// \mm_interconnect_0|cmd_demux|src3_valid~2_combout  & ( (!\mm_interconnect_0|cmd_mux_003|saved_grant [0] & (!\mm_interconnect_0|cmd_mux_003|packet_in_progress~q )) # (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & 
// ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout ))) ) ) ) # ( \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ( !\mm_interconnect_0|cmd_demux|src3_valid~2_combout  & ( (!\mm_interconnect_0|cmd_mux_003|saved_grant 
// [1] & (!\mm_interconnect_0|cmd_mux_003|packet_in_progress~q )) # (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datae(!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_demux|src3_valid~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .lut_mask = 64'h0000CC0F8D8D8D0F;
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N13
dffeas \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout  = !\mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N17
dffeas \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N42
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout  = ( \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0] & ( (\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1] & \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0] & ( (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|router|Equal1~2_combout ) # ((!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ) # 
// (\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1])))) ) )

	.dataa(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datac(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datad(!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .lut_mask = 64'h00FB00FB00330033;
defparam \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N44
dffeas \mm_interconnect_0|cmd_mux_003|saved_grant[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_003|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout  = ( \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( (!\nios2_gen2_0|cpu|i_read~q  & 
// !\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|i_read~q ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0 .lut_mask = 64'h00000000F000F000;
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N45
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_valid~0_combout  = ( \mm_interconnect_0|router_001|Equal1~0_combout  & ( (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & (!\nios2_gen2_0|cpu|F_pc [13] & 
// (\mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout  & !\nios2_gen2_0|cpu|F_pc [12]))) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(!\nios2_gen2_0|cpu|F_pc [13]),
	.datac(!\mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout ),
	.datad(!\nios2_gen2_0|cpu|F_pc [12]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_valid~0 .lut_mask = 64'h0000000004000400;
defparam \mm_interconnect_0|cmd_mux_003|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N51
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = ( \mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ((!\nios2_gen2_0|cpu|i_read~q ) # 
// ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & \mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q  & 
// (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & (\mm_interconnect_0|cmd_mux_003|saved_grant [0]))) ) ) # ( !\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( 
// (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout  & \mm_interconnect_0|cmd_mux_003|saved_grant [0]) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datab(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(!\nios2_gen2_0|cpu|i_read~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 64'h03030303AB03AB03;
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N35
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used 
// [0] & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used 
// [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N33
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// ((\mm_interconnect_0|cmd_mux_003|src_valid~0_combout ) # (\mm_interconnect_0|cmd_mux_003|src_valid~1_combout )))) # (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) ) ) # ( 
// !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_003|src_valid~1_combout ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h0F0F0F0F1F5F1F5F;
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N34
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & ( 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0] ) ) # ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'hFFFFFFFF55555555;
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0] ) ) ) # ( 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = ( \mm_interconnect_0|cmd_mux_003|src_valid~1_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  ) ) # ( 
// !\mm_interconnect_0|cmd_mux_003|src_valid~1_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  ) ) # ( \mm_interconnect_0|cmd_mux_003|src_valid~1_combout  & ( 
// !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  & ( (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q  & 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout )) ) ) ) # ( !\mm_interconnect_0|cmd_mux_003|src_valid~1_combout  & ( 
// !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  & ( (\mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q  & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_003|src_valid~1_combout ),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h04000C00FFFFFFFF;
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N55
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N20
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = ( \mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ) ) ) # ( !\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N29
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N23
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q  & ( (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q  & ( (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 64'h50505F5F50505F5F;
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N26
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_003|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & ( (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0] 
// ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_003|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_003|src0_valid~0 .lut_mask = 64'h5555555555005500;
defparam \mm_interconnect_0|rsp_demux_003|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|WideOr1~0_combout  = ( !\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ( (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 64'hF000F00000000000;
defparam \mm_interconnect_0|rsp_mux|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N57
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|WideOr1~combout  = (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & \mm_interconnect_0|rsp_mux|WideOr1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datad(!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h00F000F000F000F0;
defparam \mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N32
dffeas \nios2_gen2_0|cpu|d_read (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_read .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_read_nxt (
// Equation(s):
// \nios2_gen2_0|cpu|d_read_nxt~combout  = ( \nios2_gen2_0|cpu|R_ctrl_ld~q  & ( ((\mm_interconnect_0|rsp_mux|WideOr1~combout  & \nios2_gen2_0|cpu|d_read~q )) # (\nios2_gen2_0|cpu|E_new_inst~q ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_ld~q  & ( 
// (\mm_interconnect_0|rsp_mux|WideOr1~combout  & \nios2_gen2_0|cpu|d_read~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datac(!\nios2_gen2_0|cpu|E_new_inst~q ),
	.datad(!\nios2_gen2_0|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_read_nxt .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_read_nxt .lut_mask = 64'h003300330F3F0F3F;
defparam \nios2_gen2_0|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \nios2_gen2_0|cpu|d_read~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_read~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4_combout  = ( !\mm_interconnect_0|router|Equal3~1_combout  & ( (!\nios2_gen2_0|cpu|d_read~DUPLICATE_q  & (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & 
// (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & ((!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\mm_interconnect_0|router|Equal2~2_combout ))))) ) ) # ( \mm_interconnect_0|router|Equal3~1_combout  & ( 
// (!\nios2_gen2_0|cpu|d_read~DUPLICATE_q  & (!\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & (!\mm_interconnect_0|cmd_demux|sink_ready~1_combout  & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q )))) ) )

	.dataa(!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datae(!\mm_interconnect_0|router|Equal3~1_combout ),
	.dataf(!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datag(!\mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4 .extended_lut = "on";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4 .lut_mask = 64'h8800800008008000;
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_valid_from_R~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_valid_from_R~0_combout  = ( \nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( \nios2_gen2_0|cpu|d_write~DUPLICATE_q  ) ) # ( !\nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( \nios2_gen2_0|cpu|d_write~DUPLICATE_q  & ( 
// (((!\nios2_gen2_0|cpu|E_stall~1_combout ) # (\nios2_gen2_0|cpu|R_valid~q )) # (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4_combout )) # (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ) ) ) ) # 
// ( \nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( !\nios2_gen2_0|cpu|d_write~DUPLICATE_q  ) ) # ( !\nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( !\nios2_gen2_0|cpu|d_write~DUPLICATE_q  & ( (!\nios2_gen2_0|cpu|E_stall~1_combout ) # (\nios2_gen2_0|cpu|R_valid~q 
// ) ) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.datab(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4_combout ),
	.datac(!\nios2_gen2_0|cpu|E_stall~1_combout ),
	.datad(!\nios2_gen2_0|cpu|R_valid~q ),
	.datae(!\nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_valid_from_R~0 .lut_mask = 64'hF0FFFFFFF7FFFFFF;
defparam \nios2_gen2_0|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N8
dffeas \nios2_gen2_0|cpu|E_valid_from_R (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N44
dffeas \nios2_gen2_0|cpu|R_ctrl_jmp_direct (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1~1 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1~1_combout  = ( \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q  & ( \nios2_gen2_0|cpu|E_valid_from_R~q  ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1~1 .lut_mask = 64'h0000333300003333;
defparam \nios2_gen2_0|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src1[3]~17 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src1[3]~17_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( \nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|Add0~61_sumout  ) ) ) # ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( \nios2_gen2_0|cpu|R_src1~0_combout  & ( \nios2_gen2_0|cpu|Add0~61_sumout  ) ) ) # ( 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( (!\nios2_gen2_0|cpu|R_src1~1_combout ) # (\nios2_gen2_0|cpu|D_iw [7]) ) ) ) # ( 
// !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( !\nios2_gen2_0|cpu|R_src1~0_combout  & ( (\nios2_gen2_0|cpu|R_src1~1_combout  & \nios2_gen2_0|cpu|D_iw [7]) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_src1~1_combout ),
	.datab(!\nios2_gen2_0|cpu|Add0~61_sumout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [7]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.dataf(!\nios2_gen2_0|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src1[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src1[3]~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src1[3]~17 .lut_mask = 64'h0505AFAF33333333;
defparam \nios2_gen2_0|cpu|R_src1[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N58
dffeas \nios2_gen2_0|cpu|E_src1[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src1[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~8_combout  = ( \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( (\nios2_gen2_0|cpu|Add2~69_sumout  & !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ) ) ) # ( !\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ( 
// (\nios2_gen2_0|cpu|Add0~61_sumout  & !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|Add2~69_sumout ),
	.datac(!\nios2_gen2_0|cpu|Add0~61_sumout ),
	.datad(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~8 .lut_mask = 64'h0F000F0033003300;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \nios2_gen2_0|cpu|F_pc[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [39] = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc [1] & \mm_interconnect_0|cmd_mux_003|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result [3]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc [1] & \mm_interconnect_0|cmd_mux_003|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[39] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[39] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|cmd_mux_003|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N20
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N47
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout  = ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [5] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [3] & ( (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [7] & (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address 
// [4] & (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8] & !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [6]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [7]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [4]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [6]),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [5]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 64'h0800000000000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address 
// [2] & ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess~q  & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q  & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [1] & (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [1]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [2]),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 64'h0000000000040000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N58
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 .lut_mask = 64'h0000000003030303;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y4_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout 

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N4
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N59
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [20]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[20]~62 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[20]~62_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[20]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[20]~62 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[20]~62 .lut_mask = 64'h000F000F000F000F;
defparam \nios2_gen2_0|cpu|F_iw[20]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[20]~22 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[20]~22_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( ((!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # 
// (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # (\nios2_gen2_0|cpu|F_iw[20]~62_combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( ((!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) # 
// (\nios2_gen2_0|cpu|F_iw[20]~62_combout ) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( ((!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # 
// ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) # (\nios2_gen2_0|cpu|F_iw[20]~62_combout ) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # (\nios2_gen2_0|cpu|F_iw[20]~62_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|F_iw[20]~62_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[20]~22 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[20]~22 .lut_mask = 64'hFF55FF57FF75FF77;
defparam \nios2_gen2_0|cpu|F_iw[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N49
dffeas \nios2_gen2_0|cpu|D_iw[20] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[20]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_dst_regnum[3]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout  = (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & (\nios2_gen2_0|cpu|D_iw [20])) # (\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ((\nios2_gen2_0|cpu|D_iw [25])))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [20]),
	.datad(!\nios2_gen2_0|cpu|D_iw [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_dst_regnum[3]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_dst_regnum[3]~6 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \nios2_gen2_0|cpu|D_dst_regnum[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_dst_regnum[3]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout  = ( \nios2_gen2_0|cpu|Equal0~7_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~7_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout  ) ) # ( 
// \nios2_gen2_0|cpu|Equal0~7_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~7_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # 
// ((\nios2_gen2_0|cpu|Equal0~0_combout  & ((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datae(!\nios2_gen2_0|cpu|Equal0~7_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_dst_regnum[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_dst_regnum[3]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_dst_regnum[3]~7 .lut_mask = 64'hFF15FFFFFFFFFFFF;
defparam \nios2_gen2_0|cpu|D_dst_regnum[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N44
dffeas \nios2_gen2_0|cpu|R_dst_regnum[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_st_data[24]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|E_st_data[24]~1_combout  = ( \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))) # (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )) # 
// (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]))) ) ) # ( !\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] & ( 
// (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & (((\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])))) # (\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout  & 
// (\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ((!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout )))) ) )

	.dataa(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_st_data[24]~1 .lut_mask = 64'h35303530353F353F;
defparam \nios2_gen2_0|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \nios2_gen2_0|cpu|d_writedata[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y7_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~7_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~7 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~7_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[24]~36 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[24]~36_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [24]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[24]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[24]~36 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[24]~36 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|F_iw[24]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[24]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[24]~7_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( \nios2_gen2_0|cpu|F_iw[24]~36_combout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( \nios2_gen2_0|cpu|F_iw[24]~36_combout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// !\nios2_gen2_0|cpu|F_iw[24]~36_combout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout  & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\nios2_gen2_0|cpu|F_iw[24]~36_combout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\nios2_gen2_0|cpu|F_iw[24]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[24]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[24]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[24]~7 .lut_mask = 64'h000A0202AAAAAAAA;
defparam \nios2_gen2_0|cpu|F_iw[24]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \nios2_gen2_0|cpu|D_iw[24] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[24]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_dst_regnum[2]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout  = ( \nios2_gen2_0|cpu|D_iw [19] & ( (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ) # (\nios2_gen2_0|cpu|D_iw [24]) ) ) # ( !\nios2_gen2_0|cpu|D_iw [19] & ( (\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & 
// \nios2_gen2_0|cpu|D_iw [24]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_dst_regnum[2]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_dst_regnum[2]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios2_gen2_0|cpu|D_dst_regnum[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_dst_regnum[2]~5 (
// Equation(s):
// \nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout  = ( \nios2_gen2_0|cpu|Equal0~7_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~7_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout  ) ) # ( 
// \nios2_gen2_0|cpu|Equal0~7_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~7_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # 
// ((\nios2_gen2_0|cpu|Equal0~0_combout  & ((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datae(!\nios2_gen2_0|cpu|Equal0~7_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_dst_regnum[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_dst_regnum[2]~5 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_dst_regnum[2]~5 .lut_mask = 64'hFF15FFFFFFFFFFFF;
defparam \nios2_gen2_0|cpu|D_dst_regnum[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N56
dffeas \nios2_gen2_0|cpu|R_dst_regnum[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N16
dffeas \nios2_gen2_0|cpu|d_writedata[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~26_combout  = ( \nios2_gen2_0|cpu|d_writedata [8] & ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|d_writedata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~26 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~26 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y4_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~26_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[8]~41 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[8]~41_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [8]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[8]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[8]~41 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[8]~41 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|F_iw[8]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[8]~26 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[8]~26_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\nios2_gen2_0|cpu|intr_req~combout  & 
// ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ) # (\nios2_gen2_0|cpu|F_iw[8]~41_combout ))) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a 
// [0] & ( (!\nios2_gen2_0|cpu|intr_req~combout  & \nios2_gen2_0|cpu|F_iw[8]~41_combout ) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// (!\nios2_gen2_0|cpu|intr_req~combout  & (((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout  & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # (\nios2_gen2_0|cpu|F_iw[8]~41_combout ))) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( (!\nios2_gen2_0|cpu|intr_req~combout  & 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout  & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # (\nios2_gen2_0|cpu|F_iw[8]~41_combout ))) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.datab(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datac(!\nios2_gen2_0|cpu|F_iw[8]~41_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[8]~26 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[8]~26 .lut_mask = 64'h0C4C0C4C0C0C0CCC;
defparam \nios2_gen2_0|cpu|F_iw[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N37
dffeas \nios2_gen2_0|cpu|D_iw[8] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_lo[2]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_lo[2]~2_combout  = ( \nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) ) ) # ( !\nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// \nios2_gen2_0|cpu|D_iw [8])) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\nios2_gen2_0|cpu|D_iw [8]),
	.datad(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_lo[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_lo[2]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_lo[2]~2 .lut_mask = 64'h0808080800880088;
defparam \nios2_gen2_0|cpu|R_src2_lo[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \nios2_gen2_0|cpu|E_src2[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_lo[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~7 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~7_combout  = ( \nios2_gen2_0|cpu|Add0~57_sumout  & ( (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ) # (\nios2_gen2_0|cpu|Add2~65_sumout ))) ) ) # ( 
// !\nios2_gen2_0|cpu|Add0~57_sumout  & ( (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & (\nios2_gen2_0|cpu|Add2~65_sumout  & !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout )) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Add2~65_sumout ),
	.datad(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~7 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~7 .lut_mask = 64'h05000500AF00AF00;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N40
dffeas \nios2_gen2_0|cpu|F_pc[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [38] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios2_gen2_0|cpu|F_pc [0])) # (\nios2_gen2_0|cpu|W_alu_result [2]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \nios2_gen2_0|cpu|F_pc [0]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datad(!\nios2_gen2_0|cpu|F_pc [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[38] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[38] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y1_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~4_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[3]~53 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[3]~53_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [3] & ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[3]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[3]~53 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[3]~53 .lut_mask = 64'h0000000033333333;
defparam \nios2_gen2_0|cpu|F_iw[3]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[3]~4 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[3]~4_combout  = ( \nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout  & 
// \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # (\nios2_gen2_0|cpu|F_iw[3]~53_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] ) ) # ( 
// \nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout  & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # 
// (\nios2_gen2_0|cpu|F_iw[3]~53_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datac(!\nios2_gen2_0|cpu|F_iw[3]~53_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datae(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[3]~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[3]~4 .lut_mask = 64'hFFFF0F3FFFFF0F5F;
defparam \nios2_gen2_0|cpu|F_iw[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \nios2_gen2_0|cpu|D_iw[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_exception~4 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_exception~4_combout  = ( !\nios2_gen2_0|cpu|D_iw [4] & ( \nios2_gen2_0|cpu|D_iw [5] & ( (!\nios2_gen2_0|cpu|D_iw [2] & ((!\nios2_gen2_0|cpu|D_iw [0] & (\nios2_gen2_0|cpu|D_iw [1] & !\nios2_gen2_0|cpu|D_iw [3])) # 
// (\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [1])))) ) ) ) # ( \nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_iw [5] & ( (\nios2_gen2_0|cpu|D_iw [0] & (\nios2_gen2_0|cpu|D_iw [2] & \nios2_gen2_0|cpu|D_iw [3])) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw [1]),
	.datac(!\nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_exception~4 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_exception~4 .lut_mask = 64'h0000000560400000;
defparam \nios2_gen2_0|cpu|D_ctrl_exception~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_exception~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_exception~0_combout  = ( !\nios2_gen2_0|cpu|D_ctrl_exception~5_combout  & ( !\nios2_gen2_0|cpu|Equal0~9_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_exception~4_combout  & (!\nios2_gen2_0|cpu|Equal0~10_combout  & 
// (!\nios2_gen2_0|cpu|D_ctrl_exception~6_combout  & !\nios2_gen2_0|cpu|Equal0~8_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_exception~4_combout ),
	.datab(!\nios2_gen2_0|cpu|Equal0~10_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_exception~6_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal0~8_combout ),
	.datae(!\nios2_gen2_0|cpu|D_ctrl_exception~5_combout ),
	.dataf(!\nios2_gen2_0|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_exception~0 .lut_mask = 64'h8000000000000000;
defparam \nios2_gen2_0|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  = ( \nios2_gen2_0|cpu|D_iw [23] & ( (\nios2_gen2_0|cpu|D_iw [18]) # (\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [23] & ( (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & 
// \nios2_gen2_0|cpu|D_iw [18]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios2_gen2_0|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout  = ( \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  & ( ((\nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & !\nios2_gen2_0|cpu|Equal0~0_combout )) # 
// (\nios2_gen2_0|cpu|Equal0~7_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  & ( ((\nios2_gen2_0|cpu|D_ctrl_exception~0_combout  & 
// ((!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (!\nios2_gen2_0|cpu|Equal0~0_combout )))) # (\nios2_gen2_0|cpu|Equal0~7_combout ) ) ) ) # ( \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( 
// !\nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  & ( \nios2_gen2_0|cpu|Equal0~7_combout  ) ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout  & ( \nios2_gen2_0|cpu|Equal0~7_combout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datac(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal0~7_combout ),
	.datae(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h00FF00FF32FF30FF;
defparam \nios2_gen2_0|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N50
dffeas \nios2_gen2_0|cpu|R_dst_regnum[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[11]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[11]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_gen2_0|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N34
dffeas \nios2_gen2_0|cpu|d_writedata[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~11_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|d_writedata [11])

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_writedata [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~11 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~11 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y7_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~11_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[11]~55 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[11]~55_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[11]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[11]~55 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[11]~55 .lut_mask = 64'h000F000F000F000F;
defparam \nios2_gen2_0|cpu|F_iw[11]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[11]~11 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[11]~11_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( \nios2_gen2_0|cpu|F_iw[11]~55_combout  ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( 
// \nios2_gen2_0|cpu|F_iw[11]~55_combout  ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( !\nios2_gen2_0|cpu|F_iw[11]~55_combout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # 
// ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout )))) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout  & ( !\nios2_gen2_0|cpu|F_iw[11]~55_combout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout  & \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\nios2_gen2_0|cpu|F_iw[11]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[11]~11 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[11]~11 .lut_mask = 64'hCCCDDDCDFFFFFFFF;
defparam \nios2_gen2_0|cpu|F_iw[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N37
dffeas \nios2_gen2_0|cpu|D_iw[11] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ( \nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [12] & (!\nios2_gen2_0|cpu|D_iw [16] & ((!\nios2_gen2_0|cpu|D_iw [13]) # (!\nios2_gen2_0|cpu|D_iw 
// [14])))) # (\nios2_gen2_0|cpu|D_iw [12] & (((\nios2_gen2_0|cpu|D_iw [16] & !\nios2_gen2_0|cpu|D_iw [14])) # (\nios2_gen2_0|cpu|D_iw [13]))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [16] & 
// (\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [12]))) # (\nios2_gen2_0|cpu|D_iw [16] & ((!\nios2_gen2_0|cpu|D_iw [14] & (!\nios2_gen2_0|cpu|D_iw [13])) # (\nios2_gen2_0|cpu|D_iw [14] & ((\nios2_gen2_0|cpu|D_iw [12]))))) ) ) ) # ( 
// \nios2_gen2_0|cpu|D_iw [15] & ( !\nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & !\nios2_gen2_0|cpu|D_iw [14]))) # (\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [14] 
// $ (((!\nios2_gen2_0|cpu|D_iw [12]) # (\nios2_gen2_0|cpu|D_iw [13]))))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [15] & ( !\nios2_gen2_0|cpu|D_iw [11] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] $ (((\nios2_gen2_0|cpu|D_iw [14]) # 
// (\nios2_gen2_0|cpu|D_iw [16]))))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [13]),
	.datac(!\nios2_gen2_0|cpu|D_iw [12]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [15]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h840C24514607A783;
defparam \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_dst_regnum[0]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|D_dst_regnum[0]~2_combout  = (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & (\nios2_gen2_0|cpu|D_iw [17])) # (\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout  & ((\nios2_gen2_0|cpu|D_iw [22])))

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [17]),
	.datad(!\nios2_gen2_0|cpu|D_iw [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_dst_regnum[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_dst_regnum[0]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_dst_regnum[0]~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \nios2_gen2_0|cpu|D_dst_regnum[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_dst_regnum[0]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|D_dst_regnum[0]~3_combout  = ( \nios2_gen2_0|cpu|Equal0~7_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[0]~2_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~7_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[0]~2_combout  ) ) # ( 
// \nios2_gen2_0|cpu|Equal0~7_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[0]~2_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~7_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[0]~2_combout  & ( (!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # 
// ((\nios2_gen2_0|cpu|Equal0~0_combout  & ((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\nios2_gen2_0|cpu|Equal0~7_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_dst_regnum[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_dst_regnum[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_dst_regnum[0]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_dst_regnum[0]~3 .lut_mask = 64'hF1F5FFFFFFFFFFFF;
defparam \nios2_gen2_0|cpu|D_dst_regnum[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N47
dffeas \nios2_gen2_0|cpu|R_dst_regnum[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_dst_regnum[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N50
dffeas \nios2_gen2_0|cpu|d_writedata[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~10_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \nios2_gen2_0|cpu|d_writedata [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|d_writedata [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~10 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y10_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~10_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[5]~54 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[5]~54_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [5] & ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[5]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[5]~54 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[5]~54 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_gen2_0|cpu|F_iw[5]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[5]~10 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[5]~10_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( \nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ))) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ))) # 
// (\nios2_gen2_0|cpu|F_iw[5]~54_combout ) ) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( \nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( \nios2_gen2_0|cpu|F_iw[5]~54_combout  ) ) ) # ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  
// & ( !\nios2_gen2_0|cpu|D_iw[20]~0_combout  ) ) # ( !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( !\nios2_gen2_0|cpu|D_iw[20]~0_combout  ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datad(!\nios2_gen2_0|cpu|F_iw[5]~54_combout ),
	.datae(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[5]~10 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[5]~10 .lut_mask = 64'hFFFFFFFF00FF1BFF;
defparam \nios2_gen2_0|cpu|F_iw[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N25
dffeas \nios2_gen2_0|cpu|D_iw[5] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout  = ( \nios2_gen2_0|cpu|D_iw [4] & ( !\nios2_gen2_0|cpu|D_iw [0] & ( (!\nios2_gen2_0|cpu|D_iw [1] & (\nios2_gen2_0|cpu|D_iw [5] & \nios2_gen2_0|cpu|D_iw [2])) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [4] & ( 
// !\nios2_gen2_0|cpu|D_iw [0] & ( (!\nios2_gen2_0|cpu|D_iw [1] & (\nios2_gen2_0|cpu|D_iw [5] & (\nios2_gen2_0|cpu|D_iw [2] & \nios2_gen2_0|cpu|D_iw [3]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\nios2_gen2_0|cpu|D_iw [5]),
	.datac(!\nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\nios2_gen2_0|cpu|D_iw [4]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h0002020200000000;
defparam \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N2
dffeas \nios2_gen2_0|cpu|R_ctrl_hi_imm16 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|R_src2_lo[4]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|R_src2_lo[4]~1_combout  = ( \nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) ) ) # ( !\nios2_gen2_0|cpu|R_src2_lo~0_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q  & (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q  & 
// \nios2_gen2_0|cpu|D_iw [10])) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q ),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\nios2_gen2_0|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_src2_lo~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|R_src2_lo[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_src2_lo[4]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|R_src2_lo[4]~1 .lut_mask = 64'h0088008808080808;
defparam \nios2_gen2_0|cpu|R_src2_lo[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N22
dffeas \nios2_gen2_0|cpu|E_src2[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|R_src2_lo[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[4]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[4]~12_combout  = ( \nios2_gen2_0|cpu|E_logic_result[4]~11_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|Add2~53_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [4])))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[4]~11_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|Add2~53_sumout ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [4])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios2_gen2_0|cpu|Add2~53_sumout ),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [4]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[4]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[4]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[4]~12 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \nios2_gen2_0|cpu|E_alu_result[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N55
dffeas \nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [40] = ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( ((\nios2_gen2_0|cpu|F_pc [2] & \mm_interconnect_0|cmd_mux_003|saved_grant [1])) # (\nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( (\nios2_gen2_0|cpu|F_pc [2] & \mm_interconnect_0|cmd_mux_003|saved_grant [1]) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|F_pc [2]),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[40] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[40] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_mux_003|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N32
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout  = (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [2] & 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [1] & \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout ))

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [2]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [1]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 64'h00A000A000A000A0;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess~q  & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout  & (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q  & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0])) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|debugaccess~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 64'h0000000003000300;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [0] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q  & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25]) # 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25]) # 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [0] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q  & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25]) # 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [25]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 64'h00FC00FC54FC54FC;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N43
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N5
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N22
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|ir_out [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h3533353335553555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h000000000C000C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0C0C0C0C1D1D0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N16
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N26
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read1 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N35
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read2 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N13
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read2~q ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read_req~q ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .lut_mask = 64'hF0F0F0E0F0F0F0D0;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N32
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0 (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N39
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N40
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~0 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .lut_mask = 64'h00C00CCC00C008C8;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~8 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .lut_mask = 64'h000000000404C4C4;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N14
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N51
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~7 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .lut_mask = 64'h000200020A020A02;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N52
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~6 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rdata [0]),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .lut_mask = 64'h30303A30303A3A3A;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N35
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~5 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .lut_mask = 64'h330033A0330A33AA;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~1 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rvalid~q ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datae(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .lut_mask = 64'h7733470377FF47CF;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N26
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~feeder .extended_lut = "off";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo .is_wysiwyg = "true";
defparam \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h11000F00110F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|tdo~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0305030500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hCCCCCCCCCFCFCFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0 .lut_mask = 64'h0357035703570357;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 .lut_mask = 64'hB7B7B7B7B7B7B7B7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'hBB33BB3377FF77FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .lut_mask = 64'hAAAA000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h7B7B7B7B7B7B7B7B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'h33BB33BBFF77FF77;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .lut_mask = 64'h0000000000000101;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000000010001000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h95A095A091009100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'hF600F6008A008A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hA5A0000AFF0A00A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h01230123CDEFCDEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'hC3FBC3FBA000A000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h20A0A0A000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hCCCC00C0CCC800C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h03FC03FC00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1 .lut_mask = 64'h003300330A3B0A3B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h0000A2AA0002AAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'hFF000000F7000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h33CC33CC00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h0A0A020A0A280A28;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'hCC0000330000FF33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hAF05AF0505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h00C000C000800080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 64'h00000C0C8C000C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h003300335F7F5F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 64'h733373F3333333F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h003080B000300030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h220F220F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0000000008000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hFF13FF13FF33FF33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N50
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~1_combout ),
	.sload(vcc),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [19] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [17])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [17])))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [19] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [17])) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [17]))))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|MonDReg [17]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break|break_readreg [17]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~28 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~28 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout  = 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck|sr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N56
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [19] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [19] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q  & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [18]) # 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [18]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 64'h00EE00EE33FF33FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N5
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [21] & ( 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q ) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [21] & ( 
// ((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ) ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [21] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0])) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [20])))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q  & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [21] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [20]),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 64'h0500F5CC05FFF5FF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N50
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout  = ( \nios2_gen2_0|cpu|hbreak_req~0_combout  & ( (!\nios2_gen2_0|cpu|hbreak_enabled~q ) # (!\nios2_gen2_0|cpu|hbreak_pending~q ) ) ) # ( !\nios2_gen2_0|cpu|hbreak_req~0_combout  & ( 
// (!\nios2_gen2_0|cpu|hbreak_enabled~q  & \nios2_gen2_0|cpu|hbreak_pending~q ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|hbreak_enabled~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|hbreak_pending~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|hbreak_pending_nxt~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|hbreak_pending_nxt~0 .lut_mask = 64'h00CC00CCFFCCFFCC;
defparam \nios2_gen2_0|cpu|hbreak_pending_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N47
dffeas \nios2_gen2_0|cpu|hbreak_pending (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ( 
// ((!\nios2_gen2_0|cpu|F_valid~0_combout  & \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q )) # (\nios2_gen2_0|cpu|hbreak_enabled~q ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|hbreak_enabled~q ),
	.datac(!\nios2_gen2_0|cpu|F_valid~0_combout ),
	.datad(!\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 64'h0000000033F333F3;
defparam \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N32
dffeas \nios2_gen2_0|cpu|wait_for_one_post_bret_inst (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|hbreak_req~0 (
// Equation(s):
// \nios2_gen2_0|cpu|hbreak_req~0_combout  = ( \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q  & ( (!\nios2_gen2_0|cpu|hbreak_enabled~q  & (\nios2_gen2_0|cpu|W_valid~q  & ((\nios2_gen2_0|cpu|hbreak_pending~q ) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q )))) ) ) # ( !\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q  & ( (!\nios2_gen2_0|cpu|hbreak_enabled~q  & 
// ((\nios2_gen2_0|cpu|hbreak_pending~q ) # (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q ))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q ),
	.datab(!\nios2_gen2_0|cpu|hbreak_enabled~q ),
	.datac(!\nios2_gen2_0|cpu|W_valid~q ),
	.datad(!\nios2_gen2_0|cpu|hbreak_pending~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|hbreak_req~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|hbreak_req~0 .lut_mask = 64'h44CC44CC040C040C;
defparam \nios2_gen2_0|cpu|hbreak_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_iw[20]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_iw[20]~0_combout  = ( !\nios2_gen2_0|cpu|intr_req~combout  & ( !\nios2_gen2_0|cpu|hbreak_req~0_combout  ) )

	.dataa(!\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[20]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_iw[20]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \nios2_gen2_0|cpu|D_iw[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y4_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[15]~58 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[15]~58_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[15]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[15]~58 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[15]~58 .lut_mask = 64'h000F000F000F000F;
defparam \nios2_gen2_0|cpu|F_iw[15]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[15]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[15]~15_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # 
// ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ) # (\nios2_gen2_0|cpu|F_iw[15]~58_combout )) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # (((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # 
// (\nios2_gen2_0|cpu|F_iw[15]~58_combout )) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # 
// (((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # (\nios2_gen2_0|cpu|F_iw[15]~58_combout )) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # (\nios2_gen2_0|cpu|F_iw[15]~58_combout ) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.datac(!\nios2_gen2_0|cpu|F_iw[15]~58_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[15]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[15]~15 .lut_mask = 64'hCFCFCFEFCFDFCFFF;
defparam \nios2_gen2_0|cpu|F_iw[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N55
dffeas \nios2_gen2_0|cpu|D_iw[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  = ( \nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & (\nios2_gen2_0|cpu|D_iw [15] & \nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & (!\nios2_gen2_0|cpu|D_iw [15] $ (!\nios2_gen2_0|cpu|D_iw [14])))) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [11] & ( 
// !\nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (!\nios2_gen2_0|cpu|D_iw [12] & (!\nios2_gen2_0|cpu|D_iw [15] $ (!\nios2_gen2_0|cpu|D_iw [14])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h0880000008800008;
defparam \nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  = ( \nios2_gen2_0|cpu|D_iw [4] & ( (!\nios2_gen2_0|cpu|D_iw [3] & (!\nios2_gen2_0|cpu|D_iw [0] & (!\nios2_gen2_0|cpu|D_iw [2] $ (\nios2_gen2_0|cpu|D_iw [1])))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [2]),
	.datab(!\nios2_gen2_0|cpu|D_iw [3]),
	.datac(!\nios2_gen2_0|cpu|D_iw [0]),
	.datad(!\nios2_gen2_0|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h0000000080408040;
defparam \nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_sub~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_sub~0_combout  = ( \nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & ( \nios2_gen2_0|cpu|R_valid~q  ) ) # ( !\nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout  & ( (\nios2_gen2_0|cpu|R_valid~q  & 
// (((\nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout  & \nios2_gen2_0|cpu|Equal0~0_combout )) # (\nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_alu_subtract~1_combout ),
	.datab(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\nios2_gen2_0|cpu|R_valid~q ),
	.datad(!\nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_alu_subtract~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_sub~0 .lut_mask = 64'h010F010F0F0F0F0F;
defparam \nios2_gen2_0|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N38
dffeas \nios2_gen2_0|cpu|E_alu_sub (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~1_combout  = ( \nios2_gen2_0|cpu|Add0~25_sumout  & ( (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ) # (\nios2_gen2_0|cpu|Add2~33_sumout ))) ) ) # ( 
// !\nios2_gen2_0|cpu|Add0~25_sumout  & ( (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & (\nios2_gen2_0|cpu|Add2~33_sumout  & !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout )) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\nios2_gen2_0|cpu|Add2~33_sumout ),
	.datad(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~1 .lut_mask = 64'h03000300CF00CF00;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N16
dffeas \nios2_gen2_0|cpu|F_pc[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux_001|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  = ( \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout  & ( (!\mm_interconnect_0|router_001|Equal1~0_combout ) # ((\nios2_gen2_0|cpu|F_pc [12]) # (\nios2_gen2_0|cpu|F_pc 
// [13])) ) )

	.dataa(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc [13]),
	.datad(!\nios2_gen2_0|cpu|F_pc [12]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .lut_mask = 64'h00000000AFFFAFFF;
defparam \mm_interconnect_0|cmd_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout  = !\mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|update_grant~0_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) ) 
// ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|cmd_mux_004|saved_grant [1])) ) 
// )

	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|update_grant~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|update_grant~0 .lut_mask = 64'h0404040444444444;
defparam \mm_interconnect_0|cmd_mux_004|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|update_grant~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|update_grant~1_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \mm_interconnect_0|cmd_demux|src3_valid~1_combout  & ( (!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & 
// ((!\mm_interconnect_0|router|Equal1~2_combout  & ((\mm_interconnect_0|cmd_mux_004|update_grant~0_combout ))) # (\mm_interconnect_0|router|Equal1~2_combout  & (!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q )))) # 
// (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & (((\mm_interconnect_0|cmd_mux_004|update_grant~0_combout )))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( \mm_interconnect_0|cmd_demux|src3_valid~1_combout  & ( 
// (!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & (!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q )) # (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & ((\mm_interconnect_0|cmd_mux_004|update_grant~0_combout ))) ) ) ) # ( 
// \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\mm_interconnect_0|cmd_demux|src3_valid~1_combout  & ( (!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & (!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q )) # 
// (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & ((\mm_interconnect_0|cmd_mux_004|update_grant~0_combout ))) ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( !\mm_interconnect_0|cmd_demux|src3_valid~1_combout  & ( 
// (!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & (!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q )) # (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & ((\mm_interconnect_0|cmd_mux_004|update_grant~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q ),
	.datac(!\mm_interconnect_0|cmd_mux_004|update_grant~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.dataf(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|update_grant~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|update_grant~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|update_grant~1 .lut_mask = 64'h8D8D8D8D8D8D0F8D;
defparam \mm_interconnect_0|cmd_mux_004|update_grant~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout  = ( !\mm_interconnect_0|cmd_mux_004|update_grant~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|update_grant~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|packet_in_progress~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|cmd_mux_004|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \mm_interconnect_0|cmd_mux_004|packet_in_progress (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_004|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_004|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|src4_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src4_valid~0_combout  = ( !\mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( (\mm_interconnect_0|cmd_demux|src3_valid~0_combout  & !\mm_interconnect_0|router|Equal1~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src4_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src4_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|src4_valid~0 .lut_mask = 64'h0F000F0000000000;
defparam \mm_interconnect_0|cmd_demux|src4_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( 
// ((\mm_interconnect_0|cmd_demux|src4_valid~0_combout  & ((!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q ) # (\mm_interconnect_0|cmd_mux_004|saved_grant [0])))) # (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ) ) ) ) # ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (!\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & 
// (\mm_interconnect_0|cmd_demux|src4_valid~0_combout  & !\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ))) ) ) ) # ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( !\mm_interconnect_0|cmd_mux_004|saved_grant 
// [1] & ( (!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & (((\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ) # (\mm_interconnect_0|cmd_demux|src4_valid~0_combout )))) # (\mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (\mm_interconnect_0|cmd_demux|src4_valid~0_combout ))) ) ) ) # ( !\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( 
// (!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q  & ((!\mm_interconnect_0|cmd_demux|src4_valid~0_combout  & ((\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ))) # (\mm_interconnect_0|cmd_demux|src4_valid~0_combout  & 
// (!\mm_interconnect_0|cmd_mux_004|saved_grant [0])))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_mux_004|packet_in_progress~q ),
	.datac(!\mm_interconnect_0|cmd_demux|src4_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datae(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 .lut_mask = 64'h08C80DCD08000DFF;
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N13
dffeas \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout  = ( \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1] & ( \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  ) ) # ( !\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1] & ( 
// (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & (!\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0] & ((!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ) # (\mm_interconnect_0|router|Equal1~2_combout )))) ) )

	.dataa(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datab(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0]),
	.datad(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 .lut_mask = 64'h2030203033333333;
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N41
dffeas \mm_interconnect_0|cmd_mux_004|saved_grant[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_004|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_mux_004|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_004|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N57
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_valid~0_combout  = ( \nios2_gen2_0|cpu|F_pc [12] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout ) ) ) # ( !\nios2_gen2_0|cpu|F_pc [12] & 
// ( (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & (\mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout  & ((!\mm_interconnect_0|router_001|Equal1~0_combout ) # (\nios2_gen2_0|cpu|F_pc [13])))) ) )

	.dataa(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(!\nios2_gen2_0|cpu|F_pc [13]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|F_pc [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_valid~0 .lut_mask = 64'h000B000B000F000F;
defparam \mm_interconnect_0|cmd_mux_004|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N30
cyclonev_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0] = ( !\mm_interconnect_0|cmd_mux_004|src_data [51] & ( \onchip_memory2_0|wren~0_combout  & ( ((!\mm_interconnect_0|router|Equal1~2_combout  & (\mm_interconnect_0|cmd_mux_004|saved_grant 
// [0] & \mm_interconnect_0|cmd_demux|src3_valid~1_combout ))) # (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datae(!\mm_interconnect_0|cmd_mux_004|src_data [51]),
	.dataf(!\onchip_memory2_0|wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0] .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0] .lut_mask = 64'h00000000333B0000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X44_Y5_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~0_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[4]~51 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[4]~51_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4] & ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[4]~51 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[4]~51 .lut_mask = 64'h0000000033333333;
defparam \nios2_gen2_0|cpu|F_iw[4]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[4]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[4]~0_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( ((!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # 
// ((\nios2_gen2_0|cpu|F_iw[4]~51_combout ) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ) ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # (\nios2_gen2_0|cpu|F_iw[4]~51_combout ) ) ) ) # ( 
// \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout  & !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0])) # (\nios2_gen2_0|cpu|F_iw[4]~51_combout )) ) ) ) # ( 
// !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # (\nios2_gen2_0|cpu|F_iw[4]~51_combout ) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datab(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\nios2_gen2_0|cpu|F_iw[4]~51_combout ),
	.datae(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[4]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[4]~0 .lut_mask = 64'hCCFFDCFFCCFFDFFF;
defparam \nios2_gen2_0|cpu|F_iw[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \nios2_gen2_0|cpu|D_iw[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[4]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_st~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_st~0_combout  = ( \nios2_gen2_0|cpu|D_iw [3] & ( (!\nios2_gen2_0|cpu|D_iw [4] & (!\nios2_gen2_0|cpu|D_iw [1] & \nios2_gen2_0|cpu|D_iw [0])) ) ) # ( !\nios2_gen2_0|cpu|D_iw [3] & ( (!\nios2_gen2_0|cpu|D_iw [1] & 
// \nios2_gen2_0|cpu|D_iw [0]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\nios2_gen2_0|cpu|D_iw [1]),
	.datad(!\nios2_gen2_0|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_st~0 .lut_mask = 64'h00F000F000C000C0;
defparam \nios2_gen2_0|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N49
dffeas \nios2_gen2_0|cpu|R_ctrl_st (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\nios2_gen2_0|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_write_nxt~0 (
// Equation(s):
// \nios2_gen2_0|cpu|d_write_nxt~0_combout  = ( \nios2_gen2_0|cpu|R_ctrl_st~q  & ( \nios2_gen2_0|cpu|E_new_inst~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_new_inst~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_st~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_write_nxt~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_write_nxt~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_gen2_0|cpu|d_write_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_st_stall (
// Equation(s):
// \nios2_gen2_0|cpu|E_st_stall~combout  = ( \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4_combout  & ( (\nios2_gen2_0|cpu|d_write~q ) # (\nios2_gen2_0|cpu|d_write_nxt~0_combout ) ) ) # ( 
// !\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4_combout  & ( ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  & \nios2_gen2_0|cpu|d_write~q )) # (\nios2_gen2_0|cpu|d_write_nxt~0_combout ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.datad(!\nios2_gen2_0|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_st_stall .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_st_stall .lut_mask = 64'h333F333F33FF33FF;
defparam \nios2_gen2_0|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \nios2_gen2_0|cpu|d_write~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_write~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N21
cyclonev_lcell_comb \onchip_memory2_0|wren~0 (
// Equation(s):
// \onchip_memory2_0|wren~0_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & (\nios2_gen2_0|cpu|d_write~DUPLICATE_q  & 
// !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datab(!\nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \onchip_memory2_0|wren~0 .extended_lut = "off";
defparam \onchip_memory2_0|wren~0 .lut_mask = 64'h0000000020202020;
defparam \onchip_memory2_0|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N3
cyclonev_lcell_comb \onchip_memory2_0|wren~1 (
// Equation(s):
// \onchip_memory2_0|wren~1_combout  = ( \mm_interconnect_0|cmd_demux|src3_valid~1_combout  & ( (!\onchip_memory2_0|wren~0_combout ) # ((!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout  & ((!\mm_interconnect_0|cmd_mux_004|saved_grant [0]) # 
// (\mm_interconnect_0|router|Equal1~2_combout )))) ) ) # ( !\mm_interconnect_0|cmd_demux|src3_valid~1_combout  & ( (!\onchip_memory2_0|wren~0_combout ) # (!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\onchip_memory2_0|wren~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|wren~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \onchip_memory2_0|wren~1 .extended_lut = "off";
defparam \onchip_memory2_0|wren~1 .lut_mask = 64'hFCFCFCFCECFCECFC;
defparam \onchip_memory2_0|wren~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X20_Y13_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~12_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[12]~39 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[12]~39_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [12])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[12]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[12]~39 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[12]~39 .lut_mask = 64'h0033003300330033;
defparam \nios2_gen2_0|cpu|F_iw[12]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[12]~12 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[12]~12_combout  = ( \nios2_gen2_0|cpu|F_iw[12]~39_combout  & ( !\nios2_gen2_0|cpu|intr_req~combout  ) ) # ( !\nios2_gen2_0|cpu|F_iw[12]~39_combout  & ( !\nios2_gen2_0|cpu|intr_req~combout  & ( 
// (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ))) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout )))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.datae(!\nios2_gen2_0|cpu|F_iw[12]~39_combout ),
	.dataf(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[12]~12 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[12]~12 .lut_mask = 64'h0145FFFF00000000;
defparam \nios2_gen2_0|cpu|F_iw[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N49
dffeas \nios2_gen2_0|cpu|D_iw[12] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout  = ( \nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [12] ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [15] & ( \nios2_gen2_0|cpu|D_iw [12] ) ) 
// ) # ( \nios2_gen2_0|cpu|D_iw [11] & ( !\nios2_gen2_0|cpu|D_iw [15] & ( (!\nios2_gen2_0|cpu|D_iw [16] & \nios2_gen2_0|cpu|D_iw [12]) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|D_iw [12]),
	.datae(!\nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h000000AA00FF00FF;
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout  = ( \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout  & ( !\nios2_gen2_0|cpu|D_iw [13] & ( (\nios2_gen2_0|cpu|D_iw [14] & \nios2_gen2_0|cpu|Equal0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|D_iw [14]),
	.datac(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h0000030300000000;
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N28
dffeas \nios2_gen2_0|cpu|R_ctrl_shift_rot_right (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y10_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~14_combout  = (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & ((\nios2_gen2_0|cpu|E_shift_rot_result [1]))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q  & (\nios2_gen2_0|cpu|E_shift_rot_result [3]))

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_result [3]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~14 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~14_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y8_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[2]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[2]~14_combout  = ( \nios2_gen2_0|cpu|E_src1 [2] & ( \nios2_gen2_0|cpu|E_src2 [2] & ( !\nios2_gen2_0|cpu|R_logic_op [0] $ (!\nios2_gen2_0|cpu|R_logic_op [1]) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [2] & ( 
// \nios2_gen2_0|cpu|E_src2 [2] & ( \nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( \nios2_gen2_0|cpu|E_src1 [2] & ( !\nios2_gen2_0|cpu|E_src2 [2] & ( \nios2_gen2_0|cpu|R_logic_op [1] ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [2] & ( !\nios2_gen2_0|cpu|E_src2 [2] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|R_logic_op [1]) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_src1 [2]),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[2]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[2]~14 .lut_mask = 64'hA0A00F0F0F0F5A5A;
defparam \nios2_gen2_0|cpu|E_logic_result[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y8_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[2]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[2]~15_combout  = ( \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result [2] ) ) ) # ( !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( 
// \nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \nios2_gen2_0|cpu|E_logic_result[2]~14_combout  ) ) ) # ( \nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \nios2_gen2_0|cpu|E_shift_rot_result [2] ) ) ) # ( 
// !\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ( !\nios2_gen2_0|cpu|R_ctrl_logic~q  & ( \nios2_gen2_0|cpu|Add2~65_sumout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_shift_rot_result [2]),
	.datab(!\nios2_gen2_0|cpu|E_logic_result[2]~14_combout ),
	.datac(!\nios2_gen2_0|cpu|Add2~65_sumout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[2]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[2]~15 .lut_mask = 64'h0F0F555533335555;
defparam \nios2_gen2_0|cpu|E_alu_result[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \nios2_gen2_0|cpu|W_alu_result[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N21
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_data [38] = ( \nios2_gen2_0|cpu|F_pc [0] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [1] ) ) # ( !\nios2_gen2_0|cpu|F_pc [0] & ( \mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( 
// (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [2]) ) ) ) # ( \nios2_gen2_0|cpu|F_pc [0] & ( !\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & 
// \nios2_gen2_0|cpu|W_alu_result [2]) ) ) ) # ( !\nios2_gen2_0|cpu|F_pc [0] & ( !\mm_interconnect_0|cmd_mux_003|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [2]) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|F_pc [0]),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_data[38] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_data[38] .lut_mask = 64'h050505050505FFFF;
defparam \mm_interconnect_0|cmd_mux_003|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N22
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|cmd_mux_003|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [23] & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q )))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q )) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34]))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [23] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1] & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q ) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [34]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper|the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk|jdo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 64'h00F000F011F111F1;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N4
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q  & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout  & ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31]))) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q  & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0] & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31])) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~1 .lut_mask = 64'h0101010123232323;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N58
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[2]~33 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[2]~33_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [2] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[2]~33 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[2]~33 .lut_mask = 64'h0000000033333333;
defparam \nios2_gen2_0|cpu|F_iw[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[2]~3 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[2]~3_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & 
// ((\nios2_gen2_0|cpu|F_iw[2]~33_combout ) # (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ))) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & (((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout 
// )) # (\nios2_gen2_0|cpu|F_iw[2]~33_combout ))) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( (\nios2_gen2_0|cpu|F_iw[2]~33_combout  & 
// !\nios2_gen2_0|cpu|intr_req~combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( (!\nios2_gen2_0|cpu|intr_req~combout  & 
// (((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout )) # (\nios2_gen2_0|cpu|F_iw[2]~33_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\nios2_gen2_0|cpu|F_iw[2]~33_combout ),
	.datac(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[2]~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[2]~3 .lut_mask = 64'h3070303030707070;
defparam \nios2_gen2_0|cpu|F_iw[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N14
dffeas \nios2_gen2_0|cpu|D_iw[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal0~0 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal0~0_combout  = ( \nios2_gen2_0|cpu|D_iw [3] & ( !\nios2_gen2_0|cpu|D_iw [0] & ( (\nios2_gen2_0|cpu|D_iw [1] & (!\nios2_gen2_0|cpu|D_iw [2] & (\nios2_gen2_0|cpu|D_iw [5] & \nios2_gen2_0|cpu|D_iw [4]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\nios2_gen2_0|cpu|D_iw [2]),
	.datac(!\nios2_gen2_0|cpu|D_iw [5]),
	.datad(!\nios2_gen2_0|cpu|D_iw [4]),
	.datae(!\nios2_gen2_0|cpu|D_iw [3]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal0~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal0~0 .lut_mask = 64'h0000000400000000;
defparam \nios2_gen2_0|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout  = ( \nios2_gen2_0|cpu|D_iw [15] & ( (\nios2_gen2_0|cpu|D_iw [4]) # (\nios2_gen2_0|cpu|Equal0~0_combout ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [15] & ( (!\nios2_gen2_0|cpu|Equal0~0_combout  & \nios2_gen2_0|cpu|D_iw 
// [4]) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios2_gen2_0|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N33
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_logic_op[1]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_logic_op[1]~0_combout  = ( \nios2_gen2_0|cpu|Equal0~0_combout  & ( \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  ) ) # ( !\nios2_gen2_0|cpu|Equal0~0_combout  & ( \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  ) ) # ( 
// \nios2_gen2_0|cpu|Equal0~0_combout  & ( !\nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  & ( ((\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ) # (\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout )) # (\nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ) ) 
// ) ) # ( !\nios2_gen2_0|cpu|Equal0~0_combout  & ( !\nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout  & ( (\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ) # (\nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_logic_op[1]~0 .lut_mask = 64'h77777F7FFFFFFFFF;
defparam \nios2_gen2_0|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N34
dffeas \nios2_gen2_0|cpu|R_logic_op[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y10_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[7]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[7]~8_combout  = ( \nios2_gen2_0|cpu|E_src2 [7] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src1 [7]))) ) ) # ( !\nios2_gen2_0|cpu|E_src2 [7] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src1 [7])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src1 [7]))) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datad(!\nios2_gen2_0|cpu|E_src1 [7]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[7]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[7]~8 .lut_mask = 64'hC033C033333C333C;
defparam \nios2_gen2_0|cpu|E_logic_result[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[7]~9 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[7]~9_combout  = ( \nios2_gen2_0|cpu|Add2~41_sumout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\nios2_gen2_0|cpu|E_logic_result[7]~8_combout )))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [7])))) ) ) # ( !\nios2_gen2_0|cpu|Add2~41_sumout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|E_logic_result[7]~8_combout ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [7])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datac(!\nios2_gen2_0|cpu|E_logic_result[7]~8_combout ),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_result [7]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[7]~9 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[7]~9 .lut_mask = 64'h043704378CBF8CBF;
defparam \nios2_gen2_0|cpu|E_alu_result[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \nios2_gen2_0|cpu|W_alu_result[7] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N2
dffeas \nios2_gen2_0|cpu|W_alu_result[9] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N59
dffeas \nios2_gen2_0|cpu|W_alu_result[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N56
dffeas \nios2_gen2_0|cpu|W_alu_result[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N36
cyclonev_lcell_comb \mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \mm_interconnect_0|router|Equal2~1_combout  = ( !\nios2_gen2_0|cpu|W_alu_result [4] & ( !\nios2_gen2_0|cpu|W_alu_result [6] & ( (!\nios2_gen2_0|cpu|W_alu_result [7] & (!\nios2_gen2_0|cpu|W_alu_result [5] & (!\nios2_gen2_0|cpu|W_alu_result [9] & 
// !\nios2_gen2_0|cpu|W_alu_result [10]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [7]),
	.datab(!\nios2_gen2_0|cpu|W_alu_result [5]),
	.datac(!\nios2_gen2_0|cpu|W_alu_result [9]),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [10]),
	.datae(!\nios2_gen2_0|cpu|W_alu_result [4]),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal2~1 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal2~1 .lut_mask = 64'h8000000000000000;
defparam \mm_interconnect_0|router|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout  = ( \mm_interconnect_0|router|Equal2~0_combout  & ( \mm_interconnect_0|router|Equal3~0_combout  & ( 
// (\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & (\mm_interconnect_0|router|Equal2~1_combout  & (\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout  & \mm_interconnect_0|router|Equal1~0_combout ))) ) ) )

	.dataa(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datab(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datae(!\mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\mm_interconnect_0|router|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0 .lut_mask = 64'h0000000000000001;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N9
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout  ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout ) ) ) ) # ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout  & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|m0_write~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~0 .lut_mask = 64'h0505FFFF0505F0F0;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N15
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg [1] & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout  ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg [1] & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout  ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|cp_ready~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg~0 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N16
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][19] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N15
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~1_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][19]~q  & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] ) ) # ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][19]~q  & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg [1]) ) ) ) # ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][19]~q  & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg [1]) ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|address_reg [1]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[1][19]~q ),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~1 .lut_mask = 64'h030303030000FFFF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N53
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y5_N48
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0] & ( 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1] & ( ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout ) # 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout )) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout  & ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout ) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ))) ) ) ) # ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0] & ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1] & ( (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout ) # 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout  & ((\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base [1]))) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout  & (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ))) ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0] & ( !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout  & ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout ) # 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ))) ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][19]~DUPLICATE_q ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|comb~0_combout ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_base [1]),
	.datae(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|read_latency_shift_reg [0]),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0 .lut_mask = 64'h3131F1FD3131FDFD;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N3
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|router|Equal3~1_combout )) ) ) # ( !\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0] & (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|router|Equal3~1_combout  & 
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ))) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|count [0]),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|router|Equal3~1_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h0004000404040404;
defparam \mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N57
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  = ( !\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout  & ( !\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .lut_mask = 64'hFF00FF0000000000;
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout  = ( !\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  & ( \mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( 
// !\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  ) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout  & ( !\mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( 
// (!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ) # ((!\mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ((!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\mm_interconnect_0|cmd_demux|WideOr0~2_combout )))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(!\mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datae(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .lut_mask = 64'hFCDC0000CCCC0000;
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N2
dffeas \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N48
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  = ( !\nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( ((!\nios2_gen2_0|cpu|d_write~DUPLICATE_q ) # 
// ((!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q  & ((!\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ) # (!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ))))) ) ) # 
// ( \nios2_gen2_0|cpu|d_read~DUPLICATE_q  & ( (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  & (((\mm_interconnect_0|rsp_mux|WideOr1~0_combout )))) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datab(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE_q ),
	.datac(!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datae(!\nios2_gen2_0|cpu|d_read~DUPLICATE_q ),
	.dataf(!\nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datag(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .extended_lut = "on";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .lut_mask = 64'hFFFF0A0ACCC00A0A;
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N54
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout  = ( \mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  & 
// \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ) ) ) # ( !\mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  & 
// (((\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  & \nios2_gen2_0|cpu|d_write~q )) # (\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ))) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.datab(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(!\nios2_gen2_0|cpu|d_write~q ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .lut_mask = 64'h0155015500550055;
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N56
dffeas \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N18
cyclonev_lcell_comb \jtag_uart_0|always2~0 (
// Equation(s):
// \jtag_uart_0|always2~0_combout  = (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q  & \nios2_gen2_0|cpu|d_write~DUPLICATE_q )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q ),
	.datab(!\nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|always2~0 .extended_lut = "off";
defparam \jtag_uart_0|always2~0 .lut_mask = 64'h2222222222222222;
defparam \jtag_uart_0|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~1_combout  = ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~q  & 
// (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & \jtag_uart_0|always2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~q ),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(!\jtag_uart_0|always2~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~1 .lut_mask = 64'h000C000C00000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0_combout  = (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~q  & 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~q ),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0 .lut_mask = 64'h0033003300330033;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~2 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~2_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0_combout  & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0_combout  & ( \mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~1_combout  & 
// (((\mm_interconnect_0|router|Equal1~2_combout  & \mm_interconnect_0|cmd_demux|src3_valid~1_combout )) # (\mm_interconnect_0|cmd_mux_003|src_valid~0_combout ))) ) ) ) # ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0_combout 
//  & ( !\mm_interconnect_0|cmd_mux_003|saved_grant [0] ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0_combout  & ( !\mm_interconnect_0|cmd_mux_003|saved_grant [0] & ( 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~1_combout  & \mm_interconnect_0|cmd_mux_003|src_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~1_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~2 .lut_mask = 64'h000FFFFF010FFFFF;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N7
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~0_combout  = ( \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q  & ( \mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q  ) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q  & ( 
// \mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & ( (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]) ) ) ) # ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q  & ( !\mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q  ) ) ) # ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q  & ( 
// !\mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & ( (\mm_interconnect_0|cmd_mux_003|src_valid~1_combout  & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1])) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_003|src_valid~1_combout ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q ),
	.dataf(!\mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~0 .lut_mask = 64'h050033330F003333;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N8
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q  & ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 64'h0000FFFF00000000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q  & ( (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q  & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q  & (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout ))) # 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q  & (((\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q )))) 
// ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 64'h0000000020752075;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N14
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout  = ( 
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout  & ( ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q ) # 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ) # 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ))) # (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q ) ) ) # ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout  & ( 
// (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ) # ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q  & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q ) # (!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q )))) ) )

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE_q ),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|read~q ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 64'hFFA8FFA8FFFDFFFD;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N16
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N45
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout  = ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ( 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 .lut_mask = 64'hFF00FF0000000000;
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout  = (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 .lut_mask = 64'h0F000F000F000F00;
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N54
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout  = ( \nios2_gen2_0|cpu|F_pc [12] & ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout  ) ) # ( !\nios2_gen2_0|cpu|F_pc [12] & ( 
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout  & ( (!\mm_interconnect_0|router_001|Equal1~0_combout ) # (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout  & \mm_interconnect_0|cmd_mux_003|saved_grant 
// [1])) # (\nios2_gen2_0|cpu|F_pc [13])) ) ) ) # ( !\nios2_gen2_0|cpu|F_pc [12] & ( !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout  & ( (\mm_interconnect_0|router_001|Equal1~0_combout  & 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout  & (\mm_interconnect_0|cmd_mux_003|saved_grant [1] & !\nios2_gen2_0|cpu|F_pc [13]))) ) ) )

	.dataa(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(!\nios2_gen2_0|cpu|F_pc [13]),
	.datae(!\nios2_gen2_0|cpu|F_pc [12]),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 .lut_mask = 64'h01000000ABFFFFFF;
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout  = ( \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( 
// !\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  ) ) ) # ( !\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q  & ( !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( 
// (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout  & (!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (!\nios2_gen2_0|cpu|i_read~q  & \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ))) 
// ) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout ),
	.datab(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(!\nios2_gen2_0|cpu|i_read~q ),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datae(!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.dataf(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 .lut_mask = 64'h0040CCCC00000000;
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N38
dffeas \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( ((!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q  & (\mm_interconnect_0|cmd_mux_004|saved_grant [1] 
// & !\nios2_gen2_0|cpu|i_read~q ))) # (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [0] & ( (!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q  & 
// (\mm_interconnect_0|cmd_mux_004|saved_grant [1] & !\nios2_gen2_0|cpu|i_read~q )) ) )

	.dataa(!\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q ),
	.datab(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datad(!\nios2_gen2_0|cpu|i_read~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'h0A000A003B333B33;
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & 
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( !\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h5555555511111111;
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4_combout  ) ) # ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4_combout  ) ) # ( 
// \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4_combout  & ( (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout  & 
// (((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \mm_interconnect_0|cmd_demux|src4_valid~0_combout )) # (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src4_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datae(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 64'h00000133FFFFFFFF;
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N43
dffeas \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N6
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] )

	.dataa(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'hFFFFFFFF55555555;
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N27
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout  & ( \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0] & 
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( !\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0F0F0F0F0A0A0A0A;
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N45
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout  & ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) # ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout  & ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) # ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout  & ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  & ( (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout  & (((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \mm_interconnect_0|cmd_demux|src4_valid~0_combout 
// )) # (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|src4_valid~0_combout ),
	.datae(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 64'h00000313FFFFFFFF;
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N46
dffeas \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout  = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q ) ) ) # ( !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N11
dffeas \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout  & ( (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q ) ) ) # ( !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout  & ( (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N25
dffeas \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N9
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_004|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q  & ( (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & 
// !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q ) ) ) # ( !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q  & ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_004|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_004|src0_valid~0 .lut_mask = 64'h5555555555005500;
defparam \mm_interconnect_0|rsp_demux_004|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_payload~1_combout  = (\nios2_gen2_0|cpu|d_writedata [0] & \mm_interconnect_0|cmd_mux_004|saved_grant [0])

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|d_writedata [0]),
	.datac(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_payload~1 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_mux_004|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y4_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~1_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout  = ( !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|writedata [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N37
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1_combout  = 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout  & ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0] & 
// (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q )) # (\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0] & 
// ((!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [0])))))

	.dataa(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [0]),
	.datab(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1 .lut_mask = 64'h1302130213021302;
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N16
dffeas \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1_combout ),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N28
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|readdata [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y5_N27
cyclonev_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout  = ( \jtag_uart_0|ien_AF~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|ien_AF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N28
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(\jtag_uart_0|the_multiplePortRegister_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0]~17 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[0]~17_combout  = ( \mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0])) # (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [0]) ) ) # ( !\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0]~17 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[0]~17 .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_mux|src_data[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N3
cyclonev_lcell_comb \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~0 (
// Equation(s):
// \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~0_combout  = ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0] & ( 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [0]) # (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) ) ) # ( 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0] & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [0] ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~0 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|always10~1_combout ),
	.sload(gnd),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0]~16 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[0]~16_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0])))) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [0] & ( (!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0]))) ) ) ) # ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [0] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & ((!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0]))) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & ( !\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [0] & ( 
// (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ) # (!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0]) ) ) )

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_translator|av_readdata_pre [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0]~16 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[0]~16 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \mm_interconnect_0|rsp_mux|src_data[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0]~18 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[0]~18_combout  = ( \mm_interconnect_0|rsp_mux|src_data[0]~16_combout  & ( (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q  & 
// (\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [0] & \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout )) ) ) # ( 
// !\mm_interconnect_0|rsp_mux|src_data[0]~16_combout  & ( \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_agent_rsp_fifo|mem[0][43]~q ),
	.datac(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|data_reg [0]),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0]~18 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[0]~18 .lut_mask = 64'h00FF00FF00030003;
defparam \mm_interconnect_0|rsp_mux|src_data[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( \mm_interconnect_0|rsp_mux|src_data[0]~17_combout  & ( \mm_interconnect_0|rsp_mux|src_data[0]~18_combout  ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[0]~17_combout  & ( 
// \mm_interconnect_0|rsp_mux|src_data[0]~18_combout  ) ) # ( \mm_interconnect_0|rsp_mux|src_data[0]~17_combout  & ( !\mm_interconnect_0|rsp_mux|src_data[0]~18_combout  ) ) # ( !\mm_interconnect_0|rsp_mux|src_data[0]~17_combout  & ( 
// !\mm_interconnect_0|rsp_mux|src_data[0]~18_combout  & ( (\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout  & ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout ))) # (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout )))) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src0_valid~0_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datae(!\mm_interconnect_0|rsp_mux|src_data[0]~17_combout ),
	.dataf(!\mm_interconnect_0|rsp_mux|src_data[0]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'h0151FFFFFFFFFFFF;
defparam \mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N37
dffeas \nios2_gen2_0|cpu|av_ld_byte0_data[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.asdata(\nios2_gen2_0|cpu|av_ld_byte1_data [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|av_ld_rshift8~0_combout ),
	.ena(\nios2_gen2_0|cpu|av_ld_byte0_data[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal62~17 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal62~17_combout  = ( !\nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [16] & ( (\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [12] & (!\nios2_gen2_0|cpu|D_iw [15] & \nios2_gen2_0|cpu|D_iw [14]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal62~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal62~17 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal62~17 .lut_mask = 64'h0000000000100000;
defparam \nios2_gen2_0|cpu|Equal62~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_op_wrctl (
// Equation(s):
// \nios2_gen2_0|cpu|D_op_wrctl~combout  = ( \nios2_gen2_0|cpu|Equal62~17_combout  & ( \nios2_gen2_0|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal62~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_op_wrctl .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_op_wrctl .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N40
dffeas \nios2_gen2_0|cpu|R_ctrl_wrctl_inst (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal133~0 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal133~0_combout  = ( !\nios2_gen2_0|cpu|D_iw [9] & ( (!\nios2_gen2_0|cpu|D_iw [7] & (!\nios2_gen2_0|cpu|D_iw [8] & (\nios2_gen2_0|cpu|D_iw [6] & !\nios2_gen2_0|cpu|D_iw [10]))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [7]),
	.datab(!\nios2_gen2_0|cpu|D_iw [8]),
	.datac(!\nios2_gen2_0|cpu|D_iw [6]),
	.datad(!\nios2_gen2_0|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal133~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal133~0 .lut_mask = 64'h0800080000000000;
defparam \nios2_gen2_0|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \nios2_gen2_0|cpu|W_estatus_reg~q  & ( (!\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ) # ((!\nios2_gen2_0|cpu|Equal133~0_combout ) # (\nios2_gen2_0|cpu|E_src1 [0])) ) ) # ( 
// !\nios2_gen2_0|cpu|W_estatus_reg~q  & ( (\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & (\nios2_gen2_0|cpu|E_src1 [0] & \nios2_gen2_0|cpu|Equal133~0_combout )) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datac(!\nios2_gen2_0|cpu|E_src1 [0]),
	.datad(!\nios2_gen2_0|cpu|Equal133~0_combout ),
	.datae(!\nios2_gen2_0|cpu|W_estatus_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h0003FFCF0003FFCF;
defparam \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N50
dffeas \nios2_gen2_0|cpu|W_estatus_reg (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(\nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.ena(\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal132~0 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal132~0_combout  = ( !\nios2_gen2_0|cpu|D_iw [9] & ( (!\nios2_gen2_0|cpu|D_iw [7] & (!\nios2_gen2_0|cpu|D_iw [8] & (!\nios2_gen2_0|cpu|D_iw [10] & !\nios2_gen2_0|cpu|D_iw [6]))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [7]),
	.datab(!\nios2_gen2_0|cpu|D_iw [8]),
	.datac(!\nios2_gen2_0|cpu|D_iw [10]),
	.datad(!\nios2_gen2_0|cpu|D_iw [6]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal132~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal132~0 .lut_mask = 64'h8000800000000000;
defparam \nios2_gen2_0|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout  = ( \nios2_gen2_0|cpu|E_src1 [0] & ( \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( (\nios2_gen2_0|cpu|W_status_reg_pie~q ) # (\nios2_gen2_0|cpu|Equal132~0_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 
// [0] & ( \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( (!\nios2_gen2_0|cpu|Equal132~0_combout  & \nios2_gen2_0|cpu|W_status_reg_pie~q ) ) ) ) # ( \nios2_gen2_0|cpu|E_src1 [0] & ( !\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( \nios2_gen2_0|cpu|W_status_reg_pie~q 
//  ) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [0] & ( !\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ( \nios2_gen2_0|cpu|W_status_reg_pie~q  ) ) )

	.dataa(!\nios2_gen2_0|cpu|Equal132~0_combout ),
	.datab(!\nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_src1 [0]),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h3333333322227777;
defparam \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|Equal134~0 (
// Equation(s):
// \nios2_gen2_0|cpu|Equal134~0_combout  = ( !\nios2_gen2_0|cpu|D_iw [8] & ( (\nios2_gen2_0|cpu|D_iw [7] & (!\nios2_gen2_0|cpu|D_iw [10] & !\nios2_gen2_0|cpu|D_iw [9])) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [7]),
	.datab(!\nios2_gen2_0|cpu|D_iw [10]),
	.datac(!\nios2_gen2_0|cpu|D_iw [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Equal134~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Equal134~0 .lut_mask = 64'h4040404000000000;
defparam \nios2_gen2_0|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( !\nios2_gen2_0|cpu|R_ctrl_break~q  & ( (!\nios2_gen2_0|cpu|Equal134~0_combout  & ((((\nios2_gen2_0|cpu|W_bstatus_reg~q ))))) # (\nios2_gen2_0|cpu|Equal134~0_combout  & 
// ((!\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & (((\nios2_gen2_0|cpu|W_bstatus_reg~q )))) # (\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q  & ((!\nios2_gen2_0|cpu|D_iw [6] & (\nios2_gen2_0|cpu|E_src1 [0])) # (\nios2_gen2_0|cpu|D_iw [6] & 
// ((\nios2_gen2_0|cpu|W_bstatus_reg~q ))))))) ) ) # ( \nios2_gen2_0|cpu|R_ctrl_break~q  & ( (((\nios2_gen2_0|cpu|W_status_reg_pie~q ))) ) )

	.dataa(!\nios2_gen2_0|cpu|E_src1 [0]),
	.datab(!\nios2_gen2_0|cpu|Equal134~0_combout ),
	.datac(!\nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datad(!\nios2_gen2_0|cpu|D_iw [6]),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_break~q ),
	.dataf(!\nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.datag(!\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "on";
defparam \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h01000F0FFDFF0F0F;
defparam \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N8
dffeas \nios2_gen2_0|cpu|W_bstatus_reg (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout  & ( \nios2_gen2_0|cpu|W_bstatus_reg~q  & ( (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ((!\nios2_gen2_0|cpu|D_op_eret~combout ) # 
// (\nios2_gen2_0|cpu|W_estatus_reg~q ))) ) ) ) # ( !\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout  & ( \nios2_gen2_0|cpu|W_bstatus_reg~q  & ( (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ((!\nios2_gen2_0|cpu|D_op_eret~combout  & 
// ((\nios2_gen2_0|cpu|D_op_bret~combout ))) # (\nios2_gen2_0|cpu|D_op_eret~combout  & (\nios2_gen2_0|cpu|W_estatus_reg~q )))) ) ) ) # ( \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout  & ( !\nios2_gen2_0|cpu|W_bstatus_reg~q  & ( 
// (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & ((!\nios2_gen2_0|cpu|D_op_eret~combout  & ((!\nios2_gen2_0|cpu|D_op_bret~combout ))) # (\nios2_gen2_0|cpu|D_op_eret~combout  & (\nios2_gen2_0|cpu|W_estatus_reg~q )))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout  & ( !\nios2_gen2_0|cpu|W_bstatus_reg~q  & ( (\nios2_gen2_0|cpu|D_op_eret~combout  & (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  & \nios2_gen2_0|cpu|W_estatus_reg~q )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_op_eret~combout ),
	.datab(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(!\nios2_gen2_0|cpu|W_estatus_reg~q ),
	.datad(!\nios2_gen2_0|cpu|D_op_bret~combout ),
	.datae(!\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h0101230101232323;
defparam \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \nios2_gen2_0|cpu|W_status_reg_pie (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  = ( \nios2_gen2_0|cpu|W_ipending_reg [0] & ( !\nios2_gen2_0|cpu|D_iw [9] & ( (!\nios2_gen2_0|cpu|D_iw [10] & (\nios2_gen2_0|cpu|D_iw [8] & (!\nios2_gen2_0|cpu|D_iw [7] & !\nios2_gen2_0|cpu|D_iw [6]))) ) ) 
// )

	.dataa(!\nios2_gen2_0|cpu|D_iw [10]),
	.datab(!\nios2_gen2_0|cpu|D_iw [8]),
	.datac(!\nios2_gen2_0|cpu|D_iw [7]),
	.datad(!\nios2_gen2_0|cpu|D_iw [6]),
	.datae(!\nios2_gen2_0|cpu|W_ipending_reg [0]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_control_rd_data[0]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_control_rd_data[0]~0 .lut_mask = 64'h0000200000000000;
defparam \nios2_gen2_0|cpu|E_control_rd_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout  = ( \nios2_gen2_0|cpu|W_bstatus_reg~q  & ( (!\nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout  & ((!\nios2_gen2_0|cpu|Equal134~0_combout ) # ((!\nios2_gen2_0|cpu|W_ienable_reg [0] & \nios2_gen2_0|cpu|D_iw 
// [6])))) ) ) # ( !\nios2_gen2_0|cpu|W_bstatus_reg~q  & ( (!\nios2_gen2_0|cpu|Equal134~0_combout  & (((!\nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout )))) # (\nios2_gen2_0|cpu|Equal134~0_combout  & ((!\nios2_gen2_0|cpu|D_iw [6]) # 
// ((!\nios2_gen2_0|cpu|W_ienable_reg [0] & !\nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout )))) ) )

	.dataa(!\nios2_gen2_0|cpu|W_ienable_reg [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw [6]),
	.datac(!\nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal134~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_bstatus_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_control_rd_data[0]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_control_rd_data[0]~1 .lut_mask = 64'hF0ECF0ECF020F020;
defparam \nios2_gen2_0|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout  = ( \nios2_gen2_0|cpu|Equal132~0_combout  & ( \nios2_gen2_0|cpu|W_status_reg_pie~q  ) ) # ( !\nios2_gen2_0|cpu|Equal132~0_combout  & ( (!\nios2_gen2_0|cpu|Equal133~0_combout  & 
// (!\nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout )) # (\nios2_gen2_0|cpu|Equal133~0_combout  & ((\nios2_gen2_0|cpu|W_estatus_reg~q ))) ) )

	.dataa(!\nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datab(!\nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout ),
	.datac(!\nios2_gen2_0|cpu|W_estatus_reg~q ),
	.datad(!\nios2_gen2_0|cpu|Equal133~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_control_rd_data[0]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_control_rd_data[0]~2 .lut_mask = 64'hCC0FCC0F55555555;
defparam \nios2_gen2_0|cpu|E_control_rd_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \nios2_gen2_0|cpu|W_control_rd_data[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y7_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout  = ( !\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & (\nios2_gen2_0|cpu|W_alu_result [0])) # (\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  
// & ((\nios2_gen2_0|cpu|W_cmp_result~q )))))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & (\nios2_gen2_0|cpu|av_ld_byte0_data [0])) ) ) # ( \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\nios2_gen2_0|cpu|R_ctrl_ld~q  & (((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q 
//  & (\nios2_gen2_0|cpu|W_control_rd_data [0])) # (\nios2_gen2_0|cpu|R_ctrl_br_cmp~q  & ((\nios2_gen2_0|cpu|W_cmp_result~q )))))) # (\nios2_gen2_0|cpu|R_ctrl_ld~q  & (\nios2_gen2_0|cpu|av_ld_byte0_data [0])) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_byte0_data [0]),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q ),
	.datac(!\nios2_gen2_0|cpu|W_control_rd_data [0]),
	.datad(!\nios2_gen2_0|cpu|W_cmp_result~q ),
	.datae(!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(!\nios2_gen2_0|cpu|W_alu_result [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h0C3F0C3F55555555;
defparam \nios2_gen2_0|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N37
dffeas \nios2_gen2_0|cpu|E_src1[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_ienable_reg[0]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout  = ( \nios2_gen2_0|cpu|W_ienable_reg [0] & ( \nios2_gen2_0|cpu|D_iw [6] & ( ((!\nios2_gen2_0|cpu|Equal134~0_combout ) # ((!\nios2_gen2_0|cpu|E_valid_from_R~q ) # (!\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ))) # 
// (\nios2_gen2_0|cpu|E_src1 [0]) ) ) ) # ( !\nios2_gen2_0|cpu|W_ienable_reg [0] & ( \nios2_gen2_0|cpu|D_iw [6] & ( (\nios2_gen2_0|cpu|E_src1 [0] & (\nios2_gen2_0|cpu|Equal134~0_combout  & (\nios2_gen2_0|cpu|E_valid_from_R~q  & 
// \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ))) ) ) ) # ( \nios2_gen2_0|cpu|W_ienable_reg [0] & ( !\nios2_gen2_0|cpu|D_iw [6] ) )

	.dataa(!\nios2_gen2_0|cpu|E_src1 [0]),
	.datab(!\nios2_gen2_0|cpu|Equal134~0_combout ),
	.datac(!\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q ),
	.datae(!\nios2_gen2_0|cpu|W_ienable_reg [0]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_ienable_reg[0]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_ienable_reg[0]~0 .lut_mask = 64'h0000FFFF0001FFFD;
defparam \nios2_gen2_0|cpu|W_ienable_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \nios2_gen2_0|cpu|W_ienable_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y6_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout  = ( \jtag_uart_0|av_readdata [9] & ( (\nios2_gen2_0|cpu|W_ienable_reg [0] & 
// !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [0]) ) ) # ( !\jtag_uart_0|av_readdata [9] & ( (\nios2_gen2_0|cpu|W_ienable_reg [0] & 
// (\jtag_uart_0|av_readdata[8]~0_combout  & !\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [0])) ) )

	.dataa(!\nios2_gen2_0|cpu|W_ienable_reg [0]),
	.datab(gnd),
	.datac(!\jtag_uart_0|av_readdata[8]~0_combout ),
	.datad(!\nios2_gen2_0|cpu|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci|the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|av_readdata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0 .lut_mask = 64'h0500050055005500;
defparam \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N22
dffeas \nios2_gen2_0|cpu|W_ipending_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|intr_req (
// Equation(s):
// \nios2_gen2_0|cpu|intr_req~combout  = ( \nios2_gen2_0|cpu|W_status_reg_pie~q  & ( \nios2_gen2_0|cpu|W_ipending_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|W_ipending_reg [0]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_status_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|intr_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|intr_req .extended_lut = "off";
defparam \nios2_gen2_0|cpu|intr_req .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|intr_req .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y6_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[14]~57 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[14]~57_combout  = ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [14]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[14]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[14]~57 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[14]~57 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_gen2_0|cpu|F_iw[14]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[14]~14 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[14]~14_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout  & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # (\nios2_gen2_0|cpu|F_iw[14]~57_combout )) # (\nios2_gen2_0|cpu|intr_req~combout ) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( ((\nios2_gen2_0|cpu|F_iw[14]~57_combout ) # (\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # 
// (\nios2_gen2_0|cpu|intr_req~combout ) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout  & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # (\nios2_gen2_0|cpu|F_iw[14]~57_combout )) # (\nios2_gen2_0|cpu|intr_req~combout ) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout  & ( (\nios2_gen2_0|cpu|F_iw[14]~57_combout ) # (\nios2_gen2_0|cpu|intr_req~combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|intr_req~combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.datac(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datad(!\nios2_gen2_0|cpu|F_iw[14]~57_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[14]~14 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[14]~14 .lut_mask = 64'h55FF57FF5FFF57FF;
defparam \nios2_gen2_0|cpu|F_iw[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \nios2_gen2_0|cpu|D_iw[14] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_break~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_break~0_combout  = ( \nios2_gen2_0|cpu|Equal0~0_combout  & ( \nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [14] & (!\nios2_gen2_0|cpu|D_iw [12] & (\nios2_gen2_0|cpu|D_iw [13] & \nios2_gen2_0|cpu|D_iw [15]))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [14]),
	.datab(!\nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\nios2_gen2_0|cpu|D_iw [13]),
	.datad(!\nios2_gen2_0|cpu|D_iw [15]),
	.datae(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_break~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_break~0 .lut_mask = 64'h0000000000000008;
defparam \nios2_gen2_0|cpu|D_ctrl_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N10
dffeas \nios2_gen2_0|cpu|R_ctrl_break (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N21
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  = (!\nios2_gen2_0|cpu|R_ctrl_exception~q  & !\nios2_gen2_0|cpu|R_ctrl_break~q )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_ctrl_break~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  = ( !\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout  & ( \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~6 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~6_combout  = ( \nios2_gen2_0|cpu|Add2~9_sumout  & ( (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ((\nios2_gen2_0|cpu|Add0~1_sumout ) # (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ))) ) ) # ( 
// !\nios2_gen2_0|cpu|Add2~9_sumout  & ( (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & (\nios2_gen2_0|cpu|Add0~1_sumout  & !\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout )) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|Add0~1_sumout ),
	.datad(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~6 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~6 .lut_mask = 64'h0A000A005F005F00;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N52
dffeas \nios2_gen2_0|cpu|F_pc[10] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N48
cyclonev_lcell_comb \mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \mm_interconnect_0|router_001|Equal1~0_combout  = ( \nios2_gen2_0|cpu|F_pc [15] & ( (!\nios2_gen2_0|cpu|F_pc [10] & (!\nios2_gen2_0|cpu|F_pc [11] & (\nios2_gen2_0|cpu|F_pc [9] & \nios2_gen2_0|cpu|F_pc [14]))) ) )

	.dataa(!\nios2_gen2_0|cpu|F_pc [10]),
	.datab(!\nios2_gen2_0|cpu|F_pc [11]),
	.datac(!\nios2_gen2_0|cpu|F_pc [9]),
	.datad(!\nios2_gen2_0|cpu|F_pc [14]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|F_pc [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router_001|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router_001|Equal1~0 .extended_lut = "off";
defparam \mm_interconnect_0|router_001|Equal1~0 .lut_mask = 64'h0000000000080008;
defparam \mm_interconnect_0|router_001|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y10_N54
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux_001|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  = ( !\nios2_gen2_0|cpu|F_pc [12] & ( (\mm_interconnect_0|router_001|Equal1~0_combout  & (!\nios2_gen2_0|cpu|F_pc [13] & \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout )) ) 
// )

	.dataa(!\mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(!\nios2_gen2_0|cpu|F_pc [13]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|F_pc [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .lut_mask = 64'h0044004400000000;
defparam \mm_interconnect_0|cmd_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X28_Y7_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout  = ( \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0] & ( (\mm_interconnect_0|router|Equal1~2_combout  & (!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout  & 
// (\mm_interconnect_0|cmd_demux|src3_valid~1_combout  & \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]))) ) ) # ( !\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0] & ( (\mm_interconnect_0|router|Equal1~2_combout  & 
// \mm_interconnect_0|cmd_demux|src3_valid~1_combout ) ) )

	.dataa(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datab(!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .lut_mask = 64'h0505050500040004;
defparam \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N38
dffeas \mm_interconnect_0|cmd_mux_003|saved_grant[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_003|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_003|src_valid~1 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_003|src_valid~1_combout  = (\mm_interconnect_0|cmd_mux_003|saved_grant [0] & (!\mm_interconnect_0|cmd_demux|WideOr0~2_combout  & (\mm_interconnect_0|cmd_demux|src3_valid~0_combout  & \mm_interconnect_0|router|Equal1~2_combout 
// )))

	.dataa(!\mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datad(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_003|src_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_003|src_valid~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_003|src_valid~1 .lut_mask = 64'h0004000400040004;
defparam \mm_interconnect_0|cmd_mux_003|src_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N12
cyclonev_lcell_comb \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = ( \mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( 
// (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ) ) ) ) # ( !\mm_interconnect_0|cmd_mux_003|src_valid~0_combout  & ( 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout  & ( (\mm_interconnect_0|cmd_mux_003|src_valid~1_combout  & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout  & 
// \jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q )) ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_mux_003|src_valid~1_combout ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.datad(!\jtag_uart_0|multiplePortRegister_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datae(!\mm_interconnect_0|cmd_mux_003|src_valid~0_combout ),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h000000000003000F;
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N13
dffeas \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_003|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & 
// \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))

	.dataa(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_003|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_003|src1_valid~0 .lut_mask = 64'h0005000500050005;
defparam \mm_interconnect_0|rsp_demux_003|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[16]~59 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[16]~59_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[16]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[16]~59 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[16]~59 .lut_mask = 64'h000F000F000F000F;
defparam \nios2_gen2_0|cpu|F_iw[16]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[16]~16 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[16]~16_combout  = ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( (((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (!\nios2_gen2_0|cpu|D_iw[20]~0_combout )) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout )) # (\nios2_gen2_0|cpu|F_iw[16]~59_combout ) ) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # (\nios2_gen2_0|cpu|F_iw[16]~59_combout ) ) ) ) # ( \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( ((!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout  & 
// \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) # (\nios2_gen2_0|cpu|F_iw[16]~59_combout ) ) ) ) # ( !\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # (\nios2_gen2_0|cpu|F_iw[16]~59_combout ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|F_iw[16]~59_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.datae(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[16]~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[16]~16 .lut_mask = 64'hFF55FF57FF55FFF7;
defparam \nios2_gen2_0|cpu|F_iw[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N37
dffeas \nios2_gen2_0|cpu|D_iw[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N18
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_exception~3 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_exception~3_combout  = ( \nios2_gen2_0|cpu|D_iw [14] & ( \nios2_gen2_0|cpu|D_iw [15] & ( (\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [12] & (\nios2_gen2_0|cpu|D_iw [11] & \nios2_gen2_0|cpu|D_iw [13]))) ) ) ) # ( 
// \nios2_gen2_0|cpu|D_iw [14] & ( !\nios2_gen2_0|cpu|D_iw [15] & ( (\nios2_gen2_0|cpu|D_iw [16] & (!\nios2_gen2_0|cpu|D_iw [12] & \nios2_gen2_0|cpu|D_iw [13])) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [14] & ( !\nios2_gen2_0|cpu|D_iw [15] & ( 
// (\nios2_gen2_0|cpu|D_iw [16] & (\nios2_gen2_0|cpu|D_iw [13] & ((!\nios2_gen2_0|cpu|D_iw [12]) # (\nios2_gen2_0|cpu|D_iw [11])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [16]),
	.datab(!\nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\nios2_gen2_0|cpu|D_iw [11]),
	.datad(!\nios2_gen2_0|cpu|D_iw [13]),
	.datae(!\nios2_gen2_0|cpu|D_iw [14]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_exception~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_exception~3 .lut_mask = 64'h0045004400000004;
defparam \nios2_gen2_0|cpu|D_ctrl_exception~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N15
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_exception~2 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_exception~2_combout  = (!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ) # ((\nios2_gen2_0|cpu|Equal0~0_combout  & ((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\nios2_gen2_0|cpu|D_ctrl_exception~3_combout ))))

	.dataa(!\nios2_gen2_0|cpu|D_ctrl_exception~3_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout ),
	.datad(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_exception~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_exception~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_exception~2 .lut_mask = 64'hF0F7F0F7F0F7F0F7;
defparam \nios2_gen2_0|cpu|D_ctrl_exception~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \nios2_gen2_0|cpu|R_ctrl_exception (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_exception~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N3
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_sel_nxt.01~0 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  = (!\nios2_gen2_0|cpu|R_ctrl_exception~q  & \nios2_gen2_0|cpu|R_ctrl_break~q )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_break~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt.01~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt.01~0 .lut_mask = 64'h2222222222222222;
defparam \nios2_gen2_0|cpu|F_pc_sel_nxt.01~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~0 (
// Equation(s):
// \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~0_combout  = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout  & ((!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & ((\nios2_gen2_0|cpu|Add0~21_sumout ))) # (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout  & 
// (\nios2_gen2_0|cpu|Add2~29_sumout ))))

	.dataa(!\nios2_gen2_0|cpu|F_pc_sel_nxt.01~0_combout ),
	.datab(!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(!\nios2_gen2_0|cpu|Add2~29_sumout ),
	.datad(!\nios2_gen2_0|cpu|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~0 .lut_mask = 64'h028A028A028A028A;
defparam \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \nios2_gen2_0|cpu|F_pc[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|R_ctrl_exception~q ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y10_N38
dffeas \nios2_gen2_0|cpu|W_alu_result[15] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[15]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N0
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|src_data[51] (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|src_data [51] = ( \mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [15])) # (\nios2_gen2_0|cpu|F_pc [13]) ) ) # ( 
// !\mm_interconnect_0|cmd_mux_004|saved_grant [1] & ( (\mm_interconnect_0|cmd_mux_004|saved_grant [0] & \nios2_gen2_0|cpu|W_alu_result [15]) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|F_pc [13]),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [15]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|src_data [51]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|src_data[51] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|src_data[51] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|cmd_mux_004|src_data[51] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y10_N34
dffeas \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_004|src_data [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y5_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[13]~56 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[13]~56_combout  = (\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[13]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[13]~56 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[13]~56 .lut_mask = 64'h000F000F000F000F;
defparam \nios2_gen2_0|cpu|F_iw[13]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[13]~13 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[13]~13_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # 
// ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ) # (\nios2_gen2_0|cpu|F_iw[13]~56_combout )) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # (((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # 
// (\nios2_gen2_0|cpu|F_iw[13]~56_combout )) ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout )) # (\nios2_gen2_0|cpu|F_iw[13]~56_combout )) ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( (!\nios2_gen2_0|cpu|D_iw[20]~0_combout ) # (\nios2_gen2_0|cpu|F_iw[13]~56_combout ) ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.datac(!\nios2_gen2_0|cpu|F_iw[13]~56_combout ),
	.datad(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[13]~13 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[13]~13 .lut_mask = 64'hCFCFCFDFCFEFCFFF;
defparam \nios2_gen2_0|cpu|F_iw[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N13
dffeas \nios2_gen2_0|cpu|D_iw[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  = ( \nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [12] & (\nios2_gen2_0|cpu|D_iw [15] & \nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( 
// !\nios2_gen2_0|cpu|D_iw [11] & ( \nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [12] & (\nios2_gen2_0|cpu|D_iw [15] & \nios2_gen2_0|cpu|D_iw [14]))) ) ) ) # ( \nios2_gen2_0|cpu|D_iw [11] & ( !\nios2_gen2_0|cpu|D_iw 
// [16] & ( (!\nios2_gen2_0|cpu|D_iw [13] & \nios2_gen2_0|cpu|D_iw [12]) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw [11] & ( !\nios2_gen2_0|cpu|D_iw [16] & ( (!\nios2_gen2_0|cpu|D_iw [13] & (\nios2_gen2_0|cpu|D_iw [12] & ((!\nios2_gen2_0|cpu|D_iw [14]) # 
// (\nios2_gen2_0|cpu|D_iw [15])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [13]),
	.datab(!\nios2_gen2_0|cpu|D_iw [12]),
	.datac(!\nios2_gen2_0|cpu|D_iw [15]),
	.datad(!\nios2_gen2_0|cpu|D_iw [14]),
	.datae(!\nios2_gen2_0|cpu|D_iw [11]),
	.dataf(!\nios2_gen2_0|cpu|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h2202222200020002;
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout  = ( \nios2_gen2_0|cpu|Equal0~0_combout  & ( \nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|D_ctrl_shift_rot~0_combout ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \nios2_gen2_0|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N37
dffeas \nios2_gen2_0|cpu|R_ctrl_shift_rot (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[13]~8 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[13]~8_combout  = ( \nios2_gen2_0|cpu|Add2~37_sumout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\nios2_gen2_0|cpu|R_ctrl_logic~q ) # ((\nios2_gen2_0|cpu|E_logic_result[13]~7_combout )))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [13])))) ) ) # ( !\nios2_gen2_0|cpu|Add2~37_sumout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// ((\nios2_gen2_0|cpu|E_logic_result[13]~7_combout )))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result [13])))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datab(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result [13]),
	.datad(!\nios2_gen2_0|cpu|E_logic_result[13]~7_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[13]~8 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[13]~8 .lut_mask = 64'h052705278DAF8DAF;
defparam \nios2_gen2_0|cpu|E_alu_result[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \nios2_gen2_0|cpu|W_alu_result[13] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[13]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y10_N24
cyclonev_lcell_comb \mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~0_combout  = ( !\nios2_gen2_0|cpu|W_alu_result [16] & ( (!\nios2_gen2_0|cpu|W_alu_result [13] & (\nios2_gen2_0|cpu|W_alu_result [17] & (!\nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q  & !\nios2_gen2_0|cpu|W_alu_result 
// [15]))) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [13]),
	.datab(!\nios2_gen2_0|cpu|W_alu_result [17]),
	.datac(!\nios2_gen2_0|cpu|W_alu_result[14]~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [15]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|W_alu_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~0 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal1~0 .lut_mask = 64'h2000200000000000;
defparam \mm_interconnect_0|router|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N21
cyclonev_lcell_comb \mm_interconnect_0|router|Equal1~2 (
// Equation(s):
// \mm_interconnect_0|router|Equal1~2_combout  = ( \mm_interconnect_0|router|Equal1~1_combout  & ( \mm_interconnect_0|router|Equal1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|router|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|router|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|router|Equal1~2 .extended_lut = "off";
defparam \mm_interconnect_0|router|Equal1~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|router|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1] = ( \onchip_memory2_0|wren~0_combout  & ( \mm_interconnect_0|cmd_mux_004|src_data [51] & ( ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (!\mm_interconnect_0|router|Equal1~2_combout  
// & \mm_interconnect_0|cmd_demux|src3_valid~1_combout ))) # (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datae(!\onchip_memory2_0|wren~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_mux_004|src_data [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1] .extended_lut = "off";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1] .lut_mask = 64'h00000000000004FF;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X29_Y5_N0
cyclonev_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\onchip_memory2_0|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mm_interconnect_0|cmd_mux_004|src_payload~1_combout }),
	.portaaddr({\mm_interconnect_0|cmd_mux_004|src_data [50],\mm_interconnect_0|cmd_mux_004|src_data [49],\mm_interconnect_0|cmd_mux_004|src_data [48],\mm_interconnect_0|cmd_mux_004|src_data [47],\mm_interconnect_0|cmd_mux_004|src_data [46],\mm_interconnect_0|cmd_mux_004|src_data [45],
\mm_interconnect_0|cmd_mux_004|src_data [44],\mm_interconnect_0|cmd_mux_004|src_data [43],\mm_interconnect_0|cmd_mux_004|src_data [42],\mm_interconnect_0|cmd_mux_004|src_data [41],\mm_interconnect_0|cmd_mux_004|src_data [40],\mm_interconnect_0|cmd_mux_004|src_data [39],
\mm_interconnect_0|cmd_mux_004|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_mux_004|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .init_file = "multiplePortRegister_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "multiplePortRegister_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_eso1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "dont_care";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[0]~32 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[0]~32_combout  = ( \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [0] & ( \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[0]~32 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[0]~32 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_gen2_0|cpu|F_iw[0]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[0]~1 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[0]~1_combout  = ( !\nios2_gen2_0|cpu|intr_req~combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// ((!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]) # (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout )))) # (\nios2_gen2_0|cpu|F_iw[0]~32_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|intr_req~combout  & ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout  & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout  & 
// \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]))) # (\nios2_gen2_0|cpu|F_iw[0]~32_combout ) ) ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datac(!\nios2_gen2_0|cpu|F_iw[0]~32_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datae(!\nios2_gen2_0|cpu|intr_req~combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[0]~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[0]~1 .lut_mask = 64'h0F1F00005F1F0000;
defparam \nios2_gen2_0|cpu|F_iw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N49
dffeas \nios2_gen2_0|cpu|D_iw[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|hbreak_req~0_combout ),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_logic~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_logic~0_combout  = ( \nios2_gen2_0|cpu|D_iw [13] & ( (\nios2_gen2_0|cpu|D_iw [12] & (\nios2_gen2_0|cpu|Equal0~0_combout  & (!\nios2_gen2_0|cpu|D_iw [16] & !\nios2_gen2_0|cpu|D_iw [11]))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [12]),
	.datab(!\nios2_gen2_0|cpu|Equal0~0_combout ),
	.datac(!\nios2_gen2_0|cpu|D_iw [16]),
	.datad(!\nios2_gen2_0|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_logic~0 .lut_mask = 64'h0000000010001000;
defparam \nios2_gen2_0|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y8_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_logic~1 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_logic~1_combout  = ( \nios2_gen2_0|cpu|D_iw [1] & ( \nios2_gen2_0|cpu|D_ctrl_logic~0_combout  ) ) # ( !\nios2_gen2_0|cpu|D_iw [1] & ( \nios2_gen2_0|cpu|D_ctrl_logic~0_combout  ) ) # ( !\nios2_gen2_0|cpu|D_iw [1] & ( 
// !\nios2_gen2_0|cpu|D_ctrl_logic~0_combout  & ( (!\nios2_gen2_0|cpu|D_iw [0] & (\nios2_gen2_0|cpu|D_iw [2] & ((\nios2_gen2_0|cpu|D_iw [3]) # (\nios2_gen2_0|cpu|D_iw [4])))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [0]),
	.datab(!\nios2_gen2_0|cpu|D_iw [4]),
	.datac(!\nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\nios2_gen2_0|cpu|D_iw [3]),
	.datae(!\nios2_gen2_0|cpu|D_iw [1]),
	.dataf(!\nios2_gen2_0|cpu|D_ctrl_logic~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_logic~1 .lut_mask = 64'h020A0000FFFFFFFF;
defparam \nios2_gen2_0|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \nios2_gen2_0|cpu|R_ctrl_logic (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~15_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src1 [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N48
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_logic_result[3]~15 (
// Equation(s):
// \nios2_gen2_0|cpu|E_logic_result[3]~15_combout  = ( \nios2_gen2_0|cpu|E_src1 [3] & ( !\nios2_gen2_0|cpu|R_logic_op [1] $ (((!\nios2_gen2_0|cpu|R_logic_op [0]) # (!\nios2_gen2_0|cpu|E_src2 [3]))) ) ) # ( !\nios2_gen2_0|cpu|E_src1 [3] & ( 
// (!\nios2_gen2_0|cpu|R_logic_op [1] & (!\nios2_gen2_0|cpu|R_logic_op [0] & !\nios2_gen2_0|cpu|E_src2 [3])) # (\nios2_gen2_0|cpu|R_logic_op [1] & ((\nios2_gen2_0|cpu|E_src2 [3]))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_logic_op [0]),
	.datab(!\nios2_gen2_0|cpu|R_logic_op [1]),
	.datac(!\nios2_gen2_0|cpu|E_src2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_src1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_logic_result[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_logic_result[3]~15 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_logic_result[3]~15 .lut_mask = 64'h8383838336363636;
defparam \nios2_gen2_0|cpu|E_logic_result[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_alu_result[3]~16 (
// Equation(s):
// \nios2_gen2_0|cpu|E_alu_result[3]~16_combout  = ( \nios2_gen2_0|cpu|E_logic_result[3]~15_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|Add2~69_sumout )) # (\nios2_gen2_0|cpu|R_ctrl_logic~q ))) # 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q )))) ) ) # ( !\nios2_gen2_0|cpu|E_logic_result[3]~15_combout  & ( (!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (!\nios2_gen2_0|cpu|R_ctrl_logic~q  & 
// (\nios2_gen2_0|cpu|Add2~69_sumout ))) # (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((\nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q )))) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_logic~q ),
	.datab(!\nios2_gen2_0|cpu|Add2~69_sumout ),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_result[3]~DUPLICATE_q ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_logic_result[3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_alu_result[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_alu_result[3]~16 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_alu_result[3]~16 .lut_mask = 64'h220F220F770F770F;
defparam \nios2_gen2_0|cpu|E_alu_result[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N43
dffeas \nios2_gen2_0|cpu|W_alu_result[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_alu_result[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\nios2_gen2_0|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_demux|src3_valid~1 (
// Equation(s):
// \mm_interconnect_0|cmd_demux|src3_valid~1_combout  = ( \mm_interconnect_0|router|Equal2~0_combout  & ( \mm_interconnect_0|router|Equal1~0_combout  & ( (\mm_interconnect_0|cmd_demux|src3_valid~0_combout  & ((!\mm_interconnect_0|router|Equal2~1_combout ) # 
// ((\nios2_gen2_0|cpu|W_alu_result [3] & \nios2_gen2_0|cpu|W_alu_result [2])))) ) ) ) # ( !\mm_interconnect_0|router|Equal2~0_combout  & ( \mm_interconnect_0|router|Equal1~0_combout  & ( \mm_interconnect_0|cmd_demux|src3_valid~0_combout  ) ) ) # ( 
// \mm_interconnect_0|router|Equal2~0_combout  & ( !\mm_interconnect_0|router|Equal1~0_combout  & ( \mm_interconnect_0|cmd_demux|src3_valid~0_combout  ) ) ) # ( !\mm_interconnect_0|router|Equal2~0_combout  & ( !\mm_interconnect_0|router|Equal1~0_combout  & ( 
// \mm_interconnect_0|cmd_demux|src3_valid~0_combout  ) ) )

	.dataa(!\nios2_gen2_0|cpu|W_alu_result [3]),
	.datab(!\mm_interconnect_0|router|Equal2~1_combout ),
	.datac(!\mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datad(!\nios2_gen2_0|cpu|W_alu_result [2]),
	.datae(!\mm_interconnect_0|router|Equal2~0_combout ),
	.dataf(!\mm_interconnect_0|router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_demux|src3_valid~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_demux|src3_valid~1 .lut_mask = 64'h0F0F0F0F0F0F0C0D;
defparam \mm_interconnect_0|cmd_demux|src3_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout  = ( \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0] & ( (\mm_interconnect_0|cmd_demux|src3_valid~1_combout  & (!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout  & 
// (!\mm_interconnect_0|router|Equal1~2_combout  & \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]))) ) ) # ( !\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0] & ( (\mm_interconnect_0|cmd_demux|src3_valid~1_combout  & 
// !\mm_interconnect_0|router|Equal1~2_combout ) ) )

	.dataa(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datab(!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout ),
	.datac(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datad(!\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_mux_004|arb|top_priority_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 .lut_mask = 64'h5050505000400040;
defparam \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N26
dffeas \mm_interconnect_0|cmd_mux_004|saved_grant[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_mux_004|arb|grant[0]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_mux_004|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_mux_004|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_mux_004|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout  & ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// ((\mm_interconnect_0|cmd_mux_004|saved_grant [0] & (!\mm_interconnect_0|router|Equal1~2_combout  & \mm_interconnect_0|cmd_demux|src3_valid~1_combout ))) # (\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|cmd_mux_004|saved_grant [0]),
	.datab(!\mm_interconnect_0|router|Equal1~2_combout ),
	.datac(!\mm_interconnect_0|cmd_mux_004|src_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datae(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout ),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000000000F4F;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N19
dffeas \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N24
cyclonev_lcell_comb \mm_interconnect_0|rsp_demux_004|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q  & ( (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_demux_004|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_demux_004|src1_valid~0 .lut_mask = 64'h00000000000F000F;
defparam \mm_interconnect_0|rsp_demux_004|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[1]~52 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[1]~52_combout  = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1] & \mm_interconnect_0|rsp_demux_003|src1_valid~0_combout )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[1]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[1]~52 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[1]~52 .lut_mask = 64'h0033003300330033;
defparam \nios2_gen2_0|cpu|F_iw[1]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|F_iw[1]~2 (
// Equation(s):
// \nios2_gen2_0|cpu|F_iw[1]~2_combout  = ( \nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & 
// \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout )) # (\nios2_gen2_0|cpu|F_iw[1]~52_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] ) ) # ( 
// \nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] & ( ((\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout  & \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout )) # 
// (\nios2_gen2_0|cpu|F_iw[1]~52_combout ) ) ) ) # ( !\nios2_gen2_0|cpu|D_iw[20]~0_combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0] ) )

	.dataa(!\mm_interconnect_0|rsp_demux_004|src1_valid~0_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datac(!\nios2_gen2_0|cpu|F_iw[1]~52_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datae(!\nios2_gen2_0|cpu|D_iw[20]~0_combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|F_iw[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|F_iw[1]~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|F_iw[1]~2 .lut_mask = 64'hFFFF1F1FFFFF0F5F;
defparam \nios2_gen2_0|cpu|F_iw[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N37
dffeas \nios2_gen2_0|cpu|D_iw[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|F_iw[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_gen2_0|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_ctrl_ld~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_ctrl_ld~0_combout  = ( \nios2_gen2_0|cpu|D_iw [3] & ( (\nios2_gen2_0|cpu|D_iw [1] & (\nios2_gen2_0|cpu|D_iw [0] & !\nios2_gen2_0|cpu|D_iw [4])) ) ) # ( !\nios2_gen2_0|cpu|D_iw [3] & ( (\nios2_gen2_0|cpu|D_iw [1] & 
// (\nios2_gen2_0|cpu|D_iw [0] & ((!\nios2_gen2_0|cpu|D_iw [4]) # (\nios2_gen2_0|cpu|D_iw [2])))) ) )

	.dataa(!\nios2_gen2_0|cpu|D_iw [1]),
	.datab(!\nios2_gen2_0|cpu|D_iw [0]),
	.datac(!\nios2_gen2_0|cpu|D_iw [2]),
	.datad(!\nios2_gen2_0|cpu|D_iw [4]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_ctrl_ld~0 .lut_mask = 64'h1101110111001100;
defparam \nios2_gen2_0|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N37
dffeas \nios2_gen2_0|cpu|R_ctrl_ld (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N26
dffeas \nios2_gen2_0|cpu|av_ld_waiting_for_data (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( \nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & ( \nios2_gen2_0|cpu|E_new_inst~q  & ( (!\nios2_gen2_0|cpu|d_read~q ) # ((\mm_interconnect_0|rsp_mux|WideOr1~0_combout  & 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout )) ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & ( \nios2_gen2_0|cpu|E_new_inst~q  & ( \nios2_gen2_0|cpu|R_ctrl_ld~q  ) ) ) # ( 
// \nios2_gen2_0|cpu|av_ld_waiting_for_data~q  & ( !\nios2_gen2_0|cpu|E_new_inst~q  & ( (!\nios2_gen2_0|cpu|d_read~q ) # ((\mm_interconnect_0|rsp_mux|WideOr1~0_combout  & 
// !\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout )) ) ) )

	.dataa(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datab(!\nios2_gen2_0|cpu|d_read~q ),
	.datac(!\mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datad(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_rsp_width_adapter|out_valid~0_combout ),
	.datae(!\nios2_gen2_0|cpu|av_ld_waiting_for_data~q ),
	.dataf(!\nios2_gen2_0|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h0000CFCC5555CFCC;
defparam \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout  = \nios2_gen2_0|cpu|E_src2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_src2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y8_N39
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \nios2_gen2_0|cpu|E_shift_rot_cnt[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y8_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add3~3 (
// Equation(s):
// \nios2_gen2_0|cpu|Add3~3_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( \nios2_gen2_0|cpu|E_shift_rot_cnt [0] ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add3~3 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add3~3 .lut_mask = 64'hFFFF00000000FFFF;
defparam \nios2_gen2_0|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N53
dffeas \nios2_gen2_0|cpu|E_shift_rot_cnt[1] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|Add3~3_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src2 [1]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y8_N30
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add3~2 (
// Equation(s):
// \nios2_gen2_0|cpu|Add3~2_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( \nios2_gen2_0|cpu|E_shift_rot_cnt [1] ) ) # ( \nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( \nios2_gen2_0|cpu|E_shift_rot_cnt [0] ) ) ) 
// # ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [2] & ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [1] & ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [0] ) ) )

	.dataa(gnd),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add3~2 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add3~2 .lut_mask = 64'hCCCC33330000FFFF;
defparam \nios2_gen2_0|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N32
dffeas \nios2_gen2_0|cpu|E_shift_rot_cnt[2] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|Add3~2_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src2 [2]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y8_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add3~1 (
// Equation(s):
// \nios2_gen2_0|cpu|Add3~1_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_cnt [0] & ( \nios2_gen2_0|cpu|E_shift_rot_cnt [3] ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [0] & ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [3] $ (((\nios2_gen2_0|cpu|E_shift_rot_cnt [2]) # 
// (\nios2_gen2_0|cpu|E_shift_rot_cnt [1]))) ) )

	.dataa(!\nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add3~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add3~1 .lut_mask = 64'h8877887700FF00FF;
defparam \nios2_gen2_0|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N26
dffeas \nios2_gen2_0|cpu|E_shift_rot_cnt[3] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|Add3~1_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src2 [3]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y8_N27
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_shift_rot_done~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_shift_rot_done~0_combout  = ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [3] & ( (!\nios2_gen2_0|cpu|E_shift_rot_cnt [1] & (!\nios2_gen2_0|cpu|E_shift_rot_cnt [2] & !\nios2_gen2_0|cpu|E_shift_rot_cnt [0])) ) )

	.dataa(!\nios2_gen2_0|cpu|E_shift_rot_cnt [1]),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_cnt [2]),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_shift_rot_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_done~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_shift_rot_done~0 .lut_mask = 64'h8080808000000000;
defparam \nios2_gen2_0|cpu|E_shift_rot_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N36
cyclonev_lcell_comb \nios2_gen2_0|cpu|Add3~0 (
// Equation(s):
// \nios2_gen2_0|cpu|Add3~0_combout  = ( \nios2_gen2_0|cpu|E_shift_rot_done~0_combout  & ( !\nios2_gen2_0|cpu|E_shift_rot_cnt [4] ) ) # ( !\nios2_gen2_0|cpu|E_shift_rot_done~0_combout  & ( \nios2_gen2_0|cpu|E_shift_rot_cnt [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|E_shift_rot_done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|Add3~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|Add3~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \nios2_gen2_0|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N37
dffeas \nios2_gen2_0|cpu|E_shift_rot_cnt[4] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|Add3~0_combout ),
	.asdata(\nios2_gen2_0|cpu|E_src2 [4]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N51
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_stall~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_stall~0_combout  = ( \nios2_gen2_0|cpu|E_valid_from_R~q  & ( \nios2_gen2_0|cpu|R_ctrl_ld~q  & ( ((\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & ((!\nios2_gen2_0|cpu|E_shift_rot_done~0_combout ) # (\nios2_gen2_0|cpu|E_shift_rot_cnt [4])))) # 
// (\nios2_gen2_0|cpu|E_new_inst~q ) ) ) ) # ( !\nios2_gen2_0|cpu|E_valid_from_R~q  & ( \nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \nios2_gen2_0|cpu|E_new_inst~q  ) ) ) # ( \nios2_gen2_0|cpu|E_valid_from_R~q  & ( !\nios2_gen2_0|cpu|R_ctrl_ld~q  & ( 
// (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q  & (((!\nios2_gen2_0|cpu|E_shift_rot_done~0_combout ) # (\nios2_gen2_0|cpu|E_shift_rot_cnt [4])) # (\nios2_gen2_0|cpu|E_new_inst~q ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_new_inst~q ),
	.datab(!\nios2_gen2_0|cpu|E_shift_rot_cnt [4]),
	.datac(!\nios2_gen2_0|cpu|E_shift_rot_done~0_combout ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_shift_rot~q ),
	.datae(!\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_stall~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_stall~0 .lut_mask = 64'h000000F7555555F7;
defparam \nios2_gen2_0|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N6
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_ld_stall~0 (
// Equation(s):
// \nios2_gen2_0|cpu|E_ld_stall~0_combout  = ( \nios2_gen2_0|cpu|R_ctrl_ld~q  & ( \nios2_gen2_0|cpu|E_valid_from_R~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_ld_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_ld_stall~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_ld_stall~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_gen2_0|cpu|E_ld_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y6_N42
cyclonev_lcell_comb \nios2_gen2_0|cpu|E_stall~1 (
// Equation(s):
// \nios2_gen2_0|cpu|E_stall~1_combout  = ( \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( (!\nios2_gen2_0|cpu|E_stall~0_combout  & ((!\nios2_gen2_0|cpu|E_ld_stall~0_combout ) # 
// ((!\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  & \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout )))) ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( 
// (!\nios2_gen2_0|cpu|E_stall~0_combout  & ((!\nios2_gen2_0|cpu|E_ld_stall~0_combout ) # ((!\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  & \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout )))) ) ) ) # ( \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout 
//  & ( !\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( (!\nios2_gen2_0|cpu|E_stall~0_combout  & ((!\nios2_gen2_0|cpu|E_ld_stall~0_combout ) # ((!\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout  & \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout 
// )))) ) ) ) # ( !\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout  & ( !\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout  & ( (!\nios2_gen2_0|cpu|E_stall~0_combout  & ((!\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ) # 
// (!\nios2_gen2_0|cpu|E_ld_stall~0_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datab(!\nios2_gen2_0|cpu|D_ctrl_mem32~0_combout ),
	.datac(!\nios2_gen2_0|cpu|E_stall~0_combout ),
	.datad(!\nios2_gen2_0|cpu|E_ld_stall~0_combout ),
	.datae(!\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout ),
	.dataf(!\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|E_stall~1 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|E_stall~1 .lut_mask = 64'hF0A0F020F020F020;
defparam \nios2_gen2_0|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_valid~0 (
// Equation(s):
// \nios2_gen2_0|cpu|W_valid~0_combout  = ( !\nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( \nios2_gen2_0|cpu|d_write~DUPLICATE_q  & ( (\nios2_gen2_0|cpu|E_stall~1_combout  & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4_combout  & 
// (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout  & \nios2_gen2_0|cpu|E_valid_from_R~q ))) ) ) ) # ( !\nios2_gen2_0|cpu|d_write_nxt~0_combout  & ( !\nios2_gen2_0|cpu|d_write~DUPLICATE_q  & ( 
// (\nios2_gen2_0|cpu|E_stall~1_combout  & \nios2_gen2_0|cpu|E_valid_from_R~q ) ) ) )

	.dataa(!\nios2_gen2_0|cpu|E_stall~1_combout ),
	.datab(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~4_combout ),
	.datac(!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout ),
	.datad(!\nios2_gen2_0|cpu|E_valid_from_R~q ),
	.datae(!\nios2_gen2_0|cpu|d_write_nxt~0_combout ),
	.dataf(!\nios2_gen2_0|cpu|d_write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_valid~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_valid~0 .lut_mask = 64'h0055000000400000;
defparam \nios2_gen2_0|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N2
dffeas \nios2_gen2_0|cpu|W_valid (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_valid .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N12
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  = ( !\nios2_gen2_0|cpu|Equal0~11_combout  & ( (!\nios2_gen2_0|cpu|R_src2_use_imm~5_combout  & !\nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|R_src2_use_imm~5_combout ),
	.datad(!\nios2_gen2_0|cpu|R_ctrl_br_nxt~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_gen2_0|cpu|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_wr_dst_reg~0 .lut_mask = 64'hF000F00000000000;
defparam \nios2_gen2_0|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N0
cyclonev_lcell_comb \nios2_gen2_0|cpu|D_wr_dst_reg (
// Equation(s):
// \nios2_gen2_0|cpu|D_wr_dst_reg~combout  = ( \nios2_gen2_0|cpu|D_dst_regnum[0]~3_combout  & ( \nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout  & ( \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\nios2_gen2_0|cpu|D_dst_regnum[0]~3_combout  & ( 
// \nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout  & ( \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \nios2_gen2_0|cpu|D_dst_regnum[0]~3_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout  & ( \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( 
// !\nios2_gen2_0|cpu|D_dst_regnum[0]~3_combout  & ( !\nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout  & ( (\nios2_gen2_0|cpu|D_wr_dst_reg~0_combout  & (((\nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout ) # (\nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout )) # 
// (\nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ))) ) ) )

	.dataa(!\nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout ),
	.datab(!\nios2_gen2_0|cpu|D_dst_regnum[4]~9_combout ),
	.datac(!\nios2_gen2_0|cpu|D_dst_regnum[2]~5_combout ),
	.datad(!\nios2_gen2_0|cpu|D_wr_dst_reg~0_combout ),
	.datae(!\nios2_gen2_0|cpu|D_dst_regnum[0]~3_combout ),
	.dataf(!\nios2_gen2_0|cpu|D_dst_regnum[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \nios2_gen2_0|cpu|D_wr_dst_reg .lut_mask = 64'h007F00FF00FF00FF;
defparam \nios2_gen2_0|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \nios2_gen2_0|cpu|R_wr_dst_reg (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X19_Y9_N57
cyclonev_lcell_comb \nios2_gen2_0|cpu|W_rf_wren (
// Equation(s):
// \nios2_gen2_0|cpu|W_rf_wren~combout  = ( \nios2_gen2_0|cpu|R_wr_dst_reg~q  & ( (\nios2_gen2_0|cpu|W_valid~q ) # (\rst_controller|r_sync_rst~q ) ) ) # ( !\nios2_gen2_0|cpu|R_wr_dst_reg~q  & ( \rst_controller|r_sync_rst~q  ) )

	.dataa(!\rst_controller|r_sync_rst~q ),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|W_valid~q ),
	.datad(gnd),
	.datae(!\nios2_gen2_0|cpu|R_wr_dst_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|W_rf_wren .extended_lut = "off";
defparam \nios2_gen2_0|cpu|W_rf_wren .lut_mask = 64'h55555F5F55555F5F;
defparam \nios2_gen2_0|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \nios2_gen2_0|cpu|d_writedata[16]~feeder (
// Equation(s):
// \nios2_gen2_0|cpu|d_writedata[16]~feeder_combout  = \nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \nios2_gen2_0|cpu|d_writedata[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_gen2_0|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N26
dffeas \nios2_gen2_0|cpu|d_writedata[16] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\nios2_gen2_0|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_gen2_0|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_gen2_0|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_gen2_0|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \nios2_gen2_0|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N17
dffeas \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\nios2_gen2_0|cpu|d_writedata [16]),
	.clrn(!\rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.sload(vcc),
	.ena(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|byteen_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N15
cyclonev_lcell_comb \reg16_multipleport_avalon_interface_0|U1|Q2[0]~feeder (
// Equation(s):
// \reg16_multipleport_avalon_interface_0|U1|Q2[0]~feeder_combout  = \mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [0]

	.dataa(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|data_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[0]~feeder .extended_lut = "off";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N16
dffeas \reg16_multipleport_avalon_interface_0|U1|Q2[0] (
	.clk(\clk_clk~inputCLKENA0_outclk ),
	.d(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~feeder_combout ),
	.asdata(\nios2_gen2_0|cpu|d_writedata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst_controller|r_sync_rst~q ),
	.sload(!\mm_interconnect_0|reg16_multipleport_avalon_interface_0_avalon_slave_2_cmd_width_adapter|use_reg~q ),
	.ena(\reg16_multipleport_avalon_interface_0|U1|Q2[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg16_multipleport_avalon_interface_0|U1|Q2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[0] .is_wysiwyg = "true";
defparam \reg16_multipleport_avalon_interface_0|U1|Q2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X19_Y2_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
