// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1962\sampleModel1962_3_sub\Mysubsystem_8.v
// Created: 2024-08-16 01:40:16
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_8
// Source Path: sampleModel1962_3_sub/Subsystem/Mysubsystem_8
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_8
          (clk,
           reset,
           enb,
           Out1,
           y,
           Out3);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] Out1;  // uint8
  output  [7:0] y;  // uint8
  output  [7:0] Out3;  // uint8


  wire [7:0] cfblk141_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk60_out1;  // uint8


  cfblk141 u_cfblk141 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk141_out1)  // uint8
                       );

  assign dtc_out = cfblk141_out1;



  assign cfblk60_out1 = dtc_out;



  assign Out1 = cfblk60_out1;

  assign y = cfblk141_out1;

  assign Out3 = cfblk60_out1;

endmodule  // Mysubsystem_8

