#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0x5589b73fd0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 8;
 .timescale -9 -12;
v0x5589b98e90_0 .var "CLK", 0 0;
v0x5589b98f50_0 .net "MemtoRegOut", 63 0, L_0x5589b995b0;  1 drivers
v0x5589b99060_0 .var "Reset_L", 0 0;
v0x5589b99100_0 .net "currentPC", 63 0, v0x5589b97c00_0;  1 drivers
v0x5589b991a0_0 .var "passed", 7 0;
v0x5589b992b0_0 .var "startPC", 63 0;
v0x5589b99370_0 .var "watchdog", 15 0;
E_0x5589b0d9f0 .event edge, v0x5589b99370_0;
S_0x5589b10b60 .scope task, "allPassed" "allPassed" 2 27, 2 27 0, S_0x5589b73fd0;
 .timescale -9 -12;
v0x5589b73750_0 .var "numTests", 7 0;
v0x5589b73cb0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x5589b73cb0_0;
    %load/vec4 v0x5589b73750_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 31 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Some tests failed: %d of %d passed", v0x5589b73cb0_0, v0x5589b73750_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5589b921a0 .scope task, "passTest" "passTest" 2 18, 2 18 0, S_0x5589b73fd0;
 .timescale -9 -12;
v0x5589b73ea0_0 .var "actualOut", 63 0;
v0x5589b758f0_0 .var "expectedOut", 63 0;
v0x5589b75ab0_0 .var "passed", 7 0;
v0x5589b71f20_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x5589b73ea0_0;
    %load/vec4 v0x5589b758f0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 23 "$display", "%s passed", v0x5589b71f20_0 {0 0 0};
    %load/vec4 v0x5589b75ab0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5589b75ab0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 24 "$display", "%s failed: 0x%x should be 0x%x", v0x5589b71f20_0, v0x5589b73ea0_0, v0x5589b758f0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x5589b92480 .scope module, "uut" "singlecycle" 2 47, 3 3 0, S_0x5589b73fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x5589b97420_0 .net "CLK", 0 0, v0x5589b98e90_0;  1 drivers
v0x5589b97510_0 .net "MemtoRegOut", 63 0, L_0x5589b995b0;  alias, 1 drivers
v0x5589b975d0_0 .net "Mux1out", 63 0, L_0x5589b99430;  1 drivers
v0x5589b976d0_0 .net *"_ivl_11", 4 0, L_0x5589b999e0;  1 drivers
v0x5589b97770_0 .net *"_ivl_9", 4 0, L_0x5589b99940;  1 drivers
v0x5589b978a0_0 .net "aluctrl", 3 0, v0x5589b96470_0;  1 drivers
v0x5589b979b0_0 .net "aluout", 63 0, v0x5589b92b80_0;  1 drivers
v0x5589b97ac0_0 .net "alusrc", 0 0, v0x5589b96550_0;  1 drivers
v0x5589b97b60_0 .net "branch", 0 0, v0x5589b965f0_0;  1 drivers
v0x5589b97c00_0 .var "currentpc", 63 0;
v0x5589b97cf0_0 .net "extimm", 63 0, v0x5589b95ae0_0;  1 drivers
v0x5589b97e00_0 .net "instruction", 31 0, v0x5589b97300_0;  1 drivers
v0x5589b97ec0_0 .net "mem2reg", 0 0, v0x5589b966f0_0;  1 drivers
v0x5589b97f60_0 .net "memread", 0 0, v0x5589b96790_0;  1 drivers
v0x5589b98050_0 .net "memwrite", 0 0, v0x5589b96880_0;  1 drivers
v0x5589b98140_0 .net "nextpc", 63 0, v0x5589b94160_0;  1 drivers
v0x5589b981e0_0 .net "opcode", 10 0, L_0x5589b99c50;  1 drivers
v0x5589b98390_0 .net "rd", 4 0, L_0x5589b99710;  1 drivers
v0x5589b98430_0 .net "readdata", 63 0, v0x5589b938a0_0;  1 drivers
v0x5589b984d0_0 .net "reg2loc", 0 0, v0x5589b969f0_0;  1 drivers
v0x5589b98570_0 .net "regoutA", 63 0, L_0x5589baa430;  1 drivers
v0x5589b98660_0 .net "regoutB", 63 0, L_0x5589baa950;  1 drivers
v0x5589b98750_0 .net "regwrite", 0 0, v0x5589b96a90_0;  1 drivers
v0x5589b98840_0 .net "resetl", 0 0, v0x5589b99060_0;  1 drivers
v0x5589b988e0_0 .net "rm", 4 0, L_0x5589b99850;  1 drivers
v0x5589b989a0_0 .net "rn", 4 0, L_0x5589b99ac0;  1 drivers
v0x5589b98a40_0 .net "signop", 1 0, v0x5589b96b60_0;  1 drivers
v0x5589b98b30_0 .net "startpc", 63 0, v0x5589b992b0_0;  1 drivers
v0x5589b98c10_0 .net "uncond_branch", 0 0, v0x5589b96c30_0;  1 drivers
v0x5589b98d00_0 .net "zero", 0 0, L_0x5589baa1b0;  1 drivers
L_0x5589b99430 .functor MUXZ 64, L_0x5589baa950, v0x5589b95ae0_0, v0x5589b96550_0, C4<>;
L_0x5589b995b0 .functor MUXZ 64, v0x5589b92b80_0, v0x5589b938a0_0, v0x5589b966f0_0, C4<>;
L_0x5589b99710 .part v0x5589b97300_0, 0, 5;
L_0x5589b99850 .part v0x5589b97300_0, 5, 5;
L_0x5589b99940 .part v0x5589b97300_0, 0, 5;
L_0x5589b999e0 .part v0x5589b97300_0, 16, 5;
L_0x5589b99ac0 .functor MUXZ 5, L_0x5589b999e0, L_0x5589b99940, v0x5589b969f0_0, C4<>;
L_0x5589b99c50 .part v0x5589b97300_0, 21, 11;
L_0x5589b9a060 .part v0x5589b97300_0, 0, 26;
S_0x5589b926e0 .scope module, "ALU" "ALU" 3 101, 4 8 0, S_0x5589b92480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5589b6eb00_0 .net "ALUCtrl", 3 0, v0x5589b96470_0;  alias, 1 drivers
v0x5589b929e0_0 .net "BusA", 63 0, L_0x5589baa430;  alias, 1 drivers
v0x5589b92ac0_0 .net "BusB", 63 0, L_0x5589b99430;  alias, 1 drivers
v0x5589b92b80_0 .var "BusW", 63 0;
v0x5589b92c60_0 .net "Zero", 0 0, L_0x5589baa1b0;  alias, 1 drivers
L_0x7fb79260a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589b92d70_0 .net/2u *"_ivl_0", 63 0, L_0x7fb79260a8;  1 drivers
E_0x5589b0db80 .event edge, v0x5589b92ac0_0, v0x5589b929e0_0, v0x5589b6eb00_0;
L_0x5589baa1b0 .cmp/eq 64, v0x5589b92b80_0, L_0x7fb79260a8;
S_0x5589b92ef0 .scope module, "DataMemory" "DataMemory" 3 132, 5 5 0, S_0x5589b92480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x5589b93590_0 .net "Address", 63 0, v0x5589b92b80_0;  alias, 1 drivers
v0x5589b93670_0 .net "Clock", 0 0, v0x5589b98e90_0;  alias, 1 drivers
v0x5589b93710_0 .net "MemoryRead", 0 0, v0x5589b96790_0;  alias, 1 drivers
v0x5589b937e0_0 .net "MemoryWrite", 0 0, v0x5589b96880_0;  alias, 1 drivers
v0x5589b938a0_0 .var "ReadData", 63 0;
v0x5589b939d0_0 .net "WriteData", 63 0, L_0x5589baa950;  alias, 1 drivers
v0x5589b93ab0 .array "memBank", 0 1023, 7 0;
E_0x5589b0df50 .event posedge, v0x5589b93670_0;
S_0x5589b931b0 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x5589b92ef0;
 .timescale -9 -12;
v0x5589b933b0_0 .var "addr", 63 0;
v0x5589b934b0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x5589b934b0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x5589b933b0_0;
    %store/vec4a v0x5589b93ab0, 4, 0;
    %load/vec4 v0x5589b934b0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5589b933b0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589b93ab0, 4, 0;
    %load/vec4 v0x5589b934b0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5589b933b0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589b93ab0, 4, 0;
    %load/vec4 v0x5589b934b0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5589b933b0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589b93ab0, 4, 0;
    %load/vec4 v0x5589b934b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5589b933b0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589b93ab0, 4, 0;
    %load/vec4 v0x5589b934b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5589b933b0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589b93ab0, 4, 0;
    %load/vec4 v0x5589b934b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5589b933b0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589b93ab0, 4, 0;
    %load/vec4 v0x5589b934b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5589b933b0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5589b93ab0, 4, 0;
    %end;
S_0x5589b93c30 .scope module, "NextPClogic" "NextPClogic" 3 110, 6 3 0, S_0x5589b92480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x5589b93ee0_0 .net "ALUZero", 0 0, L_0x5589baa1b0;  alias, 1 drivers
v0x5589b93fd0_0 .net "Branch", 0 0, v0x5589b965f0_0;  alias, 1 drivers
v0x5589b94070_0 .net "CurrentPC", 63 0, v0x5589b97c00_0;  alias, 1 drivers
v0x5589b94160_0 .var "NextPC", 63 0;
v0x5589b94240_0 .net "SignExtImm64", 63 0, v0x5589b95ae0_0;  alias, 1 drivers
v0x5589b94370_0 .net "Uncondbranch", 0 0, v0x5589b96c30_0;  alias, 1 drivers
E_0x5589b77590/0 .event edge, v0x5589b94370_0, v0x5589b94070_0, v0x5589b94240_0, v0x5589b93fd0_0;
E_0x5589b77590/1 .event edge, v0x5589b92c60_0;
E_0x5589b77590 .event/or E_0x5589b77590/0, E_0x5589b77590/1;
S_0x5589b94530 .scope module, "RegisterFile" "RegisterFile" 3 120, 7 3 0, S_0x5589b92480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x5589b94870_0 .net "BusA", 63 0, L_0x5589baa430;  alias, 1 drivers
v0x5589b94950_0 .net "BusB", 63 0, L_0x5589baa950;  alias, 1 drivers
v0x5589b94a20_0 .net "BusW", 63 0, L_0x5589b995b0;  alias, 1 drivers
v0x5589b94af0_0 .net "Clk", 0 0, v0x5589b98e90_0;  alias, 1 drivers
v0x5589b94bc0_0 .net "RA", 4 0, L_0x5589b99850;  alias, 1 drivers
v0x5589b94cd0_0 .net "RB", 4 0, L_0x5589b99ac0;  alias, 1 drivers
v0x5589b94db0_0 .net "RW", 4 0, L_0x5589b99710;  alias, 1 drivers
v0x5589b94e90_0 .net "RegWr", 0 0, v0x5589b96a90_0;  alias, 1 drivers
v0x5589b94f50_0 .net *"_ivl_0", 31 0, L_0x5589baa250;  1 drivers
v0x5589b95030_0 .net *"_ivl_10", 31 0, L_0x5589baa770;  1 drivers
v0x5589b95110_0 .net *"_ivl_12", 7 0, L_0x5589baa810;  1 drivers
L_0x7fb7926180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5589b951f0_0 .net *"_ivl_15", 2 0, L_0x7fb7926180;  1 drivers
L_0x7fb79261c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589b952d0_0 .net *"_ivl_19", 31 0, L_0x7fb79261c8;  1 drivers
v0x5589b953b0_0 .net *"_ivl_2", 7 0, L_0x5589baa2f0;  1 drivers
L_0x7fb79260f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5589b95490_0 .net *"_ivl_5", 2 0, L_0x7fb79260f0;  1 drivers
L_0x7fb7926138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589b95570_0 .net *"_ivl_9", 31 0, L_0x7fb7926138;  1 drivers
v0x5589b95650 .array "registers", 0 63, 31 0;
E_0x5589ad5660 .event negedge, v0x5589b93670_0;
L_0x5589baa250 .array/port v0x5589b95650, L_0x5589baa2f0;
L_0x5589baa2f0 .concat [ 5 3 0 0], L_0x5589b99850, L_0x7fb79260f0;
L_0x5589baa430 .delay 64 (2000,2000,2000) L_0x5589baa430/d;
L_0x5589baa430/d .concat [ 32 32 0 0], L_0x5589baa250, L_0x7fb7926138;
L_0x5589baa770 .array/port v0x5589b95650, L_0x5589baa810;
L_0x5589baa810 .concat [ 5 3 0 0], L_0x5589b99ac0, L_0x7fb7926180;
L_0x5589baa950 .delay 64 (2000,2000,2000) L_0x5589baa950/d;
L_0x5589baa950/d .concat [ 32 32 0 0], L_0x5589baa770, L_0x7fb79261c8;
S_0x5589b95810 .scope module, "SignExtender" "SignExtender" 3 94, 8 1 0, S_0x5589b92480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm25";
    .port_info 2 /INPUT 2 "Ctrl";
v0x5589b95ae0_0 .var "BusImm", 63 0;
v0x5589b95bc0_0 .net "Ctrl", 0 1, v0x5589b96b60_0;  alias, 1 drivers
v0x5589b95c80_0 .net "Imm25", 25 0, L_0x5589b9a060;  1 drivers
L_0x7fb7926018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5589b95d40_0 .net/2u *"_ivl_0", 1 0, L_0x7fb7926018;  1 drivers
v0x5589b95e20_0 .net *"_ivl_2", 0 0, L_0x5589b99d90;  1 drivers
L_0x7fb7926060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589b95f30_0 .net/2u *"_ivl_4", 0 0, L_0x7fb7926060;  1 drivers
v0x5589b96010_0 .net *"_ivl_7", 0 0, L_0x5589b99e30;  1 drivers
v0x5589b960f0_0 .net "extBit", 0 0, L_0x5589b99ed0;  1 drivers
E_0x5589b95a60 .event edge, v0x5589b95c80_0, v0x5589b95bc0_0;
L_0x5589b99d90 .cmp/ne 2, v0x5589b96b60_0, L_0x7fb7926018;
L_0x5589b99e30 .part L_0x5589b9a060, 25, 1;
L_0x5589b99ed0 .functor MUXZ 1, L_0x5589b99e30, L_0x7fb7926060, L_0x5589b99d90, C4<>;
S_0x5589b96230 .scope module, "control" "control" 3 79, 9 17 0, S_0x5589b92480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 2 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x5589b96470_0 .var "aluop", 3 0;
v0x5589b96550_0 .var "alusrc", 0 0;
v0x5589b965f0_0 .var "branch", 0 0;
v0x5589b966f0_0 .var "mem2reg", 0 0;
v0x5589b96790_0 .var "memread", 0 0;
v0x5589b96880_0 .var "memwrite", 0 0;
v0x5589b96950_0 .net "opcode", 10 0, L_0x5589b99c50;  alias, 1 drivers
v0x5589b969f0_0 .var "reg2loc", 0 0;
v0x5589b96a90_0 .var "regwrite", 0 0;
v0x5589b96b60_0 .var "signop", 1 0;
v0x5589b96c30_0 .var "uncond_branch", 0 0;
E_0x5589b96410 .event edge, v0x5589b96950_0;
S_0x5589b96e80 .scope module, "imem" "InstructionMemory" 3 74, 10 12 0, S_0x5589b92480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x5589b72d30 .param/l "MemSize" 0 10 14, +C4<00000000000000000000000000101000>;
P_0x5589b72d70 .param/l "T_rd" 0 10 13, +C4<00000000000000000000000000010100>;
v0x5589b971f0_0 .net "Address", 63 0, v0x5589b97c00_0;  alias, 1 drivers
v0x5589b97300_0 .var "Data", 31 0;
E_0x5589b97170 .event edge, v0x5589b94070_0;
    .scope S_0x5589b96e80;
T_3 ;
    %wait E_0x5589b97170;
    %load/vec4 v0x5589b971f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3538044553, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3536506634, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 3534968715, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3533430284, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 705233225, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 705233257, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 705233289, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v0x5589b97300_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5589b96230;
T_4 ;
    %wait E_0x5589b96410;
    %load/vec4 v0x5589b96950_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b969f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96550_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5589b966f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b96880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b965f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b96c30_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5589b96470_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5589b96b60_0, 0, 2;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5589b95810;
T_5 ;
    %wait E_0x5589b95a60;
    %load/vec4 v0x5589b95bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x5589b95c80_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589b95ae0_0, 0, 64;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5589b95c80_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x5589b95c80_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589b95ae0_0, 0, 64;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5589b95c80_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v0x5589b95c80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589b95ae0_0, 0, 64;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x5589b95c80_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0x5589b95c80_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589b95ae0_0, 0, 64;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5589b926e0;
T_6 ;
    %wait E_0x5589b0db80;
    %load/vec4 v0x5589b6eb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x5589b929e0_0;
    %load/vec4 v0x5589b92ac0_0;
    %and;
    %store/vec4 v0x5589b92b80_0, 0, 64;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x5589b929e0_0;
    %load/vec4 v0x5589b92ac0_0;
    %or;
    %store/vec4 v0x5589b92b80_0, 0, 64;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x5589b929e0_0;
    %load/vec4 v0x5589b92ac0_0;
    %add;
    %store/vec4 v0x5589b92b80_0, 0, 64;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x5589b929e0_0;
    %load/vec4 v0x5589b92ac0_0;
    %sub;
    %store/vec4 v0x5589b92b80_0, 0, 64;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5589b92ac0_0;
    %store/vec4 v0x5589b92b80_0, 0, 64;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5589b93c30;
T_7 ;
    %wait E_0x5589b77590;
    %load/vec4 v0x5589b94370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5589b94070_0;
    %load/vec4 v0x5589b94240_0;
    %muli 4, 0, 64;
    %add;
    %store/vec4 v0x5589b94160_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5589b93fd0_0;
    %load/vec4 v0x5589b93ee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5589b94070_0;
    %load/vec4 v0x5589b94240_0;
    %muli 4, 0, 64;
    %add;
    %store/vec4 v0x5589b94160_0, 0, 64;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5589b94070_0;
    %addi 4, 0, 64;
    %store/vec4 v0x5589b94160_0, 0, 64;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5589b94530;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5589b95650, 0, 4;
    %end;
    .thread T_8;
    .scope S_0x5589b94530;
T_9 ;
    %wait E_0x5589ad5660;
    %load/vec4 v0x5589b94e90_0;
    %load/vec4 v0x5589b94db0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5589b94a20_0;
    %pad/u 32;
    %load/vec4 v0x5589b94db0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589b95650, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5589b92ef0;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5589b933b0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5589b934b0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5589b931b0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5589b933b0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x5589b934b0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5589b931b0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5589b933b0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5589b934b0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5589b931b0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x5589b933b0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x5589b934b0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5589b931b0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x5589b933b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5589b934b0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5589b931b0;
    %join;
    %end;
    .thread T_10;
    .scope S_0x5589b92ef0;
T_11 ;
    %wait E_0x5589b0df50;
    %load/vec4 v0x5589b93710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x5589b93590_0;
    %load/vec4a v0x5589b93ab0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589b938a0_0, 4, 5;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589b93ab0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589b938a0_0, 4, 5;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589b93ab0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589b938a0_0, 4, 5;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589b93ab0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589b938a0_0, 4, 5;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589b93ab0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589b938a0_0, 4, 5;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589b93ab0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589b938a0_0, 4, 5;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589b93ab0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589b938a0_0, 4, 5;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5589b93ab0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5589b938a0_0, 4, 5;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5589b92ef0;
T_12 ;
    %wait E_0x5589b0df50;
    %load/vec4 v0x5589b937e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5589b939d0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x5589b93590_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589b93ab0, 0, 4;
    %load/vec4 v0x5589b939d0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589b93ab0, 0, 4;
    %load/vec4 v0x5589b939d0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589b93ab0, 0, 4;
    %load/vec4 v0x5589b939d0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589b93ab0, 0, 4;
    %load/vec4 v0x5589b939d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589b93ab0, 0, 4;
    %load/vec4 v0x5589b939d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589b93ab0, 0, 4;
    %load/vec4 v0x5589b939d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589b93ab0, 0, 4;
    %load/vec4 v0x5589b939d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5589b93590_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5589b93ab0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5589b92480;
T_13 ;
    %wait E_0x5589ad5660;
    %load/vec4 v0x5589b98840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5589b98140_0;
    %assign/vec4 v0x5589b97c00_0, 3000;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5589b98b30_0;
    %assign/vec4 v0x5589b97c00_0, 3000;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5589b73fd0;
T_14 ;
    %vpi_call 2 12 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5589b73fd0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b99060_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5589b992b0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5589b991a0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5589b99370_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b99060_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5589b992b0_0, 0, 64;
    %wait E_0x5589b0df50;
    %wait E_0x5589ad5660;
    %wait E_0x5589b0df50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589b99060_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x5589b99100_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_15.1, 5;
    %wait E_0x5589b0df50;
    %wait E_0x5589ad5660;
    %vpi_call 2 87 "$display", "CurrentPC:%h", v0x5589b99100_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %load/vec4 v0x5589b98f50_0;
    %store/vec4 v0x5589b73ea0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x5589b758f0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x5589b71f20_0, 0, 257;
    %load/vec4 v0x5589b991a0_0;
    %store/vec4 v0x5589b75ab0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5589b921a0;
    %join;
    %load/vec4 v0x5589b75ab0_0;
    %store/vec4 v0x5589b991a0_0, 0, 8;
T_15.2 ;
    %load/vec4 v0x5589b99100_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_15.3, 5;
    %wait E_0x5589b0df50;
    %wait E_0x5589ad5660;
    %vpi_call 2 100 "$display", "CurrentPC:%h", v0x5589b99100_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %load/vec4 v0x5589b98f50_0;
    %store/vec4 v0x5589b73ea0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x5589b758f0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x5589b71f20_0, 0, 257;
    %load/vec4 v0x5589b991a0_0;
    %store/vec4 v0x5589b75ab0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5589b921a0;
    %join;
    %load/vec4 v0x5589b75ab0_0;
    %store/vec4 v0x5589b991a0_0, 0, 8;
    %load/vec4 v0x5589b991a0_0;
    %store/vec4 v0x5589b73cb0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5589b73750_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x5589b10b60;
    %join;
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5589b73fd0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589b98e90_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5589b73fd0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x5589b98e90_0;
    %inv;
    %store/vec4 v0x5589b98e90_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x5589b98e90_0;
    %inv;
    %store/vec4 v0x5589b98e90_0, 0, 1;
    %load/vec4 v0x5589b99370_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5589b99370_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5589b73fd0;
T_18 ;
    %wait E_0x5589b0d9f0;
    %load/vec4 v0x5589b99370_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 129 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 130 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory.v";
