INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sources_1/new/IDEXEpipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXEpipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sources_1/new/IFIDpipelineReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDpipelineReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sources_1/new/ImmediateExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sources_1/new/RegrtMultiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegrtMultiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sources_1/new/pcAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Labs/Lab_3_Sethu_Senthil/Lab_3_Sethu_Senthil.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
