<profile>

<section name = "Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_119_21'" level="0">
<item name = "Date">Mon Mar 24 04:06:39 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">filter</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.481 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1922, 1922, 19.220 us, 19.220 us, 1921, 1921, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_119_2">1920, 1920, 1, 1, 1, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 27, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln119_fu_94_p2">+, 0, 0, 12, 11, 1</column>
<column name="icmp_ln119_fu_88_p2">icmp, 0, 0, 12, 11, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 11, 22</column>
<column name="j_1_fu_34">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="j_1_fu_34">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_119_21, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_119_21, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_119_21, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_119_21, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_119_21, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filter_kernel_Pipeline_VITIS_LOOP_119_21, return value</column>
<column name="line_buffer_5_address0">out, 11, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_5_ce0">out, 1, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_5_we0">out, 1, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_5_d0">out, 8, ap_memory, line_buffer_5, array</column>
<column name="line_buffer_4_address0">out, 11, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_4_ce0">out, 1, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_4_we0">out, 1, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_4_d0">out, 8, ap_memory, line_buffer_4, array</column>
<column name="line_buffer_3_address0">out, 11, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_3_ce0">out, 1, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_3_we0">out, 1, ap_memory, line_buffer_3, array</column>
<column name="line_buffer_3_d0">out, 8, ap_memory, line_buffer_3, array</column>
</table>
</item>
</section>
</profile>
