--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=8 LPM_WIDTH=9 LPM_WIDTHS=3 data result sel
--VERSION_BEGIN 18.1 cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ  VERSION_END


-- Copyright (C) 2018  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel FPGA IP License Agreement, or other applicable license
--  agreement, including, without limitation, that your use is for
--  the sole purpose of programming logic devices manufactured by
--  Intel and sold by Intel or its authorized distributors.  Please
--  refer to the applicable agreement for further details.



--synthesis_resources = lut 45 
SUBDESIGN mux_cnb
( 
	data[71..0]	:	input;
	result[8..0]	:	output;
	sel[2..0]	:	input;
) 
VARIABLE 
	result_node[8..0]	: WIRE;
	sel_ffs_wire[2..0]	: WIRE;
	sel_node[2..0]	: WIRE;
	w_data1021w[3..0]	: WIRE;
	w_data1022w[3..0]	: WIRE;
	w_data1068w[7..0]	: WIRE;
	w_data1090w[3..0]	: WIRE;
	w_data1091w[3..0]	: WIRE;
	w_data1137w[7..0]	: WIRE;
	w_data1159w[3..0]	: WIRE;
	w_data1160w[3..0]	: WIRE;
	w_data1206w[7..0]	: WIRE;
	w_data1228w[3..0]	: WIRE;
	w_data1229w[3..0]	: WIRE;
	w_data1275w[7..0]	: WIRE;
	w_data1297w[3..0]	: WIRE;
	w_data1298w[3..0]	: WIRE;
	w_data721w[7..0]	: WIRE;
	w_data743w[3..0]	: WIRE;
	w_data744w[3..0]	: WIRE;
	w_data792w[7..0]	: WIRE;
	w_data814w[3..0]	: WIRE;
	w_data815w[3..0]	: WIRE;
	w_data861w[7..0]	: WIRE;
	w_data883w[3..0]	: WIRE;
	w_data884w[3..0]	: WIRE;
	w_data930w[7..0]	: WIRE;
	w_data952w[3..0]	: WIRE;
	w_data953w[3..0]	: WIRE;
	w_data999w[7..0]	: WIRE;
	w_sel1023w[1..0]	: WIRE;
	w_sel1092w[1..0]	: WIRE;
	w_sel1161w[1..0]	: WIRE;
	w_sel1230w[1..0]	: WIRE;
	w_sel1299w[1..0]	: WIRE;
	w_sel745w[1..0]	: WIRE;
	w_sel816w[1..0]	: WIRE;
	w_sel885w[1..0]	: WIRE;
	w_sel954w[1..0]	: WIRE;

BEGIN 
	result[] = result_node[];
	result_node[] = ( ((sel_node[2..2] & (((w_data1298w[1..1] & w_sel1299w[0..0]) & (! (((w_data1298w[0..0] & (! w_sel1299w[1..1])) & (! w_sel1299w[0..0])) # (w_sel1299w[1..1] & (w_sel1299w[0..0] # w_data1298w[2..2]))))) # ((((w_data1298w[0..0] & (! w_sel1299w[1..1])) & (! w_sel1299w[0..0])) # (w_sel1299w[1..1] & (w_sel1299w[0..0] # w_data1298w[2..2]))) & (w_data1298w[3..3] # (! w_sel1299w[0..0]))))) # ((! sel_node[2..2]) & (((w_data1297w[1..1] & w_sel1299w[0..0]) & (! (((w_data1297w[0..0] & (! w_sel1299w[1..1])) & (! w_sel1299w[0..0])) # (w_sel1299w[1..1] & (w_sel1299w[0..0] # w_data1297w[2..2]))))) # ((((w_data1297w[0..0] & (! w_sel1299w[1..1])) & (! w_sel1299w[0..0])) # (w_sel1299w[1..1] & (w_sel1299w[0..0] # w_data1297w[2..2]))) & (w_data1297w[3..3] # (! w_sel1299w[0..0])))))), ((sel_node[2..2] & (((w_data1229w[1..1] & w_sel1230w[0..0]) & (! (((w_data1229w[0..0] & (! w_sel1230w[1..1])) & (! w_sel1230w[0..0])) # (w_sel1230w[1..1] & (w_sel1230w[0..0] # w_data1229w[2..2]))))) # ((((w_data1229w[0..0] & (! w_sel1230w[1..1])) & (! w_sel1230w[0..0])) # (w_sel1230w[1..1] & (w_sel1230w[0..0] # w_data1229w[2..2]))) & (w_data1229w[3..3] # (! w_sel1230w[0..0]))))) # ((! sel_node[2..2]) & (((w_data1228w[1..1] & w_sel1230w[0..0]) & (! (((w_data1228w[0..0] & (! w_sel1230w[1..1])) & (! w_sel1230w[0..0])) # (w_sel1230w[1..1] & (w_sel1230w[0..0] # w_data1228w[2..2]))))) # ((((w_data1228w[0..0] & (! w_sel1230w[1..1])) & (! w_sel1230w[0..0])) # (w_sel1230w[1..1] & (w_sel1230w[0..0] # w_data1228w[2..2]))) & (w_data1228w[3..3] # (! w_sel1230w[0..0])))))), ((sel_node[2..2] & (((w_data1160w[1..1] & w_sel1161w[0..0]) & (! (((w_data1160w[0..0] & (! w_sel1161w[1..1])) & (! w_sel1161w[0..0])) # (w_sel1161w[1..1] & (w_sel1161w[0..0] # w_data1160w[2..2]))))) # ((((w_data1160w[0..0] & (! w_sel1161w[1..1])) & (! w_sel1161w[0..0])) # (w_sel1161w[1..1] & (w_sel1161w[0..0] # w_data1160w[2..2]))) & (w_data1160w[3..3] # (! w_sel1161w[0..0]))))) # ((! sel_node[2..2]) & (((w_data1159w[1..1] & w_sel1161w[0..0]) & (! (((w_data1159w[0..0] & (! w_sel1161w[1..1])) & (! w_sel1161w[0..0])) # (w_sel1161w[1..1] & (w_sel1161w[0..0] # w_data1159w[2..2]))))) # ((((w_data1159w[0..0] & (! w_sel1161w[1..1])) & (! w_sel1161w[0..0])) # (w_sel1161w[1..1] & (w_sel1161w[0..0] # w_data1159w[2..2]))) & (w_data1159w[3..3] # (! w_sel1161w[0..0])))))), ((sel_node[2..2] & (((w_data1091w[1..1] & w_sel1092w[0..0]) & (! (((w_data1091w[0..0] & (! w_sel1092w[1..1])) & (! w_sel1092w[0..0])) # (w_sel1092w[1..1] & (w_sel1092w[0..0] # w_data1091w[2..2]))))) # ((((w_data1091w[0..0] & (! w_sel1092w[1..1])) & (! w_sel1092w[0..0])) # (w_sel1092w[1..1] & (w_sel1092w[0..0] # w_data1091w[2..2]))) & (w_data1091w[3..3] # (! w_sel1092w[0..0]))))) # ((! sel_node[2..2]) & (((w_data1090w[1..1] & w_sel1092w[0..0]) & (! (((w_data1090w[0..0] & (! w_sel1092w[1..1])) & (! w_sel1092w[0..0])) # (w_sel1092w[1..1] & (w_sel1092w[0..0] # w_data1090w[2..2]))))) # ((((w_data1090w[0..0] & (! w_sel1092w[1..1])) & (! w_sel1092w[0..0])) # (w_sel1092w[1..1] & (w_sel1092w[0..0] # w_data1090w[2..2]))) & (w_data1090w[3..3] # (! w_sel1092w[0..0])))))), ((sel_node[2..2] & (((w_data1022w[1..1] & w_sel1023w[0..0]) & (! (((w_data1022w[0..0] & (! w_sel1023w[1..1])) & (! w_sel1023w[0..0])) # (w_sel1023w[1..1] & (w_sel1023w[0..0] # w_data1022w[2..2]))))) # ((((w_data1022w[0..0] & (! w_sel1023w[1..1])) & (! w_sel1023w[0..0])) # (w_sel1023w[1..1] & (w_sel1023w[0..0] # w_data1022w[2..2]))) & (w_data1022w[3..3] # (! w_sel1023w[0..0]))))) # ((! sel_node[2..2]) & (((w_data1021w[1..1] & w_sel1023w[0..0]) & (! (((w_data1021w[0..0] & (! w_sel1023w[1..1])) & (! w_sel1023w[0..0])) # (w_sel1023w[1..1] & (w_sel1023w[0..0] # w_data1021w[2..2]))))) # ((((w_data1021w[0..0] & (! w_sel1023w[1..1])) & (! w_sel1023w[0..0])) # (w_sel1023w[1..1] & (w_sel1023w[0..0] # w_data1021w[2..2]))) & (w_data1021w[3..3] # (! w_sel1023w[0..0])))))), ((sel_node[2..2] & (((w_data953w[1..1] & w_sel954w[0..0]) & (! (((w_data953w[0..0] & (! w_sel954w[1..1])) & (! w_sel954w[0..0])) # (w_sel954w[1..1] & (w_sel954w[0..0] # w_data953w[2..2]))))) # ((((w_data953w[0..0] & (! w_sel954w[1..1])) & (! w_sel954w[0..0])) # (w_sel954w[1..1] & (w_sel954w[0..0] # w_data953w[2..2]))) & (w_data953w[3..3] # (! w_sel954w[0..0]))))) # ((! sel_node[2..2]) & (((w_data952w[1..1] & w_sel954w[0..0]) & (! (((w_data952w[0..0] & (! w_sel954w[1..1])) & (! w_sel954w[0..0])) # (w_sel954w[1..1] & (w_sel954w[0..0] # w_data952w[2..2]))))) # ((((w_data952w[0..0] & (! w_sel954w[1..1])) & (! w_sel954w[0..0])) # (w_sel954w[1..1] & (w_sel954w[0..0] # w_data952w[2..2]))) & (w_data952w[3..3] # (! w_sel954w[0..0])))))), ((sel_node[2..2] & (((w_data884w[1..1] & w_sel885w[0..0]) & (! (((w_data884w[0..0] & (! w_sel885w[1..1])) & (! w_sel885w[0..0])) # (w_sel885w[1..1] & (w_sel885w[0..0] # w_data884w[2..2]))))) # ((((w_data884w[0..0] & (! w_sel885w[1..1])) & (! w_sel885w[0..0])) # (w_sel885w[1..1] & (w_sel885w[0..0] # w_data884w[2..2]))) & (w_data884w[3..3] # (! w_sel885w[0..0]))))) # ((! sel_node[2..2]) & (((w_data883w[1..1] & w_sel885w[0..0]) & (! (((w_data883w[0..0] & (! w_sel885w[1..1])) & (! w_sel885w[0..0])) # (w_sel885w[1..1] & (w_sel885w[0..0] # w_data883w[2..2]))))) # ((((w_data883w[0..0] & (! w_sel885w[1..1])) & (! w_sel885w[0..0])) # (w_sel885w[1..1] & (w_sel885w[0..0] # w_data883w[2..2]))) & (w_data883w[3..3] # (! w_sel885w[0..0])))))), ((sel_node[2..2] & (((w_data815w[1..1] & w_sel816w[0..0]) & (! (((w_data815w[0..0] & (! w_sel816w[1..1])) & (! w_sel816w[0..0])) # (w_sel816w[1..1] & (w_sel816w[0..0] # w_data815w[2..2]))))) # ((((w_data815w[0..0] & (! w_sel816w[1..1])) & (! w_sel816w[0..0])) # (w_sel816w[1..1] & (w_sel816w[0..0] # w_data815w[2..2]))) & (w_data815w[3..3] # (! w_sel816w[0..0]))))) # ((! sel_node[2..2]) & (((w_data814w[1..1] & w_sel816w[0..0]) & (! (((w_data814w[0..0] & (! w_sel816w[1..1])) & (! w_sel816w[0..0])) # (w_sel816w[1..1] & (w_sel816w[0..0] # w_data814w[2..2]))))) # ((((w_data814w[0..0] & (! w_sel816w[1..1])) & (! w_sel816w[0..0])) # (w_sel816w[1..1] & (w_sel816w[0..0] # w_data814w[2..2]))) & (w_data814w[3..3] # (! w_sel816w[0..0])))))), ((sel_node[2..2] & (((w_data744w[1..1] & w_sel745w[0..0]) & (! (((w_data744w[0..0] & (! w_sel745w[1..1])) & (! w_sel745w[0..0])) # (w_sel745w[1..1] & (w_sel745w[0..0] # w_data744w[2..2]))))) # ((((w_data744w[0..0] & (! w_sel745w[1..1])) & (! w_sel745w[0..0])) # (w_sel745w[1..1] & (w_sel745w[0..0] # w_data744w[2..2]))) & (w_data744w[3..3] # (! w_sel745w[0..0]))))) # ((! sel_node[2..2]) & (((w_data743w[1..1] & w_sel745w[0..0]) & (! (((w_data743w[0..0] & (! w_sel745w[1..1])) & (! w_sel745w[0..0])) # (w_sel745w[1..1] & (w_sel745w[0..0] # w_data743w[2..2]))))) # ((((w_data743w[0..0] & (! w_sel745w[1..1])) & (! w_sel745w[0..0])) # (w_sel745w[1..1] & (w_sel745w[0..0] # w_data743w[2..2]))) & (w_data743w[3..3] # (! w_sel745w[0..0])))))));
	sel_ffs_wire[] = ( sel[2..0]);
	sel_node[] = ( sel_ffs_wire[2..2], sel[1..0]);
	w_data1021w[3..0] = w_data999w[3..0];
	w_data1022w[3..0] = w_data999w[7..4];
	w_data1068w[] = ( data[68..68], data[59..59], data[50..50], data[41..41], data[32..32], data[23..23], data[14..14], data[5..5]);
	w_data1090w[3..0] = w_data1068w[3..0];
	w_data1091w[3..0] = w_data1068w[7..4];
	w_data1137w[] = ( data[69..69], data[60..60], data[51..51], data[42..42], data[33..33], data[24..24], data[15..15], data[6..6]);
	w_data1159w[3..0] = w_data1137w[3..0];
	w_data1160w[3..0] = w_data1137w[7..4];
	w_data1206w[] = ( data[70..70], data[61..61], data[52..52], data[43..43], data[34..34], data[25..25], data[16..16], data[7..7]);
	w_data1228w[3..0] = w_data1206w[3..0];
	w_data1229w[3..0] = w_data1206w[7..4];
	w_data1275w[] = ( data[71..71], data[62..62], data[53..53], data[44..44], data[35..35], data[26..26], data[17..17], data[8..8]);
	w_data1297w[3..0] = w_data1275w[3..0];
	w_data1298w[3..0] = w_data1275w[7..4];
	w_data721w[] = ( data[63..63], data[54..54], data[45..45], data[36..36], data[27..27], data[18..18], data[9..9], data[0..0]);
	w_data743w[3..0] = w_data721w[3..0];
	w_data744w[3..0] = w_data721w[7..4];
	w_data792w[] = ( data[64..64], data[55..55], data[46..46], data[37..37], data[28..28], data[19..19], data[10..10], data[1..1]);
	w_data814w[3..0] = w_data792w[3..0];
	w_data815w[3..0] = w_data792w[7..4];
	w_data861w[] = ( data[65..65], data[56..56], data[47..47], data[38..38], data[29..29], data[20..20], data[11..11], data[2..2]);
	w_data883w[3..0] = w_data861w[3..0];
	w_data884w[3..0] = w_data861w[7..4];
	w_data930w[] = ( data[66..66], data[57..57], data[48..48], data[39..39], data[30..30], data[21..21], data[12..12], data[3..3]);
	w_data952w[3..0] = w_data930w[3..0];
	w_data953w[3..0] = w_data930w[7..4];
	w_data999w[] = ( data[67..67], data[58..58], data[49..49], data[40..40], data[31..31], data[22..22], data[13..13], data[4..4]);
	w_sel1023w[1..0] = sel_node[1..0];
	w_sel1092w[1..0] = sel_node[1..0];
	w_sel1161w[1..0] = sel_node[1..0];
	w_sel1230w[1..0] = sel_node[1..0];
	w_sel1299w[1..0] = sel_node[1..0];
	w_sel745w[1..0] = sel_node[1..0];
	w_sel816w[1..0] = sel_node[1..0];
	w_sel885w[1..0] = sel_node[1..0];
	w_sel954w[1..0] = sel_node[1..0];
END;
--VALID FILE
