<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>cpu_core</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">ARESETN</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">M_AXI</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CCLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CCLK.ASSOCIATED_BUSIF">DEBUG</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CCLK.ASSOCIATED_RESET">CRST</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CRST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CRST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DEBUG</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="cpu_core_debug_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="cpu_core_debug_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG00</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG00</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG01</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG01</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG02</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG02</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG03</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG03</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG04</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG04</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG05</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG05</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG06</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG06</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG07</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG07</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG08</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG08</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG09</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG09</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG10</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG10</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG11</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG11</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG12</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG12</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG13</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG13</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG14</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG14</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG15</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG15</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG16</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG16</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG17</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG17</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG18</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG18</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG19</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG19</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG20</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG20</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG21</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG21</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG22</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG22</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG23</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG23</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG24</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG24</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG25</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG25</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG26</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG26</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG27</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG27</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG28</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG28</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG29</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG29</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG30</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG30</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REG31</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REG31</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REGPC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>REGPC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>core</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>63933f66</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>core</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>63933f66</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4a119297</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_THREAD_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_AXI_AWID" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WUSER_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_THREAD_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_AXI_BID" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_THREAD_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_AXI_ARID" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_THREAD_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.M_AXI_RID" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_RUSER_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CRST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>STAT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG00</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG01</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG02</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG03</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG04</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG05</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG06</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG07</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG08</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG09</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG10</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG11</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG12</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG13</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG14</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG15</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG16</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG17</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG18</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG19</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG20</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG21</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG22</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG23</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG24</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG25</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG26</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG27</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG28</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG29</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG30</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REG31</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>REGPC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M_AXI_BURST_LEN</spirit:name>
        <spirit:displayName>C M AXI BURST LEN</spirit:displayName>
        <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C M AXI ID WIDTH</spirit:displayName>
        <spirit:description>Thread ID Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_ID_WIDTH&apos;))))" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_DATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_THREAD_ID_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Thread Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_THREAD_ID_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Awuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_AWUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Aruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_ARUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Wuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_WUSER_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Ruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_RUSER_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Buser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_BUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_85010fde</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_63933f66</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/cpu_core_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4a119297</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Original RISC-V CPU Core</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M_AXI_BURST_LEN</spirit:name>
      <spirit:displayName>C M AXI BURST LEN</spirit:displayName>
      <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C M AXI ID WIDTH</spirit:displayName>
      <spirit:description>Thread ID Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_ID_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="7">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">cpu_core_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_THREAD_ID_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Thread Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_THREAD_ID_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Awuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_AWUSER_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Aruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_ARUSER_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Wuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_WUSER_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Ruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_RUSER_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Buser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_BUSER_WIDTH">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>cpu_core</xilinx:displayName>
      <xilinx:coreRevision>27</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-12-03T08:26:14Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182c9c83_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5f7b75_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352b1295_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399f0783_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8c801f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50facf76_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77dfdbce_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314b9daf_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a13e786_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4096f8f2_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e09b879_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef63be1_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdc226_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f357ce2_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5229a1a1_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181cc437_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce44962_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678fc5b0_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766f0cc_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13739da1_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcc8cd2_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c53b083_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a260e8f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bebb9a8_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bbcb7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ddb66e_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e16f40_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5f9c17_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688535a0_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1655afed_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2a4609_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628fd297_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44af25fa_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f32a9c9_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535a6073_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a416b56_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336b514a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79851eed_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531d4fe7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63465420_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229f7752_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285337a7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb0567d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164ca2a5_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2445171a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45de3f71_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a06d53c_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220049a2_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfb41b3_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e668e76_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e96581e_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef3e1e5_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1818ae18_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253192e7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390d1c5c_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b15770_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253bee03_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b29f69d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318dddac_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b95c9fe_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68542f09_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bba863f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e150bcd_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15edd018_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e64a915_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f94ee15_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c49b997_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437971be_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5703efe7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb8d7d6_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce0afaa_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecdf6c7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5327bd2a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0fa445_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cec967f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f829f4_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f49504d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688e9f00_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6988e0_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa00461_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67413a85_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9ca3a6_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ec81f0_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b73d21_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1013a5_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe83557_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565f31c1_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ebc7d3_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518b8b84_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680eae2f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f689a7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2605dcdd_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4852b8f3_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58542262_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f07821_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a918f04_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5861050_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9f0b3b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c756f1_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c71236_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747bf57c_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd2a27a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1934eb2e_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664c7921_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58bd0b61_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdcf8a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ac3c33_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f1ec74_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f6ed6f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59955bda_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1fc066_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445db3c0_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5375be_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b32714_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b866f8_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6240f16a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c52b7b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d29d037_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575db638_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc96355_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34319272_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471a679d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed31b44_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7241f632_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f9333b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c89427_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2bc904_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4ecd0a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6171b612_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5ddaa8_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3720ba93_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749fb7fa_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1780274b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784a16f7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eea1f70_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6c7825_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f7f92a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ce8a44_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da372bb_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0f5beb_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e46196_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362d8d59_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2575eb_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684d235b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14097c0e_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de94612_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a92256d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59aa8ae2_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dcace88_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb573ed_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23883663_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74716d3f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35138bb2_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb7008e_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfcbfa1_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5950d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa46727_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf8d2ed_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efd962f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff9d121_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10259843_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d137c7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f84c9e_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4336550d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9f1678_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21916dfb_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77df4dd2_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f90ed8_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2563b305_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6ddd9e_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9b2c95_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a788a93_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fb8d08_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667e0f59_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_core/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666cc968_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e887bf_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3db571_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edaef57_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650bcccc_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e3074_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a7931_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a188ac_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5ad7e_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65425f48_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10650b67_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534a4c0b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5038ecd5_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650e8d1f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c53c2f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686ec504_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4163fc15_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329fd688_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd79841_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39501796_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ebebbf_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9c4c8a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ca6f57_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4beaa0bb_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22936900_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b34316_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e476b45_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf78c78_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b1412b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f3e831_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410772b5_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b4334e_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d02603f_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fea301_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30857b5b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6cad10_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a06198e_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ed0d94_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f125ca_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74562f78_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468cd91a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430267cc_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2509e3d6_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395571f1_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a908cf2_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e6163b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9839d4b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e09799a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219813c8_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a3cc10_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ca7945_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd9acc4_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3434f2f8_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b45c3_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19104e5a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4886e45d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21bc8ff1_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587cf374_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61986d45_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78221827_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b6236c_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442c35ab_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab1130d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac007bb_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753df25d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434df322_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8f005a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44331d3b_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3373edc8_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a61fe91_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ad360d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2fbf75_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df69a68_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb2f725_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2546e2cb_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b5220_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9d56fd_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd9608_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721e0b38_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3f3df5_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cca1bae_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d91d8d8_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c5710c_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54aa4645_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62be6ee3_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2469f914_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681828dd_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636e787c_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120b9acd_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a4bc5a_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c3bac2_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a27d94_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481a7331_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb0e161_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba7928c_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bd7012_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7970110d_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749c10e9_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489252a1_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765da5e2_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc41121_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46046148_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75530bb7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c25c4a7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36616b24_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c19c44_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c56783_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559ed515_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f81b3a7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629d99e5_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22032df7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a37443_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5930a6f7_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1448edac_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6545109_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb8aade_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a9ae95_ARCHIVE_LOCATION">c:/Users/COJTHW110/COJT/cpu_proj/cpu_core_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2bffd0f0"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="8dc41e8b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0e059a95"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6601e17a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="64b8f744"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="26d695ec"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
