
I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db44  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00034050  0800dd60  0800dd60  0001dd60  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08041db0  08041db0  00061d00  2**0
                  CONTENTS
  4 .ARM          00000008  08041db0  08041db0  00051db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08041db8  08041db8  00061d00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08041db8  08041db8  00051db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08041dbc  08041dbc  00051dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001d00  20000000  08041dc0  00060000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022fc  20001d00  08043ac0  00061d00  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20003ffc  08043ac0  00063ffc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00061d00  2**0
                  CONTENTS, READONLY
 12 .comment      00000093  00000000  00000000  00061d2e  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001383c  00000000  00000000  00061dc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fbb  00000000  00000000  000755fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d90  00000000  00000000  000785b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a4f  00000000  00000000  00079348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ac90  00000000  00000000  00079d97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016dc3  00000000  00000000  000a4a27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00100be4  00000000  00000000  000bb7ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004870  00000000  00000000  001bc3d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  001c0c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20001d00 	.word	0x20001d00
 800021c:	00000000 	.word	0x00000000
 8000220:	0800dd2c 	.word	0x0800dd2c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20001d04 	.word	0x20001d04
 800023c:	0800dd2c 	.word	0x0800dd2c

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MLX90640_DumpEE>:
int CheckAdjacentPixels(uint16_t pix1, uint16_t pix2);  
float GetMedian(float *values, int n);
int IsPixelBad(uint16_t pixel,paramsMLX90640 *params);
  
int MLX90640_DumpEE(uint8_t slaveAddr, uint16_t *eeData)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	6039      	str	r1, [r7, #0]
 80005f6:	71fb      	strb	r3, [r7, #7]
     return MLX90640_I2CRead(slaveAddr, 0x2400, 832, eeData);
 80005f8:	79f8      	ldrb	r0, [r7, #7]
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	f44f 7250 	mov.w	r2, #832	; 0x340
 8000600:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8000604:	f003 f8e2 	bl	80037cc <MLX90640_I2CRead>
 8000608:	4603      	mov	r3, r0
}
 800060a:	4618      	mov	r0, r3
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}

08000612 <MLX90640_GetFrameData>:

int MLX90640_GetFrameData(uint8_t slaveAddr, uint16_t *frameData)
{
 8000612:	b580      	push	{r7, lr}
 8000614:	b086      	sub	sp, #24
 8000616:	af00      	add	r7, sp, #0
 8000618:	4603      	mov	r3, r0
 800061a:	6039      	str	r1, [r7, #0]
 800061c:	71fb      	strb	r3, [r7, #7]
    uint16_t dataReady = 1;
 800061e:	2301      	movs	r3, #1
 8000620:	82fb      	strh	r3, [r7, #22]
    uint16_t controlRegister1;
    uint16_t statusRegister;
    int error = 1;
 8000622:	2301      	movs	r3, #1
 8000624:	613b      	str	r3, [r7, #16]
    uint8_t cnt = 0;
 8000626:	2300      	movs	r3, #0
 8000628:	757b      	strb	r3, [r7, #21]
    
    dataReady = 0;
 800062a:	2300      	movs	r3, #0
 800062c:	82fb      	strh	r3, [r7, #22]
    while(dataReady == 0)
 800062e:	e011      	b.n	8000654 <MLX90640_GetFrameData+0x42>
    {
        error = MLX90640_I2CRead(slaveAddr, 0x8000, 1, &statusRegister);
 8000630:	f107 030c 	add.w	r3, r7, #12
 8000634:	79f8      	ldrb	r0, [r7, #7]
 8000636:	2201      	movs	r2, #1
 8000638:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800063c:	f003 f8c6 	bl	80037cc <MLX90640_I2CRead>
 8000640:	6138      	str	r0, [r7, #16]
        if(error != 0)
 8000642:	693b      	ldr	r3, [r7, #16]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MLX90640_GetFrameData+0x3a>
        {
            return error;
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	e063      	b.n	8000714 <MLX90640_GetFrameData+0x102>
        }    
        dataReady = statusRegister & 0x0008;
 800064c:	89bb      	ldrh	r3, [r7, #12]
 800064e:	f003 0308 	and.w	r3, r3, #8
 8000652:	82fb      	strh	r3, [r7, #22]
    while(dataReady == 0)
 8000654:	8afb      	ldrh	r3, [r7, #22]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d0ea      	beq.n	8000630 <MLX90640_GetFrameData+0x1e>
    }       
        
    while(dataReady != 0 && cnt < 5)
 800065a:	e030      	b.n	80006be <MLX90640_GetFrameData+0xac>
    { 
        error = MLX90640_I2CWrite(slaveAddr, 0x8000, 0x0030);
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	2230      	movs	r2, #48	; 0x30
 8000660:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000664:	4618      	mov	r0, r3
 8000666:	f003 f901 	bl	800386c <MLX90640_I2CWrite>
 800066a:	6138      	str	r0, [r7, #16]
        if(error == -1)
 800066c:	693b      	ldr	r3, [r7, #16]
 800066e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000672:	d101      	bne.n	8000678 <MLX90640_GetFrameData+0x66>
        {
            return error;
 8000674:	693b      	ldr	r3, [r7, #16]
 8000676:	e04d      	b.n	8000714 <MLX90640_GetFrameData+0x102>
        }
            
        error = MLX90640_I2CRead(slaveAddr, 0x0400, 832, frameData); 
 8000678:	79f8      	ldrb	r0, [r7, #7]
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	f44f 7250 	mov.w	r2, #832	; 0x340
 8000680:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000684:	f003 f8a2 	bl	80037cc <MLX90640_I2CRead>
 8000688:	6138      	str	r0, [r7, #16]
        if(error != 0)
 800068a:	693b      	ldr	r3, [r7, #16]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MLX90640_GetFrameData+0x82>
        {
            return error;
 8000690:	693b      	ldr	r3, [r7, #16]
 8000692:	e03f      	b.n	8000714 <MLX90640_GetFrameData+0x102>
        }
                   
        error = MLX90640_I2CRead(slaveAddr, 0x8000, 1, &statusRegister);
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	79f8      	ldrb	r0, [r7, #7]
 800069a:	2201      	movs	r2, #1
 800069c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006a0:	f003 f894 	bl	80037cc <MLX90640_I2CRead>
 80006a4:	6138      	str	r0, [r7, #16]
        if(error != 0)
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MLX90640_GetFrameData+0x9e>
        {
            return error;
 80006ac:	693b      	ldr	r3, [r7, #16]
 80006ae:	e031      	b.n	8000714 <MLX90640_GetFrameData+0x102>
        }    
        dataReady = statusRegister & 0x0008;
 80006b0:	89bb      	ldrh	r3, [r7, #12]
 80006b2:	f003 0308 	and.w	r3, r3, #8
 80006b6:	82fb      	strh	r3, [r7, #22]
        cnt = cnt + 1;
 80006b8:	7d7b      	ldrb	r3, [r7, #21]
 80006ba:	3301      	adds	r3, #1
 80006bc:	757b      	strb	r3, [r7, #21]
    while(dataReady != 0 && cnt < 5)
 80006be:	8afb      	ldrh	r3, [r7, #22]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d002      	beq.n	80006ca <MLX90640_GetFrameData+0xb8>
 80006c4:	7d7b      	ldrb	r3, [r7, #21]
 80006c6:	2b04      	cmp	r3, #4
 80006c8:	d9c8      	bls.n	800065c <MLX90640_GetFrameData+0x4a>
    }
    
    if(cnt > 4)
 80006ca:	7d7b      	ldrb	r3, [r7, #21]
 80006cc:	2b04      	cmp	r3, #4
 80006ce:	d902      	bls.n	80006d6 <MLX90640_GetFrameData+0xc4>
    {
        return -8;
 80006d0:	f06f 0307 	mvn.w	r3, #7
 80006d4:	e01e      	b.n	8000714 <MLX90640_GetFrameData+0x102>
    }    
    
    error = MLX90640_I2CRead(slaveAddr, 0x800D, 1, &controlRegister1);
 80006d6:	f107 030e 	add.w	r3, r7, #14
 80006da:	79f8      	ldrb	r0, [r7, #7]
 80006dc:	2201      	movs	r2, #1
 80006de:	f248 010d 	movw	r1, #32781	; 0x800d
 80006e2:	f003 f873 	bl	80037cc <MLX90640_I2CRead>
 80006e6:	6138      	str	r0, [r7, #16]
    frameData[832] = controlRegister1;
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 80006ee:	89fa      	ldrh	r2, [r7, #14]
 80006f0:	801a      	strh	r2, [r3, #0]
    frameData[833] = statusRegister & 0x0001;
 80006f2:	89ba      	ldrh	r2, [r7, #12]
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	f203 6382 	addw	r3, r3, #1666	; 0x682
 80006fa:	f002 0201 	and.w	r2, r2, #1
 80006fe:	b292      	uxth	r2, r2
 8000700:	801a      	strh	r2, [r3, #0]
    
    if(error != 0)
 8000702:	693b      	ldr	r3, [r7, #16]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MLX90640_GetFrameData+0xfa>
    {
        return error;
 8000708:	693b      	ldr	r3, [r7, #16]
 800070a:	e003      	b.n	8000714 <MLX90640_GetFrameData+0x102>
    }
    
    return frameData[833];    
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	f203 6382 	addw	r3, r3, #1666	; 0x682
 8000712:	881b      	ldrh	r3, [r3, #0]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3718      	adds	r7, #24
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <MLX90640_ExtractParameters>:

int MLX90640_ExtractParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	6039      	str	r1, [r7, #0]
    int error = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	60fb      	str	r3, [r7, #12]
    
    ExtractVDDParameters(eeData, mlx90640);
 800072a:	6839      	ldr	r1, [r7, #0]
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f001 f8ab 	bl	8001888 <ExtractVDDParameters>
    ExtractPTATParameters(eeData, mlx90640);
 8000732:	6839      	ldr	r1, [r7, #0]
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f001 f8df 	bl	80018f8 <ExtractPTATParameters>
    ExtractGainParameters(eeData, mlx90640);
 800073a:	6839      	ldr	r1, [r7, #0]
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f001 f95f 	bl	8001a00 <ExtractGainParameters>
    ExtractTgcParameters(eeData, mlx90640);
 8000742:	6839      	ldr	r1, [r7, #0]
 8000744:	6878      	ldr	r0, [r7, #4]
 8000746:	f001 f96d 	bl	8001a24 <ExtractTgcParameters>
    ExtractResolutionParameters(eeData, mlx90640);
 800074a:	6839      	ldr	r1, [r7, #0]
 800074c:	6878      	ldr	r0, [r7, #4]
 800074e:	f001 f9a1 	bl	8001a94 <ExtractResolutionParameters>
    ExtractKsTaParameters(eeData, mlx90640);
 8000752:	6839      	ldr	r1, [r7, #0]
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f001 f9b5 	bl	8001ac4 <ExtractKsTaParameters>
    ExtractKsToParameters(eeData, mlx90640);
 800075a:	6839      	ldr	r1, [r7, #0]
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f001 f9e9 	bl	8001b34 <ExtractKsToParameters>
    ExtractCPParameters(eeData, mlx90640);
 8000762:	6839      	ldr	r1, [r7, #0]
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f002 fc7f 	bl	8003068 <ExtractCPParameters>
    ExtractAlphaParameters(eeData, mlx90640);
 800076a:	6839      	ldr	r1, [r7, #0]
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f001 fac7 	bl	8001d00 <ExtractAlphaParameters>
    ExtractOffsetParameters(eeData, mlx90640);
 8000772:	6839      	ldr	r1, [r7, #0]
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f001 fe21 	bl	80023bc <ExtractOffsetParameters>
    ExtractKtaPixelParameters(eeData, mlx90640);
 800077a:	6839      	ldr	r1, [r7, #0]
 800077c:	6878      	ldr	r0, [r7, #4]
 800077e:	f002 f857 	bl	8002830 <ExtractKtaPixelParameters>
    ExtractKvPixelParameters(eeData, mlx90640);
 8000782:	6839      	ldr	r1, [r7, #0]
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f002 fa87 	bl	8002c98 <ExtractKvPixelParameters>
    ExtractCILCParameters(eeData, mlx90640);
 800078a:	6839      	ldr	r1, [r7, #0]
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f002 fdaf 	bl	80032f0 <ExtractCILCParameters>
    error = ExtractDeviatingPixels(eeData, mlx90640);  
 8000792:	6839      	ldr	r1, [r7, #0]
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f002 fe4b 	bl	8003430 <ExtractDeviatingPixels>
 800079a:	60f8      	str	r0, [r7, #12]
    
    return error;
 800079c:	68fb      	ldr	r3, [r7, #12]

}
 800079e:	4618      	mov	r0, r3
 80007a0:	3710      	adds	r7, #16
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <MLX90640_SetRefreshRate>:
}

//------------------------------------------------------------------------------

int MLX90640_SetRefreshRate(uint8_t slaveAddr, uint8_t refreshRate)
{
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b086      	sub	sp, #24
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4603      	mov	r3, r0
 80007ae:	460a      	mov	r2, r1
 80007b0:	71fb      	strb	r3, [r7, #7]
 80007b2:	4613      	mov	r3, r2
 80007b4:	71bb      	strb	r3, [r7, #6]
    uint16_t controlRegister1;
    int value;
    int error;
    
    value = (refreshRate & 0x07)<<7;
 80007b6:	79bb      	ldrb	r3, [r7, #6]
 80007b8:	01db      	lsls	r3, r3, #7
 80007ba:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80007be:	613b      	str	r3, [r7, #16]
    
    error = MLX90640_I2CRead(slaveAddr, 0x800D, 1, &controlRegister1);
 80007c0:	f107 030e 	add.w	r3, r7, #14
 80007c4:	79f8      	ldrb	r0, [r7, #7]
 80007c6:	2201      	movs	r2, #1
 80007c8:	f248 010d 	movw	r1, #32781	; 0x800d
 80007cc:	f002 fffe 	bl	80037cc <MLX90640_I2CRead>
 80007d0:	6178      	str	r0, [r7, #20]
    if(error == 0)
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d110      	bne.n	80007fa <MLX90640_SetRefreshRate+0x54>
    {
        value = (controlRegister1 & 0xFC7F) | value;
 80007d8:	89fb      	ldrh	r3, [r7, #14]
 80007da:	461a      	mov	r2, r3
 80007dc:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 80007e0:	4013      	ands	r3, r2
 80007e2:	693a      	ldr	r2, [r7, #16]
 80007e4:	4313      	orrs	r3, r2
 80007e6:	613b      	str	r3, [r7, #16]
        error = MLX90640_I2CWrite(slaveAddr, 0x800D, value);
 80007e8:	693b      	ldr	r3, [r7, #16]
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	f248 010d 	movw	r1, #32781	; 0x800d
 80007f2:	4618      	mov	r0, r3
 80007f4:	f003 f83a 	bl	800386c <MLX90640_I2CWrite>
 80007f8:	6178      	str	r0, [r7, #20]
    }    
    
    return error;
 80007fa:	697b      	ldr	r3, [r7, #20]
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3718      	adds	r7, #24
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}

08000804 <MLX90640_SetChessMode>:
}

//------------------------------------------------------------------------------

int MLX90640_SetChessMode(uint8_t slaveAddr)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	71fb      	strb	r3, [r7, #7]
    uint16_t controlRegister1;
    int value;
    int error;
        
    error = MLX90640_I2CRead(slaveAddr, 0x800D, 1, &controlRegister1);
 800080e:	f107 030e 	add.w	r3, r7, #14
 8000812:	79f8      	ldrb	r0, [r7, #7]
 8000814:	2201      	movs	r2, #1
 8000816:	f248 010d 	movw	r1, #32781	; 0x800d
 800081a:	f002 ffd7 	bl	80037cc <MLX90640_I2CRead>
 800081e:	6178      	str	r0, [r7, #20]
    
    if(error == 0)
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d10d      	bne.n	8000842 <MLX90640_SetChessMode+0x3e>
    {
        value = (controlRegister1 | 0x1000);
 8000826:	89fb      	ldrh	r3, [r7, #14]
 8000828:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800082c:	b29b      	uxth	r3, r3
 800082e:	613b      	str	r3, [r7, #16]
        error = MLX90640_I2CWrite(slaveAddr, 0x800D, value);        
 8000830:	693b      	ldr	r3, [r7, #16]
 8000832:	b29a      	uxth	r2, r3
 8000834:	79fb      	ldrb	r3, [r7, #7]
 8000836:	f248 010d 	movw	r1, #32781	; 0x800d
 800083a:	4618      	mov	r0, r3
 800083c:	f003 f816 	bl	800386c <MLX90640_I2CWrite>
 8000840:	6178      	str	r0, [r7, #20]
    }    
    
    return error;
 8000842:	697b      	ldr	r3, [r7, #20]
}
 8000844:	4618      	mov	r0, r3
 8000846:	3718      	adds	r7, #24
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	0000      	movs	r0, r0
	...

08000850 <MLX90640_CalculateTo>:
}

//------------------------------------------------------------------------------

void MLX90640_CalculateTo(uint16_t *frameData, const paramsMLX90640 *params, float emissivity, float tr, float *result)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b0a0      	sub	sp, #128	; 0x80
 8000854:	af00      	add	r7, sp, #0
 8000856:	6178      	str	r0, [r7, #20]
 8000858:	6139      	str	r1, [r7, #16]
 800085a:	ed87 0a03 	vstr	s0, [r7, #12]
 800085e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000862:	607a      	str	r2, [r7, #4]
    float kvScale;
    float alphaScale;
    float kta;
    float kv;
    
    subPage = frameData[833];
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	f8b3 3682 	ldrh.w	r3, [r3, #1666]	; 0x682
 800086a:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
    vdd = MLX90640_GetVdd(frameData, params);
 800086e:	6939      	ldr	r1, [r7, #16]
 8000870:	6978      	ldr	r0, [r7, #20]
 8000872:	f000 fc2d 	bl	80010d0 <MLX90640_GetVdd>
 8000876:	ed87 0a19 	vstr	s0, [r7, #100]	; 0x64
    ta = MLX90640_GetTa(frameData, params);
 800087a:	6939      	ldr	r1, [r7, #16]
 800087c:	6978      	ldr	r0, [r7, #20]
 800087e:	f000 fca1 	bl	80011c4 <MLX90640_GetTa>
 8000882:	ed87 0a18 	vstr	s0, [r7, #96]	; 0x60
    
    ta4 = (ta + 273.15f);
 8000886:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800088a:	ed9f 7ad3 	vldr	s14, [pc, #844]	; 8000bd8 <MLX90640_CalculateTo+0x388>
 800088e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000892:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    ta4 = ta4 * ta4;
 8000896:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800089a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800089e:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    ta4 = ta4 * ta4;
 80008a2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80008a6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80008aa:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    tr4 = (tr + 273.15f);
 80008ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80008b2:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 8000bd8 <MLX90640_CalculateTo+0x388>
 80008b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008ba:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    tr4 = tr4 * tr4;
 80008be:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80008c2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80008c6:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    tr4 = tr4 * tr4;
 80008ca:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80008ce:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80008d2:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    taTr = tr4 - (tr4-ta4)/emissivity;
 80008d6:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80008da:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80008de:	ee77 6a67 	vsub.f32	s13, s14, s15
 80008e2:	ed97 7a03 	vldr	s14, [r7, #12]
 80008e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80008ea:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80008ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008f2:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    
    ktaScale = pow(2,(double)params->ktaScale);
 80008f6:	693b      	ldr	r3, [r7, #16]
 80008f8:	f893 3f4c 	ldrb.w	r3, [r3, #3916]	; 0xf4c
 80008fc:	ee07 3a90 	vmov	s15, r3
 8000900:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000904:	eeb0 1b47 	vmov.f64	d1, d7
 8000908:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800090c:	f00c fedc 	bl	800d6c8 <pow>
 8000910:	eeb0 7b40 	vmov.f64	d7, d0
 8000914:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000918:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    kvScale = pow(2,(double)params->kvScale);
 800091c:	693b      	ldr	r3, [r7, #16]
 800091e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000922:	f893 324d 	ldrb.w	r3, [r3, #589]	; 0x24d
 8000926:	ee07 3a90 	vmov	s15, r3
 800092a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800092e:	eeb0 1b47 	vmov.f64	d1, d7
 8000932:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8000936:	f00c fec7 	bl	800d6c8 <pow>
 800093a:	eeb0 7b40 	vmov.f64	d7, d0
 800093e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000942:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    alphaScale = pow(2,(double)params->alphaScale);
 8000946:	693b      	ldr	r3, [r7, #16]
 8000948:	f893 364a 	ldrb.w	r3, [r3, #1610]	; 0x64a
 800094c:	ee07 3a90 	vmov	s15, r3
 8000950:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000954:	eeb0 1b47 	vmov.f64	d1, d7
 8000958:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800095c:	f00c feb4 	bl	800d6c8 <pow>
 8000960:	eeb0 7b40 	vmov.f64	d7, d0
 8000964:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000968:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    
    alphaCorrR[0] = 1 / (1 + params->ksTo[0] * 40);
 800096c:	693b      	ldr	r3, [r7, #16]
 800096e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000972:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8000bc4 <MLX90640_CalculateTo+0x374>
 8000976:	ee67 7a87 	vmul.f32	s15, s15, s14
 800097a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800097e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8000982:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000986:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800098a:	edc7 7a06 	vstr	s15, [r7, #24]
    alphaCorrR[1] = 1 ;
 800098e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000992:	61fb      	str	r3, [r7, #28]
    alphaCorrR[2] = (1 + params->ksTo[1] * params->ct[2]);
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800099a:	693b      	ldr	r3, [r7, #16]
 800099c:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80009a0:	ee07 3a90 	vmov	s15, r3
 80009a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80009b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80009b4:	edc7 7a08 	vstr	s15, [r7, #32]
    alphaCorrR[3] = alphaCorrR[2] * (1 + params->ksTo[2] * (params->ct[3] - params->ct[2]));
 80009b8:	ed97 7a08 	vldr	s14, [r7, #32]
 80009bc:	693b      	ldr	r3, [r7, #16]
 80009be:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 80009c2:	693b      	ldr	r3, [r7, #16]
 80009c4:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 80009c8:	461a      	mov	r2, r3
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 80009d0:	1ad3      	subs	r3, r2, r3
 80009d2:	ee07 3a90 	vmov	s15, r3
 80009d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80009da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80009de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80009e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80009e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009ea:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    
//------------------------- Gain calculation -----------------------------------    
    gain = frameData[778];
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	f203 6314 	addw	r3, r3, #1556	; 0x614
 80009f4:	881b      	ldrh	r3, [r3, #0]
 80009f6:	ee07 3a90 	vmov	s15, r3
 80009fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009fe:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
    if(gain > 32767)
 8000a02:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8000a06:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8000bc8 <MLX90640_CalculateTo+0x378>
 8000a0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a12:	dd07      	ble.n	8000a24 <MLX90640_CalculateTo+0x1d4>
    {
        gain = gain - 65536;
 8000a14:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8000a18:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8000bcc <MLX90640_CalculateTo+0x37c>
 8000a1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000a20:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
    }
    
    gain = params->gainEE / gain; 
 8000a24:	693b      	ldr	r3, [r7, #16]
 8000a26:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000a2a:	ee07 3a90 	vmov	s15, r3
 8000a2e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000a32:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8000a36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a3a:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
  
//------------------------- To calculation -------------------------------------    
    mode = (frameData[832] & 0x1000) >> 5;
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 8000a44:	881b      	ldrh	r3, [r3, #0]
 8000a46:	115b      	asrs	r3, r3, #5
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000a4e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
    irDataCP[0] = frameData[776];  
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	f503 63c2 	add.w	r3, r3, #1552	; 0x610
 8000a58:	881b      	ldrh	r3, [r3, #0]
 8000a5a:	ee07 3a90 	vmov	s15, r3
 8000a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a62:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    irDataCP[1] = frameData[808];
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	f503 63ca 	add.w	r3, r3, #1616	; 0x650
 8000a6c:	881b      	ldrh	r3, [r3, #0]
 8000a6e:	ee07 3a90 	vmov	s15, r3
 8000a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a76:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    for( int i = 0; i < 2; i++)
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	673b      	str	r3, [r7, #112]	; 0x70
 8000a7e:	e034      	b.n	8000aea <MLX90640_CalculateTo+0x29a>
    {
        if(irDataCP[i] > 32767)
 8000a80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	3380      	adds	r3, #128	; 0x80
 8000a86:	443b      	add	r3, r7
 8000a88:	3b58      	subs	r3, #88	; 0x58
 8000a8a:	edd3 7a00 	vldr	s15, [r3]
 8000a8e:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8000bc8 <MLX90640_CalculateTo+0x378>
 8000a92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a9a:	dd11      	ble.n	8000ac0 <MLX90640_CalculateTo+0x270>
        {
            irDataCP[i] = irDataCP[i] - 65536;
 8000a9c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	3380      	adds	r3, #128	; 0x80
 8000aa2:	443b      	add	r3, r7
 8000aa4:	3b58      	subs	r3, #88	; 0x58
 8000aa6:	edd3 7a00 	vldr	s15, [r3]
 8000aaa:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8000bcc <MLX90640_CalculateTo+0x37c>
 8000aae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000ab2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	3380      	adds	r3, #128	; 0x80
 8000ab8:	443b      	add	r3, r7
 8000aba:	3b58      	subs	r3, #88	; 0x58
 8000abc:	edc3 7a00 	vstr	s15, [r3]
        }
        irDataCP[i] = irDataCP[i] * gain;
 8000ac0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	3380      	adds	r3, #128	; 0x80
 8000ac6:	443b      	add	r3, r7
 8000ac8:	3b58      	subs	r3, #88	; 0x58
 8000aca:	ed93 7a00 	vldr	s14, [r3]
 8000ace:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8000ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ad6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	3380      	adds	r3, #128	; 0x80
 8000adc:	443b      	add	r3, r7
 8000ade:	3b58      	subs	r3, #88	; 0x58
 8000ae0:	edc3 7a00 	vstr	s15, [r3]
    for( int i = 0; i < 2; i++)
 8000ae4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	673b      	str	r3, [r7, #112]	; 0x70
 8000aea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	ddc7      	ble.n	8000a80 <MLX90640_CalculateTo+0x230>
    }
    irDataCP[0] = irDataCP[0] - params->cpOffset[0] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3f));
 8000af0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000afa:	f9b3 3258 	ldrsh.w	r3, [r3, #600]	; 0x258
 8000afe:	ee07 3a90 	vmov	s15, r3
 8000b02:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	ed93 6a08 	vldr	s12, [r3, #32]
 8000b0c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000b10:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
 8000b14:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000b18:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000b1c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000b20:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000b24:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	ed93 6a07 	vldr	s12, [r3, #28]
 8000b2e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8000b32:	eddf 5a27 	vldr	s11, [pc, #156]	; 8000bd0 <MLX90640_CalculateTo+0x380>
 8000b36:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000b3a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000b3e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000b42:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000b46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b4e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    if( mode ==  params->calibrationModeEE)
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b58:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d13d      	bne.n	8000bdc <MLX90640_CalculateTo+0x38c>
    {
        irDataCP[1] = irDataCP[1] - params->cpOffset[1] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3f));
 8000b60:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000b6a:	f9b3 325a 	ldrsh.w	r3, [r3, #602]	; 0x25a
 8000b6e:	ee07 3a90 	vmov	s15, r3
 8000b72:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	ed93 6a08 	vldr	s12, [r3, #32]
 8000b7c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000b80:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
 8000b84:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000b88:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000b8c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000b90:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000b94:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	ed93 6a07 	vldr	s12, [r3, #28]
 8000b9e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8000ba2:	eddf 5a0b 	vldr	s11, [pc, #44]	; 8000bd0 <MLX90640_CalculateTo+0x380>
 8000ba6:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000baa:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000bae:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000bb2:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000bb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bbe:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8000bc2:	e043      	b.n	8000c4c <MLX90640_CalculateTo+0x3fc>
 8000bc4:	42200000 	.word	0x42200000
 8000bc8:	46fffe00 	.word	0x46fffe00
 8000bcc:	47800000 	.word	0x47800000
 8000bd0:	40533333 	.word	0x40533333
 8000bd4:	358637bd 	.word	0x358637bd
 8000bd8:	43889333 	.word	0x43889333
    }
    else
    {
      irDataCP[1] = irDataCP[1] - (params->cpOffset[1] + params->ilChessC[0]) * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3f));
 8000bdc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000be0:	693b      	ldr	r3, [r7, #16]
 8000be2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000be6:	f9b3 325a 	ldrsh.w	r3, [r3, #602]	; 0x25a
 8000bea:	ee07 3a90 	vmov	s15, r3
 8000bee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000bf8:	edd3 7a97 	vldr	s15, [r3, #604]	; 0x25c
 8000bfc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	ed93 6a08 	vldr	s12, [r3, #32]
 8000c06:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000c0a:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
 8000c0e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000c12:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000c16:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000c1a:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000c1e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	ed93 6a07 	vldr	s12, [r3, #28]
 8000c28:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8000c2c:	ed5f 5a18 	vldr	s11, [pc, #-96]	; 8000bd0 <MLX90640_CalculateTo+0x380>
 8000c30:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000c34:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000c38:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000c3c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000c40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c48:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    }

    for( int pixelNumber = 0; pixelNumber < 768; pixelNumber++)
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000c50:	e230      	b.n	80010b4 <MLX90640_CalculateTo+0x864>
    {
        ilPattern = pixelNumber / 32 - (pixelNumber / 64) * 2; 
 8000c52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	da00      	bge.n	8000c5a <MLX90640_CalculateTo+0x40a>
 8000c58:	331f      	adds	r3, #31
 8000c5a:	115b      	asrs	r3, r3, #5
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	da00      	bge.n	8000c66 <MLX90640_CalculateTo+0x416>
 8000c64:	333f      	adds	r3, #63	; 0x3f
 8000c66:	119b      	asrs	r3, r3, #6
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	1ad3      	subs	r3, r2, r3
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
        chessPattern = ilPattern ^ (pixelNumber - (pixelNumber/2)*2); 
 8000c76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	bfb8      	it	lt
 8000c80:	425b      	neglt	r3, r3
 8000c82:	b25a      	sxtb	r2, r3
 8000c84:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000c88:	4053      	eors	r3, r2
 8000c8a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
        conversionPattern = ((pixelNumber + 2) / 4 - (pixelNumber + 3) / 4 + (pixelNumber + 1) / 4 - pixelNumber / 4) * (1 - 2 * ilPattern);
 8000c8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c90:	3302      	adds	r3, #2
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	da00      	bge.n	8000c98 <MLX90640_CalculateTo+0x448>
 8000c96:	3303      	adds	r3, #3
 8000c98:	109b      	asrs	r3, r3, #2
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000c9e:	3303      	adds	r3, #3
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	da00      	bge.n	8000ca6 <MLX90640_CalculateTo+0x456>
 8000ca4:	3303      	adds	r3, #3
 8000ca6:	109b      	asrs	r3, r3, #2
 8000ca8:	425b      	negs	r3, r3
 8000caa:	441a      	add	r2, r3
 8000cac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cae:	3301      	adds	r3, #1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	da00      	bge.n	8000cb6 <MLX90640_CalculateTo+0x466>
 8000cb4:	3303      	adds	r3, #3
 8000cb6:	109b      	asrs	r3, r3, #2
 8000cb8:	441a      	add	r2, r3
 8000cba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	da00      	bge.n	8000cc2 <MLX90640_CalculateTo+0x472>
 8000cc0:	3303      	adds	r3, #3
 8000cc2:	109b      	asrs	r3, r3, #2
 8000cc4:	425b      	negs	r3, r3
 8000cc6:	4413      	add	r3, r2
 8000cc8:	b2da      	uxtb	r2, r3
 8000cca:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	f1c3 0301 	rsb	r3, r3, #1
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	fb12 f303 	smulbb	r3, r2, r3
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
        
        if(mode == 0)
 8000ce0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d104      	bne.n	8000cf2 <MLX90640_CalculateTo+0x4a2>
        {
          pattern = ilPattern; 
 8000ce8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000cec:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8000cf0:	e003      	b.n	8000cfa <MLX90640_CalculateTo+0x4aa>
        }
        else 
        {
          pattern = chessPattern; 
 8000cf2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000cf6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
        }               
        
        if(pattern == frameData[833])
 8000cfa:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 8000cfe:	697a      	ldr	r2, [r7, #20]
 8000d00:	f202 6282 	addw	r2, r2, #1666	; 0x682
 8000d04:	8812      	ldrh	r2, [r2, #0]
 8000d06:	4293      	cmp	r3, r2
 8000d08:	f040 81d1 	bne.w	80010ae <MLX90640_CalculateTo+0x85e>
        {    
            irData = frameData[pixelNumber];
 8000d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d0e:	005b      	lsls	r3, r3, #1
 8000d10:	697a      	ldr	r2, [r7, #20]
 8000d12:	4413      	add	r3, r2
 8000d14:	881b      	ldrh	r3, [r3, #0]
 8000d16:	ee07 3a90 	vmov	s15, r3
 8000d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d1e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            if(irData > 32767)
 8000d22:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000d26:	ed1f 7a58 	vldr	s14, [pc, #-352]	; 8000bc8 <MLX90640_CalculateTo+0x378>
 8000d2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d32:	dd07      	ble.n	8000d44 <MLX90640_CalculateTo+0x4f4>
            {
                irData = irData - 65536;
 8000d34:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000d38:	ed1f 7a5c 	vldr	s14, [pc, #-368]	; 8000bcc <MLX90640_CalculateTo+0x37c>
 8000d3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000d40:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            }
            irData = irData * gain;
 8000d44:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8000d48:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8000d4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d50:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            
            kta = params->kta[pixelNumber]/ktaScale;
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d58:	4413      	add	r3, r2
 8000d5a:	f603 434c 	addw	r3, r3, #3148	; 0xc4c
 8000d5e:	f993 3000 	ldrsb.w	r3, [r3]
 8000d62:	ee07 3a90 	vmov	s15, r3
 8000d66:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d6a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8000d6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d72:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            kv = params->kv[pixelNumber]/kvScale;
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d7a:	4413      	add	r3, r2
 8000d7c:	f603 734d 	addw	r3, r3, #3917	; 0xf4d
 8000d80:	f993 3000 	ldrsb.w	r3, [r3]
 8000d84:	ee07 3a90 	vmov	s15, r3
 8000d88:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000d8c:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8000d90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d94:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            irData = irData - params->offset[pixelNumber]*(1 + kta*(ta - 25))*(1 + kv*(vdd - 3.3f));
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d9c:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	4413      	add	r3, r2
 8000da4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000da8:	ee07 3a90 	vmov	s15, r3
 8000dac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000db0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000db4:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8000db8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8000dbc:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8000dc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dc4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000dc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000dcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dd0:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8000dd4:	ed5f 6a82 	vldr	s13, [pc, #-520]	; 8000bd0 <MLX90640_CalculateTo+0x380>
 8000dd8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8000ddc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000de0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000de4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000de8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000dec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000df0:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8000df4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000df8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            
            if(mode !=  params->calibrationModeEE)
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000e02:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d023      	beq.n	8000e52 <MLX90640_CalculateTo+0x602>
            {
              irData = irData + params->ilChessC[2] * (2 * ilPattern - 1) - params->ilChessC[1] * conversionPattern; 
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000e10:	ed93 7a99 	vldr	s14, [r3, #612]	; 0x264
 8000e14:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	ee07 3a90 	vmov	s15, r3
 8000e20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e28:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000e2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000e36:	edd3 6a98 	vldr	s13, [r3, #608]	; 0x260
 8000e3a:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000e3e:	ee07 3a90 	vmov	s15, r3
 8000e42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e4e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            }                       
    
            irData = irData - params->tgc * irDataCP[subPage];
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	ed93 7a06 	vldr	s14, [r3, #24]
 8000e58:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	3380      	adds	r3, #128	; 0x80
 8000e60:	443b      	add	r3, r7
 8000e62:	3b58      	subs	r3, #88	; 0x58
 8000e64:	edd3 7a00 	vldr	s15, [r3]
 8000e68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e6c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8000e70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e74:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            irData = irData / emissivity;
 8000e78:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8000e7c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e84:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
            
            alphaCompensated = SCALEALPHA*alphaScale/params->alpha[pixelNumber];
 8000e88:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8000e8c:	ed1f 7aaf 	vldr	s14, [pc, #-700]	; 8000bd4 <MLX90640_CalculateTo+0x384>
 8000e90:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000e94:	693a      	ldr	r2, [r7, #16]
 8000e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000e98:	3324      	adds	r3, #36	; 0x24
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	4413      	add	r3, r2
 8000e9e:	885b      	ldrh	r3, [r3, #2]
 8000ea0:	ee07 3a90 	vmov	s15, r3
 8000ea4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ea8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eac:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            alphaCompensated = alphaCompensated*(1 + params->KsTa * (ta - 25));
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8000eb6:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8000eba:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8000ebe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ec6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000eca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ece:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8000ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ed6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
                        
            Sx = alphaCompensated * alphaCompensated * alphaCompensated * (irData + alphaCompensated * taTr);
 8000eda:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000ede:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000ee2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000ee6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000eea:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8000eee:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000ef2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000ef6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8000efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f02:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            Sx = sqrt(sqrt(Sx)) * params->ksTo[1];            
 8000f06:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000f0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f0e:	eeb0 0b47 	vmov.f64	d0, d7
 8000f12:	f00c fb15 	bl	800d540 <sqrt>
 8000f16:	eeb0 7b40 	vmov.f64	d7, d0
 8000f1a:	eeb0 0b47 	vmov.f64	d0, d7
 8000f1e:	f00c fb0f 	bl	800d540 <sqrt>
 8000f22:	eeb0 6b40 	vmov.f64	d6, d0
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000f2c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f30:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000f34:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f38:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            
            To = sqrt(sqrt(irData/(alphaCompensated * (1 - params->ksTo[1] * 273.15f) + Sx) + taTr)) - 273.15f;                     
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000f42:	ed1f 7adb 	vldr	s14, [pc, #-876]	; 8000bd8 <MLX90640_CalculateTo+0x388>
 8000f46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f4e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f52:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000f56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f5a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8000f5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f62:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8000f66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000f6a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8000f6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f76:	eeb0 0b47 	vmov.f64	d0, d7
 8000f7a:	f00c fae1 	bl	800d540 <sqrt>
 8000f7e:	eeb0 7b40 	vmov.f64	d7, d0
 8000f82:	eeb0 0b47 	vmov.f64	d0, d7
 8000f86:	f00c fadb 	bl	800d540 <sqrt>
 8000f8a:	eeb0 7b40 	vmov.f64	d7, d0
 8000f8e:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 80010c8 <MLX90640_CalculateTo+0x878>
 8000f92:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000f96:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f9a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
                    
            if(To < params->ct[1])
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8000fa4:	ee07 3a90 	vmov	s15, r3
 8000fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fac:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000fb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb8:	d503      	bpl.n	8000fc2 <MLX90640_CalculateTo+0x772>
            {
                range = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8000fc0:	e026      	b.n	8001010 <MLX90640_CalculateTo+0x7c0>
            }
            else if(To < params->ct[2])   
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8000fc8:	ee07 3a90 	vmov	s15, r3
 8000fcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fd0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000fd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fdc:	d503      	bpl.n	8000fe6 <MLX90640_CalculateTo+0x796>
            {
                range = 1;            
 8000fde:	2301      	movs	r3, #1
 8000fe0:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8000fe4:	e014      	b.n	8001010 <MLX90640_CalculateTo+0x7c0>
            }   
            else if(To < params->ct[3])
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 8000fec:	ee07 3a90 	vmov	s15, r3
 8000ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff4:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000ff8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001000:	d503      	bpl.n	800100a <MLX90640_CalculateTo+0x7ba>
            {
                range = 2;            
 8001002:	2302      	movs	r3, #2
 8001004:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8001008:	e002      	b.n	8001010 <MLX90640_CalculateTo+0x7c0>
            }
            else
            {
                range = 3;            
 800100a:	2303      	movs	r3, #3
 800100c:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
            }      
            
            To = sqrt(sqrt(irData / (alphaCompensated * alphaCorrR[range] * (1 + params->ksTo[range] * (To - params->ct[range]))) + taTr)) - 273.15f;
 8001010:	f997 3076 	ldrsb.w	r3, [r7, #118]	; 0x76
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	3380      	adds	r3, #128	; 0x80
 8001018:	443b      	add	r3, r7
 800101a:	3b68      	subs	r3, #104	; 0x68
 800101c:	ed93 7a00 	vldr	s14, [r3]
 8001020:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001024:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001028:	f997 3076 	ldrsb.w	r3, [r7, #118]	; 0x76
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	330a      	adds	r3, #10
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4413      	add	r3, r2
 8001034:	3304      	adds	r3, #4
 8001036:	edd3 6a00 	vldr	s13, [r3]
 800103a:	f997 2076 	ldrsb.w	r2, [r7, #118]	; 0x76
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	3220      	adds	r2, #32
 8001042:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001046:	ee07 3a90 	vmov	s15, r3
 800104a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800104e:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 8001052:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001056:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800105a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800105e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001066:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 800106a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800106e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001072:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001076:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800107a:	eeb0 0b47 	vmov.f64	d0, d7
 800107e:	f00c fa5f 	bl	800d540 <sqrt>
 8001082:	eeb0 7b40 	vmov.f64	d7, d0
 8001086:	eeb0 0b47 	vmov.f64	d0, d7
 800108a:	f00c fa59 	bl	800d540 <sqrt>
 800108e:	eeb0 7b40 	vmov.f64	d7, d0
 8001092:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 80010c8 <MLX90640_CalculateTo+0x878>
 8001096:	ee37 7b46 	vsub.f64	d7, d7, d6
 800109a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800109e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
                        
            result[pixelNumber] = To;
 80010a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	4413      	add	r3, r2
 80010aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80010ac:	601a      	str	r2, [r3, #0]
    for( int pixelNumber = 0; pixelNumber < 768; pixelNumber++)
 80010ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80010b0:	3301      	adds	r3, #1
 80010b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80010b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80010b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80010ba:	f6ff adca 	blt.w	8000c52 <MLX90640_CalculateTo+0x402>
        }
    }
}
 80010be:	bf00      	nop
 80010c0:	bf00      	nop
 80010c2:	3780      	adds	r7, #128	; 0x80
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	60000000 	.word	0x60000000
 80010cc:	40711266 	.word	0x40711266

080010d0 <MLX90640_GetVdd>:
}

//------------------------------------------------------------------------------

float MLX90640_GetVdd(uint16_t *frameData, const paramsMLX90640 *params)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	ed2d 8b02 	vpush	{d8}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
    float vdd;
    float resolutionCorrection;

    int resolutionRAM;    
    
    vdd = frameData[810];
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f203 6354 	addw	r3, r3, #1620	; 0x654
 80010e4:	881b      	ldrh	r3, [r3, #0]
 80010e6:	ee07 3a90 	vmov	s15, r3
 80010ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010ee:	edc7 7a05 	vstr	s15, [r7, #20]
    if(vdd > 32767)
 80010f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80010f6:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80011b8 <MLX90640_GetVdd+0xe8>
 80010fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001102:	dd07      	ble.n	8001114 <MLX90640_GetVdd+0x44>
    {
        vdd = vdd - 65536;
 8001104:	edd7 7a05 	vldr	s15, [r7, #20]
 8001108:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80011bc <MLX90640_GetVdd+0xec>
 800110c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001110:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    resolutionRAM = (frameData[832] & 0x0C00) >> 10;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	129b      	asrs	r3, r3, #10
 800111e:	f003 0303 	and.w	r3, r3, #3
 8001122:	613b      	str	r3, [r7, #16]
    resolutionCorrection = pow(2, (double)params->resolutionEE) / pow(2, (double)resolutionRAM);
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800112a:	ee07 3a90 	vmov	s15, r3
 800112e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001132:	eeb0 1b47 	vmov.f64	d1, d7
 8001136:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800113a:	f00c fac5 	bl	800d6c8 <pow>
 800113e:	eeb0 8b40 	vmov.f64	d8, d0
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	ee07 3a90 	vmov	s15, r3
 8001148:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800114c:	eeb0 1b47 	vmov.f64	d1, d7
 8001150:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8001154:	f00c fab8 	bl	800d6c8 <pow>
 8001158:	eeb0 6b40 	vmov.f64	d6, d0
 800115c:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8001160:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001164:	edc7 7a03 	vstr	s15, [r7, #12]
    vdd = (resolutionCorrection * vdd - params->vdd25) / params->kVdd + 3.3f;
 8001168:	ed97 7a03 	vldr	s14, [r7, #12]
 800116c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001170:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001182:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118c:	ee07 3a90 	vmov	s15, r3
 8001190:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001194:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001198:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011c0 <MLX90640_GetVdd+0xf0>
 800119c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011a0:	edc7 7a05 	vstr	s15, [r7, #20]
    
    return vdd;
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	ee07 3a90 	vmov	s15, r3
}
 80011aa:	eeb0 0a67 	vmov.f32	s0, s15
 80011ae:	3718      	adds	r7, #24
 80011b0:	46bd      	mov	sp, r7
 80011b2:	ecbd 8b02 	vpop	{d8}
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	46fffe00 	.word	0x46fffe00
 80011bc:	47800000 	.word	0x47800000
 80011c0:	40533333 	.word	0x40533333

080011c4 <MLX90640_GetTa>:

//------------------------------------------------------------------------------

float MLX90640_GetTa(uint16_t *frameData, const paramsMLX90640 *params)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	6039      	str	r1, [r7, #0]
    float ptat;
    float ptatArt;
    float vdd;
    float ta;
    
    vdd = MLX90640_GetVdd(frameData, params);
 80011ce:	6839      	ldr	r1, [r7, #0]
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff ff7d 	bl	80010d0 <MLX90640_GetVdd>
 80011d6:	ed87 0a03 	vstr	s0, [r7, #12]
    
    ptat = frameData[800];
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 80011e0:	881b      	ldrh	r3, [r3, #0]
 80011e2:	ee07 3a90 	vmov	s15, r3
 80011e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011ea:	edc7 7a05 	vstr	s15, [r7, #20]
    if(ptat > 32767)
 80011ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80011f2:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80012d4 <MLX90640_GetTa+0x110>
 80011f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fe:	dd07      	ble.n	8001210 <MLX90640_GetTa+0x4c>
    {
        ptat = ptat - 65536;
 8001200:	edd7 7a05 	vldr	s15, [r7, #20]
 8001204:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80012d8 <MLX90640_GetTa+0x114>
 8001208:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800120c:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    
    ptatArt = frameData[768];
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	ee07 3a90 	vmov	s15, r3
 800121c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001220:	edc7 7a04 	vstr	s15, [r7, #16]
    if(ptatArt > 32767)
 8001224:	edd7 7a04 	vldr	s15, [r7, #16]
 8001228:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80012d4 <MLX90640_GetTa+0x110>
 800122c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001234:	dd07      	ble.n	8001246 <MLX90640_GetTa+0x82>
    {
        ptatArt = ptatArt - 65536;
 8001236:	edd7 7a04 	vldr	s15, [r7, #16]
 800123a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80012d8 <MLX90640_GetTa+0x114>
 800123e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001242:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    ptatArt = (ptat / (ptat * params->alphaPTAT + ptatArt)) * pow(2, (double)18);
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	ed93 7a04 	vldr	s14, [r3, #16]
 800124c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001250:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001254:	edd7 7a04 	vldr	s15, [r7, #16]
 8001258:	ee37 7a27 	vadd.f32	s14, s14, s15
 800125c:	edd7 6a05 	vldr	s13, [r7, #20]
 8001260:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001264:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80012dc <MLX90640_GetTa+0x118>
 8001268:	ee67 7a87 	vmul.f32	s15, s15, s14
 800126c:	edc7 7a04 	vstr	s15, [r7, #16]
    
    ta = (ptatArt / (1 + params->KvPTAT * (vdd - 3.3f)) - params->vPTAT25);
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	ed93 7a01 	vldr	s14, [r3, #4]
 8001276:	edd7 7a03 	vldr	s15, [r7, #12]
 800127a:	eddf 6a19 	vldr	s13, [pc, #100]	; 80012e0 <MLX90640_GetTa+0x11c>
 800127e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001286:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800128a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800128e:	edd7 6a04 	vldr	s13, [r7, #16]
 8001292:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	899b      	ldrh	r3, [r3, #12]
 800129a:	ee07 3a90 	vmov	s15, r3
 800129e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a6:	edc7 7a02 	vstr	s15, [r7, #8]
    ta = ta / params->KtPTAT + 25;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	ed93 7a02 	vldr	s14, [r3, #8]
 80012b0:	edd7 6a02 	vldr	s13, [r7, #8]
 80012b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012b8:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80012bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012c0:	edc7 7a02 	vstr	s15, [r7, #8]
    
    return ta;
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	ee07 3a90 	vmov	s15, r3
}
 80012ca:	eeb0 0a67 	vmov.f32	s0, s15
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	46fffe00 	.word	0x46fffe00
 80012d8:	47800000 	.word	0x47800000
 80012dc:	48800000 	.word	0x48800000
 80012e0:	40533333 	.word	0x40533333

080012e4 <MLX90640_BadPixelsCorrection>:

}    

//------------------------------------------------------------------------------
void MLX90640_BadPixelsCorrection(uint16_t *pixels, float *to, int mode, paramsMLX90640 *params)
{   
 80012e4:	b590      	push	{r4, r7, lr}
 80012e6:	b08b      	sub	sp, #44	; 0x2c
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
 80012f0:	603b      	str	r3, [r7, #0]
    float ap[4];
    uint8_t pix;
    uint8_t line;
    uint8_t column;
    
    pix = 0;
 80012f2:	2300      	movs	r3, #0
 80012f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while(pixels[pix] != 0xFFFF)
 80012f8:	e2b4      	b.n	8001864 <MLX90640_BadPixelsCorrection+0x580>
    {
        line = pixels[pix]>>5;
 80012fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	68fa      	ldr	r2, [r7, #12]
 8001302:	4413      	add	r3, r2
 8001304:	881b      	ldrh	r3, [r3, #0]
 8001306:	095b      	lsrs	r3, r3, #5
 8001308:	b29b      	uxth	r3, r3
 800130a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        column = pixels[pix] - (line<<5);
 800130e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	68fa      	ldr	r2, [r7, #12]
 8001316:	4413      	add	r3, r2
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	b2da      	uxtb	r2, r3
 800131c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001320:	015b      	lsls	r3, r3, #5
 8001322:	b2db      	uxtb	r3, r3
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        
        if(mode == 1)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2b01      	cmp	r3, #1
 800132e:	f040 8152 	bne.w	80015d6 <MLX90640_BadPixelsCorrection+0x2f2>
        {        
            if(line == 0)
 8001332:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001336:	2b00      	cmp	r3, #0
 8001338:	d14d      	bne.n	80013d6 <MLX90640_BadPixelsCorrection+0xf2>
            {
                if(column == 0)
 800133a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800133e:	2b00      	cmp	r3, #0
 8001340:	d10d      	bne.n	800135e <MLX90640_BadPixelsCorrection+0x7a>
                {        
                    to[pixels[pix]] = to[33];                    
 8001342:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	68fa      	ldr	r2, [r7, #12]
 800134a:	4413      	add	r3, r2
 800134c:	881b      	ldrh	r3, [r3, #0]
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	68ba      	ldr	r2, [r7, #8]
 8001352:	4413      	add	r3, r2
 8001354:	68ba      	ldr	r2, [r7, #8]
 8001356:	f8d2 2084 	ldr.w	r2, [r2, #132]	; 0x84
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	e27d      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
                }
                else if(column == 31)
 800135e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001362:	2b1f      	cmp	r3, #31
 8001364:	d10d      	bne.n	8001382 <MLX90640_BadPixelsCorrection+0x9e>
                {
                    to[pixels[pix]] = to[62];                      
 8001366:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	68fa      	ldr	r2, [r7, #12]
 800136e:	4413      	add	r3, r2
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	4413      	add	r3, r2
 8001378:	68ba      	ldr	r2, [r7, #8]
 800137a:	f8d2 20f8 	ldr.w	r2, [r2, #248]	; 0xf8
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	e26b      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
                }
                else
                {
                    to[pixels[pix]] = (to[pixels[pix]+31] + to[pixels[pix]+33])/2.0f;                    
 8001382:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	68fa      	ldr	r2, [r7, #12]
 800138a:	4413      	add	r3, r2
 800138c:	881b      	ldrh	r3, [r3, #0]
 800138e:	331f      	adds	r3, #31
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	68ba      	ldr	r2, [r7, #8]
 8001394:	4413      	add	r3, r2
 8001396:	ed93 7a00 	vldr	s14, [r3]
 800139a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	68fa      	ldr	r2, [r7, #12]
 80013a2:	4413      	add	r3, r2
 80013a4:	881b      	ldrh	r3, [r3, #0]
 80013a6:	3321      	adds	r3, #33	; 0x21
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	68ba      	ldr	r2, [r7, #8]
 80013ac:	4413      	add	r3, r2
 80013ae:	edd3 7a00 	vldr	s15, [r3]
 80013b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	4413      	add	r3, r2
 80013c0:	881b      	ldrh	r3, [r3, #0]
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	68ba      	ldr	r2, [r7, #8]
 80013c6:	4413      	add	r3, r2
 80013c8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80013cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013d0:	edc3 7a00 	vstr	s15, [r3]
 80013d4:	e241      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
                }        
            }
            else if(line == 23)
 80013d6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013da:	2b17      	cmp	r3, #23
 80013dc:	d153      	bne.n	8001486 <MLX90640_BadPixelsCorrection+0x1a2>
            {
                if(column == 0)
 80013de:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d10e      	bne.n	8001404 <MLX90640_BadPixelsCorrection+0x120>
                {
                    to[pixels[pix]] = to[705];                    
 80013e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	4413      	add	r3, r2
 80013f0:	881b      	ldrh	r3, [r3, #0]
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	68ba      	ldr	r2, [r7, #8]
 80013f6:	4413      	add	r3, r2
 80013f8:	68ba      	ldr	r2, [r7, #8]
 80013fa:	f602 3204 	addw	r2, r2, #2820	; 0xb04
 80013fe:	6812      	ldr	r2, [r2, #0]
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	e22a      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
                }
                else if(column == 31)
 8001404:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001408:	2b1f      	cmp	r3, #31
 800140a:	d10e      	bne.n	800142a <MLX90640_BadPixelsCorrection+0x146>
                {
                    to[pixels[pix]] = to[734];                       
 800140c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001410:	005b      	lsls	r3, r3, #1
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	4413      	add	r3, r2
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	68ba      	ldr	r2, [r7, #8]
 800141c:	4413      	add	r3, r2
 800141e:	68ba      	ldr	r2, [r7, #8]
 8001420:	f602 3278 	addw	r2, r2, #2936	; 0xb78
 8001424:	6812      	ldr	r2, [r2, #0]
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	e217      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
                }
                else
                {
                    to[pixels[pix]] = (to[pixels[pix]-33] + to[pixels[pix]-31])/2.0f;                       
 800142a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	68fa      	ldr	r2, [r7, #12]
 8001432:	4413      	add	r3, r2
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	461a      	mov	r2, r3
 8001438:	4b9d      	ldr	r3, [pc, #628]	; (80016b0 <MLX90640_BadPixelsCorrection+0x3cc>)
 800143a:	4413      	add	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	68ba      	ldr	r2, [r7, #8]
 8001440:	4413      	add	r3, r2
 8001442:	ed93 7a00 	vldr	s14, [r3]
 8001446:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	68fa      	ldr	r2, [r7, #12]
 800144e:	4413      	add	r3, r2
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	461a      	mov	r2, r3
 8001454:	4b97      	ldr	r3, [pc, #604]	; (80016b4 <MLX90640_BadPixelsCorrection+0x3d0>)
 8001456:	4413      	add	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	4413      	add	r3, r2
 800145e:	edd3 7a00 	vldr	s15, [r3]
 8001462:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001466:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	4413      	add	r3, r2
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	68ba      	ldr	r2, [r7, #8]
 8001476:	4413      	add	r3, r2
 8001478:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800147c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001480:	edc3 7a00 	vstr	s15, [r3]
 8001484:	e1e9      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
                }                       
            } 
            else if(column == 0)
 8001486:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800148a:	2b00      	cmp	r3, #0
 800148c:	d12b      	bne.n	80014e6 <MLX90640_BadPixelsCorrection+0x202>
            {
                to[pixels[pix]] = (to[pixels[pix]-31] + to[pixels[pix]+33])/2.0f;                
 800148e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	68fa      	ldr	r2, [r7, #12]
 8001496:	4413      	add	r3, r2
 8001498:	881b      	ldrh	r3, [r3, #0]
 800149a:	461a      	mov	r2, r3
 800149c:	4b85      	ldr	r3, [pc, #532]	; (80016b4 <MLX90640_BadPixelsCorrection+0x3d0>)
 800149e:	4413      	add	r3, r2
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	68ba      	ldr	r2, [r7, #8]
 80014a4:	4413      	add	r3, r2
 80014a6:	ed93 7a00 	vldr	s14, [r3]
 80014aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	68fa      	ldr	r2, [r7, #12]
 80014b2:	4413      	add	r3, r2
 80014b4:	881b      	ldrh	r3, [r3, #0]
 80014b6:	3321      	adds	r3, #33	; 0x21
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	4413      	add	r3, r2
 80014be:	edd3 7a00 	vldr	s15, [r3]
 80014c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	68fa      	ldr	r2, [r7, #12]
 80014ce:	4413      	add	r3, r2
 80014d0:	881b      	ldrh	r3, [r3, #0]
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	68ba      	ldr	r2, [r7, #8]
 80014d6:	4413      	add	r3, r2
 80014d8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80014dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e0:	edc3 7a00 	vstr	s15, [r3]
 80014e4:	e1b9      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
            }
            else if(column == 31)
 80014e6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014ea:	2b1f      	cmp	r3, #31
 80014ec:	d12b      	bne.n	8001546 <MLX90640_BadPixelsCorrection+0x262>
            {
                to[pixels[pix]] = (to[pixels[pix]-33] + to[pixels[pix]+31])/2.0f;                
 80014ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	68fa      	ldr	r2, [r7, #12]
 80014f6:	4413      	add	r3, r2
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	461a      	mov	r2, r3
 80014fc:	4b6c      	ldr	r3, [pc, #432]	; (80016b0 <MLX90640_BadPixelsCorrection+0x3cc>)
 80014fe:	4413      	add	r3, r2
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	4413      	add	r3, r2
 8001506:	ed93 7a00 	vldr	s14, [r3]
 800150a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	68fa      	ldr	r2, [r7, #12]
 8001512:	4413      	add	r3, r2
 8001514:	881b      	ldrh	r3, [r3, #0]
 8001516:	331f      	adds	r3, #31
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	4413      	add	r3, r2
 800151e:	edd3 7a00 	vldr	s15, [r3]
 8001522:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001526:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	68fa      	ldr	r2, [r7, #12]
 800152e:	4413      	add	r3, r2
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	68ba      	ldr	r2, [r7, #8]
 8001536:	4413      	add	r3, r2
 8001538:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800153c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001540:	edc3 7a00 	vstr	s15, [r3]
 8001544:	e189      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
            } 
            else
            {
                ap[0] = to[pixels[pix]-33];
 8001546:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	4413      	add	r3, r2
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	461a      	mov	r2, r3
 8001554:	4b56      	ldr	r3, [pc, #344]	; (80016b0 <MLX90640_BadPixelsCorrection+0x3cc>)
 8001556:	4413      	add	r3, r2
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	4413      	add	r3, r2
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	617b      	str	r3, [r7, #20]
                ap[1] = to[pixels[pix]-31];
 8001562:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	68fa      	ldr	r2, [r7, #12]
 800156a:	4413      	add	r3, r2
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	461a      	mov	r2, r3
 8001570:	4b50      	ldr	r3, [pc, #320]	; (80016b4 <MLX90640_BadPixelsCorrection+0x3d0>)
 8001572:	4413      	add	r3, r2
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	68ba      	ldr	r2, [r7, #8]
 8001578:	4413      	add	r3, r2
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	61bb      	str	r3, [r7, #24]
                ap[2] = to[pixels[pix]+31];
 800157e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	68fa      	ldr	r2, [r7, #12]
 8001586:	4413      	add	r3, r2
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	331f      	adds	r3, #31
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	68ba      	ldr	r2, [r7, #8]
 8001590:	4413      	add	r3, r2
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	61fb      	str	r3, [r7, #28]
                ap[3] = to[pixels[pix]+33];
 8001596:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	68fa      	ldr	r2, [r7, #12]
 800159e:	4413      	add	r3, r2
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	3321      	adds	r3, #33	; 0x21
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	68ba      	ldr	r2, [r7, #8]
 80015a8:	4413      	add	r3, r2
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	623b      	str	r3, [r7, #32]
                to[pixels[pix]] = GetMedian(ap,4);
 80015ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	68fa      	ldr	r2, [r7, #12]
 80015b6:	4413      	add	r3, r2
 80015b8:	881b      	ldrh	r3, [r3, #0]
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	68ba      	ldr	r2, [r7, #8]
 80015be:	18d4      	adds	r4, r2, r3
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	2104      	movs	r1, #4
 80015c6:	4618      	mov	r0, r3
 80015c8:	f002 f85e 	bl	8003688 <GetMedian>
 80015cc:	eef0 7a40 	vmov.f32	s15, s0
 80015d0:	edc4 7a00 	vstr	s15, [r4]
 80015d4:	e141      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
            }                   
        }
        else
        {        
            if(column == 0)
 80015d6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d115      	bne.n	800160a <MLX90640_BadPixelsCorrection+0x326>
            {
                to[pixels[pix]] = to[pixels[pix]+1];            
 80015de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	68fa      	ldr	r2, [r7, #12]
 80015e6:	4413      	add	r3, r2
 80015e8:	881b      	ldrh	r3, [r3, #0]
 80015ea:	3301      	adds	r3, #1
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	68ba      	ldr	r2, [r7, #8]
 80015f0:	441a      	add	r2, r3
 80015f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	68f9      	ldr	r1, [r7, #12]
 80015fa:	440b      	add	r3, r1
 80015fc:	881b      	ldrh	r3, [r3, #0]
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	68b9      	ldr	r1, [r7, #8]
 8001602:	440b      	add	r3, r1
 8001604:	6812      	ldr	r2, [r2, #0]
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	e127      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
            }
            else if(column == 1 || column == 30)
 800160a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800160e:	2b01      	cmp	r3, #1
 8001610:	d003      	beq.n	800161a <MLX90640_BadPixelsCorrection+0x336>
 8001612:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001616:	2b1e      	cmp	r3, #30
 8001618:	d12c      	bne.n	8001674 <MLX90640_BadPixelsCorrection+0x390>
            {
                to[pixels[pix]] = (to[pixels[pix]-1]+to[pixels[pix]+1])/2.0f;                
 800161a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	4413      	add	r3, r2
 8001624:	881b      	ldrh	r3, [r3, #0]
 8001626:	461a      	mov	r2, r3
 8001628:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800162c:	4413      	add	r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	68ba      	ldr	r2, [r7, #8]
 8001632:	4413      	add	r3, r2
 8001634:	ed93 7a00 	vldr	s14, [r3]
 8001638:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	4413      	add	r3, r2
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	3301      	adds	r3, #1
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	68ba      	ldr	r2, [r7, #8]
 800164a:	4413      	add	r3, r2
 800164c:	edd3 7a00 	vldr	s15, [r3]
 8001650:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001654:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	4413      	add	r3, r2
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	68ba      	ldr	r2, [r7, #8]
 8001664:	4413      	add	r3, r2
 8001666:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800166a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800166e:	edc3 7a00 	vstr	s15, [r3]
 8001672:	e0f2      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
            } 
            else if(column == 31)
 8001674:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001678:	2b1f      	cmp	r3, #31
 800167a:	d11d      	bne.n	80016b8 <MLX90640_BadPixelsCorrection+0x3d4>
            {
                to[pixels[pix]] = to[pixels[pix]-1];
 800167c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	68fa      	ldr	r2, [r7, #12]
 8001684:	4413      	add	r3, r2
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	461a      	mov	r2, r3
 800168a:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800168e:	4413      	add	r3, r2
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	441a      	add	r2, r3
 8001696:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	68f9      	ldr	r1, [r7, #12]
 800169e:	440b      	add	r3, r1
 80016a0:	881b      	ldrh	r3, [r3, #0]
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	68b9      	ldr	r1, [r7, #8]
 80016a6:	440b      	add	r3, r1
 80016a8:	6812      	ldr	r2, [r2, #0]
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	e0d5      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
 80016ae:	bf00      	nop
 80016b0:	3fffffdf 	.word	0x3fffffdf
 80016b4:	3fffffe1 	.word	0x3fffffe1
            } 
            else
            {
                if(IsPixelBad(pixels[pix]-2,params) == 0 && IsPixelBad(pixels[pix]+2,params) == 0)
 80016b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	4413      	add	r3, r2
 80016c2:	881b      	ldrh	r3, [r3, #0]
 80016c4:	3b02      	subs	r3, #2
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	6839      	ldr	r1, [r7, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f002 f853 	bl	8003776 <IsPixelBad>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f040 8095 	bne.w	8001802 <MLX90640_BadPixelsCorrection+0x51e>
 80016d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	4413      	add	r3, r2
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	3302      	adds	r3, #2
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	6839      	ldr	r1, [r7, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f002 f843 	bl	8003776 <IsPixelBad>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f040 8085 	bne.w	8001802 <MLX90640_BadPixelsCorrection+0x51e>
                {
                    ap[0] = to[pixels[pix]+1] - to[pixels[pix]+2];
 80016f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	4413      	add	r3, r2
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	3301      	adds	r3, #1
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	68ba      	ldr	r2, [r7, #8]
 800170a:	4413      	add	r3, r2
 800170c:	ed93 7a00 	vldr	s14, [r3]
 8001710:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	68fa      	ldr	r2, [r7, #12]
 8001718:	4413      	add	r3, r2
 800171a:	881b      	ldrh	r3, [r3, #0]
 800171c:	3302      	adds	r3, #2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	68ba      	ldr	r2, [r7, #8]
 8001722:	4413      	add	r3, r2
 8001724:	edd3 7a00 	vldr	s15, [r3]
 8001728:	ee77 7a67 	vsub.f32	s15, s14, s15
 800172c:	edc7 7a05 	vstr	s15, [r7, #20]
                    ap[1] = to[pixels[pix]-1] - to[pixels[pix]-2];
 8001730:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	68fa      	ldr	r2, [r7, #12]
 8001738:	4413      	add	r3, r2
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	461a      	mov	r2, r3
 800173e:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8001742:	4413      	add	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	68ba      	ldr	r2, [r7, #8]
 8001748:	4413      	add	r3, r2
 800174a:	ed93 7a00 	vldr	s14, [r3]
 800174e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	68fa      	ldr	r2, [r7, #12]
 8001756:	4413      	add	r3, r2
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	461a      	mov	r2, r3
 800175c:	4b49      	ldr	r3, [pc, #292]	; (8001884 <MLX90640_BadPixelsCorrection+0x5a0>)
 800175e:	4413      	add	r3, r2
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	4413      	add	r3, r2
 8001766:	edd3 7a00 	vldr	s15, [r3]
 800176a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800176e:	edc7 7a06 	vstr	s15, [r7, #24]
                    if(fabs(ap[0]) > fabs(ap[1]))
 8001772:	edd7 7a05 	vldr	s15, [r7, #20]
 8001776:	eeb0 7ae7 	vabs.f32	s14, s15
 800177a:	edd7 7a06 	vldr	s15, [r7, #24]
 800177e:	eef0 7ae7 	vabs.f32	s15, s15
 8001782:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178a:	dd1e      	ble.n	80017ca <MLX90640_BadPixelsCorrection+0x4e6>
                    {
                        to[pixels[pix]] = to[pixels[pix]-1] + ap[1];                        
 800178c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	4413      	add	r3, r2
 8001796:	881b      	ldrh	r3, [r3, #0]
 8001798:	461a      	mov	r2, r3
 800179a:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800179e:	4413      	add	r3, r2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	68ba      	ldr	r2, [r7, #8]
 80017a4:	4413      	add	r3, r2
 80017a6:	ed93 7a00 	vldr	s14, [r3]
 80017aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80017ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	68fa      	ldr	r2, [r7, #12]
 80017b6:	4413      	add	r3, r2
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	68ba      	ldr	r2, [r7, #8]
 80017be:	4413      	add	r3, r2
 80017c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017c4:	edc3 7a00 	vstr	s15, [r3]
                    if(fabs(ap[0]) > fabs(ap[1]))
 80017c8:	e047      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
                    }
                    else
                    {
                        to[pixels[pix]] = to[pixels[pix]+1] + ap[0];                        
 80017ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	4413      	add	r3, r2
 80017d4:	881b      	ldrh	r3, [r3, #0]
 80017d6:	3301      	adds	r3, #1
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	4413      	add	r3, r2
 80017de:	ed93 7a00 	vldr	s14, [r3]
 80017e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80017e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	68fa      	ldr	r2, [r7, #12]
 80017ee:	4413      	add	r3, r2
 80017f0:	881b      	ldrh	r3, [r3, #0]
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	68ba      	ldr	r2, [r7, #8]
 80017f6:	4413      	add	r3, r2
 80017f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017fc:	edc3 7a00 	vstr	s15, [r3]
                    if(fabs(ap[0]) > fabs(ap[1]))
 8001800:	e02b      	b.n	800185a <MLX90640_BadPixelsCorrection+0x576>
                    }
                }
                else
                {
                    to[pixels[pix]] = (to[pixels[pix]-1]+to[pixels[pix]+1])/2.0f;                    
 8001802:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	68fa      	ldr	r2, [r7, #12]
 800180a:	4413      	add	r3, r2
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8001814:	4413      	add	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	68ba      	ldr	r2, [r7, #8]
 800181a:	4413      	add	r3, r2
 800181c:	ed93 7a00 	vldr	s14, [r3]
 8001820:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	68fa      	ldr	r2, [r7, #12]
 8001828:	4413      	add	r3, r2
 800182a:	881b      	ldrh	r3, [r3, #0]
 800182c:	3301      	adds	r3, #1
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	68ba      	ldr	r2, [r7, #8]
 8001832:	4413      	add	r3, r2
 8001834:	edd3 7a00 	vldr	s15, [r3]
 8001838:	ee37 7a27 	vadd.f32	s14, s14, s15
 800183c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	68fa      	ldr	r2, [r7, #12]
 8001844:	4413      	add	r3, r2
 8001846:	881b      	ldrh	r3, [r3, #0]
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	68ba      	ldr	r2, [r7, #8]
 800184c:	4413      	add	r3, r2
 800184e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001852:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001856:	edc3 7a00 	vstr	s15, [r3]
                }            
            }                      
        } 
        pix = pix + 1;    
 800185a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800185e:	3301      	adds	r3, #1
 8001860:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while(pixels[pix] != 0xFFFF)
 8001864:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	4413      	add	r3, r2
 800186e:	881b      	ldrh	r3, [r3, #0]
 8001870:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001874:	4293      	cmp	r3, r2
 8001876:	f47f ad40 	bne.w	80012fa <MLX90640_BadPixelsCorrection+0x16>
    }    
}
 800187a:	bf00      	nop
 800187c:	bf00      	nop
 800187e:	372c      	adds	r7, #44	; 0x2c
 8001880:	46bd      	mov	sp, r7
 8001882:	bd90      	pop	{r4, r7, pc}
 8001884:	3ffffffe 	.word	0x3ffffffe

08001888 <ExtractVDDParameters>:

//------------------------------------------------------------------------------

void ExtractVDDParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
    int16_t kVdd;
    int16_t vdd25;
    
    kVdd = eeData[51];
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	3366      	adds	r3, #102	; 0x66
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	81fb      	strh	r3, [r7, #14]
    
    kVdd = (eeData[51] & 0xFF00) >> 8;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	3366      	adds	r3, #102	; 0x66
 800189e:	881b      	ldrh	r3, [r3, #0]
 80018a0:	0a1b      	lsrs	r3, r3, #8
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	81fb      	strh	r3, [r7, #14]
    if(kVdd > 127)
 80018a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018aa:	2b7f      	cmp	r3, #127	; 0x7f
 80018ac:	dd04      	ble.n	80018b8 <ExtractVDDParameters+0x30>
    {
        kVdd = kVdd - 256;
 80018ae:	89fb      	ldrh	r3, [r7, #14]
 80018b0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	81fb      	strh	r3, [r7, #14]
    }
    kVdd = 32 * kVdd;
 80018b8:	89fb      	ldrh	r3, [r7, #14]
 80018ba:	015b      	lsls	r3, r3, #5
 80018bc:	b29b      	uxth	r3, r3
 80018be:	81fb      	strh	r3, [r7, #14]
    vdd25 = eeData[51] & 0x00FF;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	3366      	adds	r3, #102	; 0x66
 80018c4:	881b      	ldrh	r3, [r3, #0]
 80018c6:	b21b      	sxth	r3, r3
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	81bb      	strh	r3, [r7, #12]
    vdd25 = ((vdd25 - 256) << 5) - 8192;
 80018cc:	89bb      	ldrh	r3, [r7, #12]
 80018ce:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	015b      	lsls	r3, r3, #5
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 80018dc:	b29b      	uxth	r3, r3
 80018de:	81bb      	strh	r3, [r7, #12]
    
    mlx90640->kVdd = kVdd;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	89fa      	ldrh	r2, [r7, #14]
 80018e4:	801a      	strh	r2, [r3, #0]
    mlx90640->vdd25 = vdd25; 
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	89ba      	ldrh	r2, [r7, #12]
 80018ea:	805a      	strh	r2, [r3, #2]
}
 80018ec:	bf00      	nop
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <ExtractPTATParameters>:

//------------------------------------------------------------------------------

void ExtractPTATParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
    float KvPTAT;
    float KtPTAT;
    int16_t vPTAT25;
    float alphaPTAT;
    
    KvPTAT = (eeData[50] & 0xFC00) >> 10;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3364      	adds	r3, #100	; 0x64
 8001906:	881b      	ldrh	r3, [r3, #0]
 8001908:	0a9b      	lsrs	r3, r3, #10
 800190a:	b29b      	uxth	r3, r3
 800190c:	ee07 3a90 	vmov	s15, r3
 8001910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001914:	edc7 7a05 	vstr	s15, [r7, #20]
    if(KvPTAT > 31)
 8001918:	edd7 7a05 	vldr	s15, [r7, #20]
 800191c:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 8001920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001928:	dd07      	ble.n	800193a <ExtractPTATParameters+0x42>
    {
        KvPTAT = KvPTAT - 64;
 800192a:	edd7 7a05 	vldr	s15, [r7, #20]
 800192e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80019f0 <ExtractPTATParameters+0xf8>
 8001932:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001936:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    KvPTAT = KvPTAT/4096;
 800193a:	ed97 7a05 	vldr	s14, [r7, #20]
 800193e:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80019f4 <ExtractPTATParameters+0xfc>
 8001942:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001946:	edc7 7a05 	vstr	s15, [r7, #20]
    
    KtPTAT = eeData[50] & 0x03FF;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3364      	adds	r3, #100	; 0x64
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001954:	ee07 3a90 	vmov	s15, r3
 8001958:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800195c:	edc7 7a04 	vstr	s15, [r7, #16]
    if(KtPTAT > 511)
 8001960:	edd7 7a04 	vldr	s15, [r7, #16]
 8001964:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80019f8 <ExtractPTATParameters+0x100>
 8001968:	eef4 7ac7 	vcmpe.f32	s15, s14
 800196c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001970:	dd07      	ble.n	8001982 <ExtractPTATParameters+0x8a>
    {
        KtPTAT = KtPTAT - 1024;
 8001972:	edd7 7a04 	vldr	s15, [r7, #16]
 8001976:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80019fc <ExtractPTATParameters+0x104>
 800197a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800197e:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    KtPTAT = KtPTAT/8;
 8001982:	ed97 7a04 	vldr	s14, [r7, #16]
 8001986:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 800198a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800198e:	edc7 7a04 	vstr	s15, [r7, #16]
    
    vPTAT25 = eeData[49];
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	3362      	adds	r3, #98	; 0x62
 8001996:	881b      	ldrh	r3, [r3, #0]
 8001998:	81fb      	strh	r3, [r7, #14]
    
    alphaPTAT = (eeData[16] & 0xF000) / pow(2, (double)14) + 8.0f;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	3320      	adds	r3, #32
 800199e:	881b      	ldrh	r3, [r3, #0]
 80019a0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80019a4:	ee07 3a90 	vmov	s15, r3
 80019a8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80019ac:	ed9f 5b0e 	vldr	d5, [pc, #56]	; 80019e8 <ExtractPTATParameters+0xf0>
 80019b0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80019b4:	eeb2 6b00 	vmov.f64	d6, #32	; 0x41000000  8.0
 80019b8:	ee37 7b06 	vadd.f64	d7, d7, d6
 80019bc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80019c0:	edc7 7a02 	vstr	s15, [r7, #8]
    
    mlx90640->KvPTAT = KvPTAT;
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	605a      	str	r2, [r3, #4]
    mlx90640->KtPTAT = KtPTAT;    
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	609a      	str	r2, [r3, #8]
    mlx90640->vPTAT25 = vPTAT25;
 80019d0:	89fa      	ldrh	r2, [r7, #14]
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	819a      	strh	r2, [r3, #12]
    mlx90640->alphaPTAT = alphaPTAT;   
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	68ba      	ldr	r2, [r7, #8]
 80019da:	611a      	str	r2, [r3, #16]
}
 80019dc:	bf00      	nop
 80019de:	371c      	adds	r7, #28
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	00000000 	.word	0x00000000
 80019ec:	40d00000 	.word	0x40d00000
 80019f0:	42800000 	.word	0x42800000
 80019f4:	45800000 	.word	0x45800000
 80019f8:	43ff8000 	.word	0x43ff8000
 80019fc:	44800000 	.word	0x44800000

08001a00 <ExtractGainParameters>:

//------------------------------------------------------------------------------

void ExtractGainParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
    int16_t gainEE;
    
    gainEE = eeData[48];
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	3360      	adds	r3, #96	; 0x60
 8001a0e:	881b      	ldrh	r3, [r3, #0]
 8001a10:	81fb      	strh	r3, [r7, #14]
    if(gainEE > 32767)
    {
        gainEE = gainEE -65536;
    }
    
    mlx90640->gainEE = gainEE;    
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	89fa      	ldrh	r2, [r7, #14]
 8001a16:	829a      	strh	r2, [r3, #20]
}
 8001a18:	bf00      	nop
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <ExtractTgcParameters>:

//------------------------------------------------------------------------------

void ExtractTgcParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
    float tgc;
    tgc = eeData[60] & 0x00FF;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	3378      	adds	r3, #120	; 0x78
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	ee07 3a90 	vmov	s15, r3
 8001a3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a3e:	edc7 7a03 	vstr	s15, [r7, #12]
    if(tgc > 127)
 8001a42:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a46:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001a88 <ExtractTgcParameters+0x64>
 8001a4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a52:	dd07      	ble.n	8001a64 <ExtractTgcParameters+0x40>
    {
        tgc = tgc - 256;
 8001a54:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a58:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001a8c <ExtractTgcParameters+0x68>
 8001a5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a60:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    tgc = tgc / 32.0f;
 8001a64:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a68:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001a90 <ExtractTgcParameters+0x6c>
 8001a6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a70:	edc7 7a03 	vstr	s15, [r7, #12]
    
    mlx90640->tgc = tgc;        
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	619a      	str	r2, [r3, #24]
}
 8001a7a:	bf00      	nop
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	42fe0000 	.word	0x42fe0000
 8001a8c:	43800000 	.word	0x43800000
 8001a90:	42000000 	.word	0x42000000

08001a94 <ExtractResolutionParameters>:

//------------------------------------------------------------------------------

void ExtractResolutionParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
    uint8_t resolutionEE;
    resolutionEE = (eeData[56] & 0x3000) >> 12;    
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	3370      	adds	r3, #112	; 0x70
 8001aa2:	881b      	ldrh	r3, [r3, #0]
 8001aa4:	131b      	asrs	r3, r3, #12
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	73fb      	strb	r3, [r7, #15]
    
    mlx90640->resolutionEE = resolutionEE;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	7bfa      	ldrb	r2, [r7, #15]
 8001ab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8001ab6:	bf00      	nop
 8001ab8:	3714      	adds	r7, #20
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
	...

08001ac4 <ExtractKsTaParameters>:

//------------------------------------------------------------------------------

void ExtractKsTaParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
    float KsTa;
    KsTa = (eeData[60] & 0xFF00) >> 8;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	3378      	adds	r3, #120	; 0x78
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	0a1b      	lsrs	r3, r3, #8
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	ee07 3a90 	vmov	s15, r3
 8001adc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ae0:	edc7 7a03 	vstr	s15, [r7, #12]
    if(KsTa > 127)
 8001ae4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ae8:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001b28 <ExtractKsTaParameters+0x64>
 8001aec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af4:	dd07      	ble.n	8001b06 <ExtractKsTaParameters+0x42>
    {
        KsTa = KsTa -256;
 8001af6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001afa:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001b2c <ExtractKsTaParameters+0x68>
 8001afe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b02:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    KsTa = KsTa / 8192.0f;
 8001b06:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b0a:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001b30 <ExtractKsTaParameters+0x6c>
 8001b0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b12:	edc7 7a03 	vstr	s15, [r7, #12]
    
    mlx90640->KsTa = KsTa;
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	68fa      	ldr	r2, [r7, #12]
 8001b1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b1c:	bf00      	nop
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	42fe0000 	.word	0x42fe0000
 8001b2c:	43800000 	.word	0x43800000
 8001b30:	46000000 	.word	0x46000000

08001b34 <ExtractKsToParameters>:

//------------------------------------------------------------------------------

void ExtractKsToParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b087      	sub	sp, #28
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
    int KsToScale;
    int8_t step;
    
    step = ((eeData[63] & 0x3000) >> 12) * 10;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	337e      	adds	r3, #126	; 0x7e
 8001b42:	881b      	ldrh	r3, [r3, #0]
 8001b44:	131b      	asrs	r3, r3, #12
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	f003 0303 	and.w	r3, r3, #3
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	461a      	mov	r2, r3
 8001b50:	0092      	lsls	r2, r2, #2
 8001b52:	4413      	add	r3, r2
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	74fb      	strb	r3, [r7, #19]
    
    mlx90640->ct[0] = -40;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	f64f 72d8 	movw	r2, #65496	; 0xffd8
 8001b60:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    mlx90640->ct[1] = 0;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    mlx90640->ct[2] = (eeData[63] & 0x00F0) >> 4;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	337e      	adds	r3, #126	; 0x7e
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	111b      	asrs	r3, r3, #4
 8001b74:	b21b      	sxth	r3, r3
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	b21a      	sxth	r2, r3
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    mlx90640->ct[3] = (eeData[63] & 0x0F00) >> 8;    
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	337e      	adds	r3, #126	; 0x7e
 8001b86:	881b      	ldrh	r3, [r3, #0]
 8001b88:	121b      	asrs	r3, r3, #8
 8001b8a:	b21b      	sxth	r3, r3
 8001b8c:	f003 030f 	and.w	r3, r3, #15
 8001b90:	b21a      	sxth	r2, r3
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    
    mlx90640->ct[2] = mlx90640->ct[2]*step;
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	fb12 f303 	smulbb	r3, r2, r3
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	b21a      	sxth	r2, r3
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    mlx90640->ct[3] = mlx90640->ct[2] + mlx90640->ct[3]*step;
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	; 0x46
 8001bc2:	b299      	uxth	r1, r3
 8001bc4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	fb11 f303 	smulbb	r3, r1, r3
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	4413      	add	r3, r2
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	b21a      	sxth	r2, r3
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    mlx90640->ct[4] = 400;
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001be2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    
    KsToScale = (eeData[63] & 0x000F) + 8;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	337e      	adds	r3, #126	; 0x7e
 8001bea:	881b      	ldrh	r3, [r3, #0]
 8001bec:	f003 030f 	and.w	r3, r3, #15
 8001bf0:	3308      	adds	r3, #8
 8001bf2:	60fb      	str	r3, [r7, #12]
    KsToScale = 1 << KsToScale;
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	60fb      	str	r3, [r7, #12]
    
    mlx90640->ksTo[0] = eeData[61] & 0x00FF;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	337a      	adds	r3, #122	; 0x7a
 8001c02:	881b      	ldrh	r3, [r3, #0]
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	ee07 3a90 	vmov	s15, r3
 8001c0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    mlx90640->ksTo[1] = (eeData[61] & 0xFF00) >> 8;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	337a      	adds	r3, #122	; 0x7a
 8001c18:	881b      	ldrh	r3, [r3, #0]
 8001c1a:	0a1b      	lsrs	r3, r3, #8
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	ee07 3a90 	vmov	s15, r3
 8001c22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    mlx90640->ksTo[2] = eeData[62] & 0x00FF;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	337c      	adds	r3, #124	; 0x7c
 8001c30:	881b      	ldrh	r3, [r3, #0]
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	ee07 3a90 	vmov	s15, r3
 8001c38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    mlx90640->ksTo[3] = (eeData[62] & 0xFF00) >> 8;      
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	337c      	adds	r3, #124	; 0x7c
 8001c46:	881b      	ldrh	r3, [r3, #0]
 8001c48:	0a1b      	lsrs	r3, r3, #8
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	ee07 3a90 	vmov	s15, r3
 8001c50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    
    for(int i = 0; i < 4; i++)
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	617b      	str	r3, [r7, #20]
 8001c5e:	e03c      	b.n	8001cda <ExtractKsToParameters+0x1a6>
    {
        if(mlx90640->ksTo[i] > 127)
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	330a      	adds	r3, #10
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	4413      	add	r3, r2
 8001c6a:	3304      	adds	r3, #4
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001cf4 <ExtractKsToParameters+0x1c0>
 8001c74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7c:	dd13      	ble.n	8001ca6 <ExtractKsToParameters+0x172>
        {
            mlx90640->ksTo[i] = mlx90640->ksTo[i] - 256;
 8001c7e:	683a      	ldr	r2, [r7, #0]
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	330a      	adds	r3, #10
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	3304      	adds	r3, #4
 8001c8a:	edd3 7a00 	vldr	s15, [r3]
 8001c8e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001cf8 <ExtractKsToParameters+0x1c4>
 8001c92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	330a      	adds	r3, #10
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	4413      	add	r3, r2
 8001ca0:	3304      	adds	r3, #4
 8001ca2:	edc3 7a00 	vstr	s15, [r3]
        }
        mlx90640->ksTo[i] = mlx90640->ksTo[i] / KsToScale;
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	330a      	adds	r3, #10
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	edd3 6a00 	vldr	s13, [r3]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	ee07 3a90 	vmov	s15, r3
 8001cbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cc4:	683a      	ldr	r2, [r7, #0]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	330a      	adds	r3, #10
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	4413      	add	r3, r2
 8001cce:	3304      	adds	r3, #4
 8001cd0:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < 4; i++)
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	ddbf      	ble.n	8001c60 <ExtractKsToParameters+0x12c>
    } 
    
    mlx90640->ksTo[4] = -0.0002;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	4a06      	ldr	r2, [pc, #24]	; (8001cfc <ExtractKsToParameters+0x1c8>)
 8001ce4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001ce6:	bf00      	nop
 8001ce8:	371c      	adds	r7, #28
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	42fe0000 	.word	0x42fe0000
 8001cf8:	43800000 	.word	0x43800000
 8001cfc:	b951b717 	.word	0xb951b717

08001d00 <ExtractAlphaParameters>:

//------------------------------------------------------------------------------

void ExtractAlphaParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	ed2d 8b02 	vpush	{d8}
 8001d06:	f5ad 6d52 	sub.w	sp, sp, #3360	; 0xd20
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001d10:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 8001d14:	6018      	str	r0, [r3, #0]
 8001d16:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001d1a:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 8001d1e:	6019      	str	r1, [r3, #0]
    int accRow[24];
    int accColumn[32];
    int p = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	f8c7 3cf4 	str.w	r3, [r7, #3316]	; 0xcf4
    uint8_t accRemScale;
    float alphaTemp[768];
    float temp;
    

    accRemScale = eeData[32] & 0x000F;
 8001d26:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001d2a:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	3340      	adds	r3, #64	; 0x40
 8001d32:	881b      	ldrh	r3, [r3, #0]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	f003 030f 	and.w	r3, r3, #15
 8001d3a:	f887 3cf3 	strb.w	r3, [r7, #3315]	; 0xcf3
    accColumnScale = (eeData[32] & 0x00F0) >> 4;
 8001d3e:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001d42:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	3340      	adds	r3, #64	; 0x40
 8001d4a:	881b      	ldrh	r3, [r3, #0]
 8001d4c:	111b      	asrs	r3, r3, #4
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	f003 030f 	and.w	r3, r3, #15
 8001d54:	f887 3cf2 	strb.w	r3, [r7, #3314]	; 0xcf2
    accRowScale = (eeData[32] & 0x0F00) >> 8;
 8001d58:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001d5c:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	3340      	adds	r3, #64	; 0x40
 8001d64:	881b      	ldrh	r3, [r3, #0]
 8001d66:	121b      	asrs	r3, r3, #8
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	f003 030f 	and.w	r3, r3, #15
 8001d6e:	f887 3cf1 	strb.w	r3, [r7, #3313]	; 0xcf1
    alphaScale = ((eeData[32] & 0xF000) >> 12) + 30;
 8001d72:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001d76:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	3340      	adds	r3, #64	; 0x40
 8001d7e:	881b      	ldrh	r3, [r3, #0]
 8001d80:	0b1b      	lsrs	r3, r3, #12
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	331e      	adds	r3, #30
 8001d88:	f887 3d1f 	strb.w	r3, [r7, #3359]	; 0xd1f
    alphaRef = eeData[33];
 8001d8c:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001d90:	f6a3 531c 	subw	r3, r3, #3356	; 0xd1c
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	3342      	adds	r3, #66	; 0x42
 8001d98:	881b      	ldrh	r3, [r3, #0]
 8001d9a:	f8c7 3cec 	str.w	r3, [r7, #3308]	; 0xcec
    
    for(int i = 0; i < 6; i++)
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f8c7 3d14 	str.w	r3, [r7, #3348]	; 0xd14
 8001da4:	e062      	b.n	8001e6c <ExtractAlphaParameters+0x16c>
    {
        p = i * 4;
 8001da6:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	f8c7 3cf4 	str.w	r3, [r7, #3316]	; 0xcf4
        accRow[p + 0] = (eeData[34 + i] & 0x000F);
 8001db0:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 8001db4:	3322      	adds	r3, #34	; 0x22
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001dbc:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001dc0:	6812      	ldr	r2, [r2, #0]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	881b      	ldrh	r3, [r3, #0]
 8001dc6:	f003 020f 	and.w	r2, r3, #15
 8001dca:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001dd4:	443b      	add	r3, r7
 8001dd6:	f843 2c94 	str.w	r2, [r3, #-148]
        accRow[p + 1] = (eeData[34 + i] & 0x00F0) >> 4;
 8001dda:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 8001dde:	3322      	adds	r3, #34	; 0x22
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001de6:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001dea:	6812      	ldr	r2, [r2, #0]
 8001dec:	4413      	add	r3, r2
 8001dee:	881b      	ldrh	r3, [r3, #0]
 8001df0:	111a      	asrs	r2, r3, #4
 8001df2:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001df6:	3301      	adds	r3, #1
 8001df8:	f002 020f 	and.w	r2, r2, #15
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001e02:	443b      	add	r3, r7
 8001e04:	f843 2c94 	str.w	r2, [r3, #-148]
        accRow[p + 2] = (eeData[34 + i] & 0x0F00) >> 8;
 8001e08:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 8001e0c:	3322      	adds	r3, #34	; 0x22
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001e14:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001e18:	6812      	ldr	r2, [r2, #0]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	881b      	ldrh	r3, [r3, #0]
 8001e1e:	121a      	asrs	r2, r3, #8
 8001e20:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001e24:	3302      	adds	r3, #2
 8001e26:	f002 020f 	and.w	r2, r2, #15
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001e30:	443b      	add	r3, r7
 8001e32:	f843 2c94 	str.w	r2, [r3, #-148]
        accRow[p + 3] = (eeData[34 + i] & 0xF000) >> 12;
 8001e36:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 8001e3a:	3322      	adds	r3, #34	; 0x22
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001e42:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001e46:	6812      	ldr	r2, [r2, #0]
 8001e48:	4413      	add	r3, r2
 8001e4a:	881b      	ldrh	r3, [r3, #0]
 8001e4c:	0b1b      	lsrs	r3, r3, #12
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001e54:	3303      	adds	r3, #3
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001e5c:	443b      	add	r3, r7
 8001e5e:	f843 2c94 	str.w	r2, [r3, #-148]
    for(int i = 0; i < 6; i++)
 8001e62:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 8001e66:	3301      	adds	r3, #1
 8001e68:	f8c7 3d14 	str.w	r3, [r7, #3348]	; 0xd14
 8001e6c:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	; 0xd14
 8001e70:	2b05      	cmp	r3, #5
 8001e72:	dd98      	ble.n	8001da6 <ExtractAlphaParameters+0xa6>
    }
    
    for(int i = 0; i < 24; i++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	f8c7 3d10 	str.w	r3, [r7, #3344]	; 0xd10
 8001e7a:	e020      	b.n	8001ebe <ExtractAlphaParameters+0x1be>
    {
        if (accRow[i] > 7)
 8001e7c:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	; 0xd10
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001e86:	443b      	add	r3, r7
 8001e88:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8001e8c:	2b07      	cmp	r3, #7
 8001e8e:	dd11      	ble.n	8001eb4 <ExtractAlphaParameters+0x1b4>
        {
            accRow[i] = accRow[i] - 16;
 8001e90:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	; 0xd10
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001e9a:	443b      	add	r3, r7
 8001e9c:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8001ea0:	f1a3 0210 	sub.w	r2, r3, #16
 8001ea4:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	; 0xd10
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 8001eae:	443b      	add	r3, r7
 8001eb0:	f843 2c94 	str.w	r2, [r3, #-148]
    for(int i = 0; i < 24; i++)
 8001eb4:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	; 0xd10
 8001eb8:	3301      	adds	r3, #1
 8001eba:	f8c7 3d10 	str.w	r3, [r7, #3344]	; 0xd10
 8001ebe:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	; 0xd10
 8001ec2:	2b17      	cmp	r3, #23
 8001ec4:	ddda      	ble.n	8001e7c <ExtractAlphaParameters+0x17c>
        }
    }
    
    for(int i = 0; i < 8; i++)
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	f8c7 3d0c 	str.w	r3, [r7, #3340]	; 0xd0c
 8001ecc:	e062      	b.n	8001f94 <ExtractAlphaParameters+0x294>
    {
        p = i * 4;
 8001ece:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	f8c7 3cf4 	str.w	r3, [r7, #3316]	; 0xcf4
        accColumn[p + 0] = (eeData[40 + i] & 0x000F);
 8001ed8:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 8001edc:	3328      	adds	r3, #40	; 0x28
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001ee4:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001ee8:	6812      	ldr	r2, [r2, #0]
 8001eea:	4413      	add	r3, r2
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	f003 010f 	and.w	r1, r3, #15
 8001ef2:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001ef6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001efa:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	; 0xcf4
 8001efe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        accColumn[p + 1] = (eeData[40 + i] & 0x00F0) >> 4;
 8001f02:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 8001f06:	3328      	adds	r3, #40	; 0x28
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001f0e:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001f12:	6812      	ldr	r2, [r2, #0]
 8001f14:	4413      	add	r3, r2
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	111b      	asrs	r3, r3, #4
 8001f1a:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	; 0xcf4
 8001f1e:	3201      	adds	r2, #1
 8001f20:	f003 010f 	and.w	r1, r3, #15
 8001f24:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001f28:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001f2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        accColumn[p + 2] = (eeData[40 + i] & 0x0F00) >> 8;
 8001f30:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 8001f34:	3328      	adds	r3, #40	; 0x28
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001f3c:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001f40:	6812      	ldr	r2, [r2, #0]
 8001f42:	4413      	add	r3, r2
 8001f44:	881b      	ldrh	r3, [r3, #0]
 8001f46:	121b      	asrs	r3, r3, #8
 8001f48:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	; 0xcf4
 8001f4c:	3202      	adds	r2, #2
 8001f4e:	f003 010f 	and.w	r1, r3, #15
 8001f52:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001f56:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001f5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        accColumn[p + 3] = (eeData[40 + i] & 0xF000) >> 12;
 8001f5e:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 8001f62:	3328      	adds	r3, #40	; 0x28
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 8001f6a:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 8001f6e:	6812      	ldr	r2, [r2, #0]
 8001f70:	4413      	add	r3, r2
 8001f72:	881b      	ldrh	r3, [r3, #0]
 8001f74:	0b1b      	lsrs	r3, r3, #12
 8001f76:	b299      	uxth	r1, r3
 8001f78:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8001f7c:	1cda      	adds	r2, r3, #3
 8001f7e:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001f82:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < 8; i++)
 8001f8a:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 8001f8e:	3301      	adds	r3, #1
 8001f90:	f8c7 3d0c 	str.w	r3, [r7, #3340]	; 0xd0c
 8001f94:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	; 0xd0c
 8001f98:	2b07      	cmp	r3, #7
 8001f9a:	dd98      	ble.n	8001ece <ExtractAlphaParameters+0x1ce>
    }
    
    for(int i = 0; i < 32; i ++)
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	f8c7 3d08 	str.w	r3, [r7, #3336]	; 0xd08
 8001fa2:	e020      	b.n	8001fe6 <ExtractAlphaParameters+0x2e6>
    {
        if (accColumn[i] > 7)
 8001fa4:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001fa8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001fac:	f8d7 2d08 	ldr.w	r2, [r7, #3336]	; 0xd08
 8001fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fb4:	2b07      	cmp	r3, #7
 8001fb6:	dd11      	ble.n	8001fdc <ExtractAlphaParameters+0x2dc>
        {
            accColumn[i] = accColumn[i] - 16;
 8001fb8:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001fbc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001fc0:	f8d7 2d08 	ldr.w	r2, [r7, #3336]	; 0xd08
 8001fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fc8:	f1a3 0110 	sub.w	r1, r3, #16
 8001fcc:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8001fd0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001fd4:	f8d7 2d08 	ldr.w	r2, [r7, #3336]	; 0xd08
 8001fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < 32; i ++)
 8001fdc:	f8d7 3d08 	ldr.w	r3, [r7, #3336]	; 0xd08
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	f8c7 3d08 	str.w	r3, [r7, #3336]	; 0xd08
 8001fe6:	f8d7 3d08 	ldr.w	r3, [r7, #3336]	; 0xd08
 8001fea:	2b1f      	cmp	r3, #31
 8001fec:	ddda      	ble.n	8001fa4 <ExtractAlphaParameters+0x2a4>
        }
    }

    for(int i = 0; i < 24; i++)
 8001fee:	2300      	movs	r3, #0
 8001ff0:	f8c7 3d04 	str.w	r3, [r7, #3332]	; 0xd04
 8001ff4:	e12a      	b.n	800224c <ExtractAlphaParameters+0x54c>
    {
        for(int j = 0; j < 32; j ++)
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	f8c7 3d00 	str.w	r3, [r7, #3328]	; 0xd00
 8001ffc:	e11c      	b.n	8002238 <ExtractAlphaParameters+0x538>
        {
            p = 32 * i +j;
 8001ffe:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	; 0xd04
 8002002:	015b      	lsls	r3, r3, #5
 8002004:	f8d7 2d00 	ldr.w	r2, [r7, #3328]	; 0xd00
 8002008:	4413      	add	r3, r2
 800200a:	f8c7 3cf4 	str.w	r3, [r7, #3316]	; 0xcf4
            alphaTemp[p] = (eeData[64 + p] & 0x03F0) >> 4;
 800200e:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8002012:	3340      	adds	r3, #64	; 0x40
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	f507 6252 	add.w	r2, r7, #3360	; 0xd20
 800201a:	f6a2 521c 	subw	r2, r2, #3356	; 0xd1c
 800201e:	6812      	ldr	r2, [r2, #0]
 8002020:	4413      	add	r3, r2
 8002022:	881b      	ldrh	r3, [r3, #0]
 8002024:	111b      	asrs	r3, r3, #4
 8002026:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800202a:	ee07 3a90 	vmov	s15, r3
 800202e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002032:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002036:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 800203a:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	4413      	add	r3, r2
 8002042:	edc3 7a00 	vstr	s15, [r3]
            if (alphaTemp[p] > 31)
 8002046:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 800204a:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 800204e:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	4413      	add	r3, r2
 8002056:	edd3 7a00 	vldr	s15, [r3]
 800205a:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 800205e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002066:	dd17      	ble.n	8002098 <ExtractAlphaParameters+0x398>
            {
                alphaTemp[p] = alphaTemp[p] - 64;
 8002068:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 800206c:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8002070:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	4413      	add	r3, r2
 8002078:	edd3 7a00 	vldr	s15, [r3]
 800207c:	ed9f 7acc 	vldr	s14, [pc, #816]	; 80023b0 <ExtractAlphaParameters+0x6b0>
 8002080:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002084:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002088:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 800208c:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4413      	add	r3, r2
 8002094:	edc3 7a00 	vstr	s15, [r3]
            }
            alphaTemp[p] = alphaTemp[p]*(1 << accRemScale);
 8002098:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 800209c:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 80020a0:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4413      	add	r3, r2
 80020a8:	ed93 7a00 	vldr	s14, [r3]
 80020ac:	f897 3cf3 	ldrb.w	r3, [r7, #3315]	; 0xcf3
 80020b0:	2201      	movs	r2, #1
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	ee07 3a90 	vmov	s15, r3
 80020ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020c2:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80020c6:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 80020ca:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = (alphaRef + (accRow[i] << accRowScale) + (accColumn[j] << accColumnScale) + alphaTemp[p]);
 80020d6:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	; 0xd04
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	f503 6352 	add.w	r3, r3, #3360	; 0xd20
 80020e0:	443b      	add	r3, r7
 80020e2:	f853 2c94 	ldr.w	r2, [r3, #-148]
 80020e6:	f897 3cf1 	ldrb.w	r3, [r7, #3313]	; 0xcf1
 80020ea:	409a      	lsls	r2, r3
 80020ec:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	; 0xcec
 80020f0:	441a      	add	r2, r3
 80020f2:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80020f6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80020fa:	f8d7 1d00 	ldr.w	r1, [r7, #3328]	; 0xd00
 80020fe:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002102:	f897 3cf2 	ldrb.w	r3, [r7, #3314]	; 0xcf2
 8002106:	fa01 f303 	lsl.w	r3, r1, r3
 800210a:	4413      	add	r3, r2
 800210c:	ee07 3a90 	vmov	s15, r3
 8002110:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002114:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002118:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 800211c:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4413      	add	r3, r2
 8002124:	edd3 7a00 	vldr	s15, [r3]
 8002128:	ee77 7a27 	vadd.f32	s15, s14, s15
 800212c:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002130:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8002134:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = alphaTemp[p] / pow(2,(double)alphaScale);
 8002140:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002144:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8002148:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	4413      	add	r3, r2
 8002150:	edd3 7a00 	vldr	s15, [r3]
 8002154:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002158:	f897 3d1f 	ldrb.w	r3, [r7, #3359]	; 0xd1f
 800215c:	ee07 3a90 	vmov	s15, r3
 8002160:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002164:	eeb0 1b47 	vmov.f64	d1, d7
 8002168:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800216c:	f00b faac 	bl	800d6c8 <pow>
 8002170:	eeb0 6b40 	vmov.f64	d6, d0
 8002174:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8002178:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800217c:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002180:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8002184:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = alphaTemp[p] - mlx90640->tgc * (mlx90640->cpAlpha[0] + mlx90640->cpAlpha[1])/2;
 8002190:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002194:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8002198:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4413      	add	r3, r2
 80021a0:	ed93 7a00 	vldr	s14, [r3]
 80021a4:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80021a8:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	edd3 6a06 	vldr	s13, [r3, #24]
 80021b2:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80021b6:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021c0:	ed93 6a94 	vldr	s12, [r3, #592]	; 0x250
 80021c4:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80021c8:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021d2:	edd3 7a95 	vldr	s15, [r3, #596]	; 0x254
 80021d6:	ee76 7a27 	vadd.f32	s15, s12, s15
 80021da:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80021de:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80021e2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80021e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021ea:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 80021ee:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 80021f2:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	4413      	add	r3, r2
 80021fa:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = SCALEALPHA/alphaTemp[p];
 80021fe:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002202:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8002206:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	ed93 7a00 	vldr	s14, [r3]
 8002212:	eddf 6a68 	vldr	s13, [pc, #416]	; 80023b4 <ExtractAlphaParameters+0x6b4>
 8002216:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800221a:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 800221e:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8002222:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	; 0xcf4
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	4413      	add	r3, r2
 800222a:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < 32; j ++)
 800222e:	f8d7 3d00 	ldr.w	r3, [r7, #3328]	; 0xd00
 8002232:	3301      	adds	r3, #1
 8002234:	f8c7 3d00 	str.w	r3, [r7, #3328]	; 0xd00
 8002238:	f8d7 3d00 	ldr.w	r3, [r7, #3328]	; 0xd00
 800223c:	2b1f      	cmp	r3, #31
 800223e:	f77f aede 	ble.w	8001ffe <ExtractAlphaParameters+0x2fe>
    for(int i = 0; i < 24; i++)
 8002242:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	; 0xd04
 8002246:	3301      	adds	r3, #1
 8002248:	f8c7 3d04 	str.w	r3, [r7, #3332]	; 0xd04
 800224c:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	; 0xd04
 8002250:	2b17      	cmp	r3, #23
 8002252:	f77f aed0 	ble.w	8001ff6 <ExtractAlphaParameters+0x2f6>
        }
    }
    
    temp = alphaTemp[0];
 8002256:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 800225a:	f6a3 5314 	subw	r3, r3, #3348	; 0xd14
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f607 5218 	addw	r2, r7, #3352	; 0xd18
 8002264:	6013      	str	r3, [r2, #0]
    for(int i = 1; i < 768; i++)
 8002266:	2301      	movs	r3, #1
 8002268:	f8c7 3cfc 	str.w	r3, [r7, #3324]	; 0xcfc
 800226c:	e023      	b.n	80022b6 <ExtractAlphaParameters+0x5b6>
    {
        if (alphaTemp[i] > temp)
 800226e:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002272:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 8002276:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	; 0xcfc
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	edd3 7a00 	vldr	s15, [r3]
 8002282:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 8002286:	ed93 7a00 	vldr	s14, [r3]
 800228a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800228e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002292:	d50b      	bpl.n	80022ac <ExtractAlphaParameters+0x5ac>
        {
            temp = alphaTemp[i];
 8002294:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002298:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 800229c:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	; 0xcfc
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4413      	add	r3, r2
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f607 5218 	addw	r2, r7, #3352	; 0xd18
 80022aa:	6013      	str	r3, [r2, #0]
    for(int i = 1; i < 768; i++)
 80022ac:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	; 0xcfc
 80022b0:	3301      	adds	r3, #1
 80022b2:	f8c7 3cfc 	str.w	r3, [r7, #3324]	; 0xcfc
 80022b6:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	; 0xcfc
 80022ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80022be:	dbd6      	blt.n	800226e <ExtractAlphaParameters+0x56e>
        }
    }
    
    alphaScale = 0;
 80022c0:	2300      	movs	r3, #0
 80022c2:	f887 3d1f 	strb.w	r3, [r7, #3359]	; 0xd1f
    while(temp < 32768)
 80022c6:	e00e      	b.n	80022e6 <ExtractAlphaParameters+0x5e6>
    {
        temp = temp*2;
 80022c8:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 80022cc:	edd3 7a00 	vldr	s15, [r3]
 80022d0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022d4:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 80022d8:	edc3 7a00 	vstr	s15, [r3]
        alphaScale = alphaScale + 1;
 80022dc:	f897 3d1f 	ldrb.w	r3, [r7, #3359]	; 0xd1f
 80022e0:	3301      	adds	r3, #1
 80022e2:	f887 3d1f 	strb.w	r3, [r7, #3359]	; 0xd1f
    while(temp < 32768)
 80022e6:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 80022ea:	edd3 7a00 	vldr	s15, [r3]
 80022ee:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80023b8 <ExtractAlphaParameters+0x6b8>
 80022f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022fa:	d4e5      	bmi.n	80022c8 <ExtractAlphaParameters+0x5c8>
    } 
    
    for(int i = 0; i < 768; i++)
 80022fc:	2300      	movs	r3, #0
 80022fe:	f8c7 3cf8 	str.w	r3, [r7, #3320]	; 0xcf8
 8002302:	e03f      	b.n	8002384 <ExtractAlphaParameters+0x684>
    {
        temp = alphaTemp[i] * pow(2,(double)alphaScale);        
 8002304:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002308:	f6a3 5214 	subw	r2, r3, #3348	; 0xd14
 800230c:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	; 0xcf8
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	4413      	add	r3, r2
 8002314:	edd3 7a00 	vldr	s15, [r3]
 8002318:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 800231c:	f897 3d1f 	ldrb.w	r3, [r7, #3359]	; 0xd1f
 8002320:	ee07 3a90 	vmov	s15, r3
 8002324:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002328:	eeb0 1b47 	vmov.f64	d1, d7
 800232c:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8002330:	f00b f9ca 	bl	800d6c8 <pow>
 8002334:	eeb0 7b40 	vmov.f64	d7, d0
 8002338:	ee28 7b07 	vmul.f64	d7, d8, d7
 800233c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002340:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 8002344:	edc3 7a00 	vstr	s15, [r3]
        mlx90640->alpha[i] = (temp + 0.5f);        
 8002348:	f607 5318 	addw	r3, r7, #3352	; 0xd18
 800234c:	edd3 7a00 	vldr	s15, [r3]
 8002350:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002354:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002358:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800235c:	ee17 3a90 	vmov	r3, s15
 8002360:	b299      	uxth	r1, r3
 8002362:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002366:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	; 0xcf8
 8002370:	3324      	adds	r3, #36	; 0x24
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	4413      	add	r3, r2
 8002376:	460a      	mov	r2, r1
 8002378:	805a      	strh	r2, [r3, #2]
    for(int i = 0; i < 768; i++)
 800237a:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	; 0xcf8
 800237e:	3301      	adds	r3, #1
 8002380:	f8c7 3cf8 	str.w	r3, [r7, #3320]	; 0xcf8
 8002384:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	; 0xcf8
 8002388:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800238c:	dbba      	blt.n	8002304 <ExtractAlphaParameters+0x604>
        
    } 
    
    mlx90640->alphaScale = alphaScale;      
 800238e:	f507 6352 	add.w	r3, r7, #3360	; 0xd20
 8002392:	f5a3 6352 	sub.w	r3, r3, #3360	; 0xd20
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f897 2d1f 	ldrb.w	r2, [r7, #3359]	; 0xd1f
 800239c:	f883 264a 	strb.w	r2, [r3, #1610]	; 0x64a
   
}
 80023a0:	bf00      	nop
 80023a2:	f507 6752 	add.w	r7, r7, #3360	; 0xd20
 80023a6:	46bd      	mov	sp, r7
 80023a8:	ecbd 8b02 	vpop	{d8}
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	42800000 	.word	0x42800000
 80023b4:	358637bd 	.word	0x358637bd
 80023b8:	47000000 	.word	0x47000000

080023bc <ExtractOffsetParameters>:

//------------------------------------------------------------------------------

void ExtractOffsetParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 80023bc:	b480      	push	{r7}
 80023be:	b0c5      	sub	sp, #276	; 0x114
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80023c6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80023ca:	6018      	str	r0, [r3, #0]
 80023cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80023d0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80023d4:	6019      	str	r1, [r3, #0]
    int occRow[24];
    int occColumn[32];
    int p = 0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    uint8_t occRowScale;
    uint8_t occColumnScale;
    uint8_t occRemScale;
    

    occRemScale = (eeData[16] & 0x000F);
 80023dc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80023e0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	3320      	adds	r3, #32
 80023e8:	881b      	ldrh	r3, [r3, #0]
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	f003 030f 	and.w	r3, r3, #15
 80023f0:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
    occColumnScale = (eeData[16] & 0x00F0) >> 4;
 80023f4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80023f8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	3320      	adds	r3, #32
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	111b      	asrs	r3, r3, #4
 8002404:	b2db      	uxtb	r3, r3
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	f887 30f2 	strb.w	r3, [r7, #242]	; 0xf2
    occRowScale = (eeData[16] & 0x0F00) >> 8;
 800240e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002412:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	3320      	adds	r3, #32
 800241a:	881b      	ldrh	r3, [r3, #0]
 800241c:	121b      	asrs	r3, r3, #8
 800241e:	b2db      	uxtb	r3, r3
 8002420:	f003 030f 	and.w	r3, r3, #15
 8002424:	f887 30f1 	strb.w	r3, [r7, #241]	; 0xf1
    offsetRef = eeData[17];
 8002428:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800242c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	3322      	adds	r3, #34	; 0x22
 8002434:	881b      	ldrh	r3, [r3, #0]
 8002436:	f8a7 30ee 	strh.w	r3, [r7, #238]	; 0xee
    if (offsetRef > 32767)
    {
        offsetRef = offsetRef - 65536;
    }
    
    for(int i = 0; i < 6; i++)
 800243a:	2300      	movs	r3, #0
 800243c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002440:	e062      	b.n	8002508 <ExtractOffsetParameters+0x14c>
    {
        p = i * 4;
 8002442:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
        occRow[p + 0] = (eeData[18 + i] & 0x000F);
 800244c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002450:	3312      	adds	r3, #18
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002458:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800245c:	6812      	ldr	r2, [r2, #0]
 800245e:	4413      	add	r3, r2
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	f003 020f 	and.w	r2, r3, #15
 8002466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8002470:	443b      	add	r3, r7
 8002472:	f843 2c84 	str.w	r2, [r3, #-132]
        occRow[p + 1] = (eeData[18 + i] & 0x00F0) >> 4;
 8002476:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800247a:	3312      	adds	r3, #18
 800247c:	005b      	lsls	r3, r3, #1
 800247e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002482:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	4413      	add	r3, r2
 800248a:	881b      	ldrh	r3, [r3, #0]
 800248c:	111a      	asrs	r2, r3, #4
 800248e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002492:	3301      	adds	r3, #1
 8002494:	f002 020f 	and.w	r2, r2, #15
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800249e:	443b      	add	r3, r7
 80024a0:	f843 2c84 	str.w	r2, [r3, #-132]
        occRow[p + 2] = (eeData[18 + i] & 0x0F00) >> 8;
 80024a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024a8:	3312      	adds	r3, #18
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80024b0:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80024b4:	6812      	ldr	r2, [r2, #0]
 80024b6:	4413      	add	r3, r2
 80024b8:	881b      	ldrh	r3, [r3, #0]
 80024ba:	121a      	asrs	r2, r3, #8
 80024bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024c0:	3302      	adds	r3, #2
 80024c2:	f002 020f 	and.w	r2, r2, #15
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80024cc:	443b      	add	r3, r7
 80024ce:	f843 2c84 	str.w	r2, [r3, #-132]
        occRow[p + 3] = (eeData[18 + i] & 0xF000) >> 12;
 80024d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024d6:	3312      	adds	r3, #18
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80024de:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	4413      	add	r3, r2
 80024e6:	881b      	ldrh	r3, [r3, #0]
 80024e8:	0b1b      	lsrs	r3, r3, #12
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024f0:	3303      	adds	r3, #3
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80024f8:	443b      	add	r3, r7
 80024fa:	f843 2c84 	str.w	r2, [r3, #-132]
    for(int i = 0; i < 6; i++)
 80024fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002502:	3301      	adds	r3, #1
 8002504:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002508:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800250c:	2b05      	cmp	r3, #5
 800250e:	dd98      	ble.n	8002442 <ExtractOffsetParameters+0x86>
    }
    
    for(int i = 0; i < 24; i++)
 8002510:	2300      	movs	r3, #0
 8002512:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002516:	e020      	b.n	800255a <ExtractOffsetParameters+0x19e>
    {
        if (occRow[i] > 7)
 8002518:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8002522:	443b      	add	r3, r7
 8002524:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8002528:	2b07      	cmp	r3, #7
 800252a:	dd11      	ble.n	8002550 <ExtractOffsetParameters+0x194>
        {
            occRow[i] = occRow[i] - 16;
 800252c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8002536:	443b      	add	r3, r7
 8002538:	f853 3c84 	ldr.w	r3, [r3, #-132]
 800253c:	f1a3 0210 	sub.w	r2, r3, #16
 8002540:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800254a:	443b      	add	r3, r7
 800254c:	f843 2c84 	str.w	r2, [r3, #-132]
    for(int i = 0; i < 24; i++)
 8002550:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002554:	3301      	adds	r3, #1
 8002556:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800255a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800255e:	2b17      	cmp	r3, #23
 8002560:	ddda      	ble.n	8002518 <ExtractOffsetParameters+0x15c>
        }
    }
    
    for(int i = 0; i < 8; i++)
 8002562:	2300      	movs	r3, #0
 8002564:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002568:	e062      	b.n	8002630 <ExtractOffsetParameters+0x274>
    {
        p = i * 4;
 800256a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
        occColumn[p + 0] = (eeData[24 + i] & 0x000F);
 8002574:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002578:	3318      	adds	r3, #24
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002580:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002584:	6812      	ldr	r2, [r2, #0]
 8002586:	4413      	add	r3, r2
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	f003 010f 	and.w	r1, r3, #15
 800258e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002592:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002596:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800259a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        occColumn[p + 1] = (eeData[24 + i] & 0x00F0) >> 4;
 800259e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80025a2:	3318      	adds	r3, #24
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80025aa:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80025ae:	6812      	ldr	r2, [r2, #0]
 80025b0:	4413      	add	r3, r2
 80025b2:	881b      	ldrh	r3, [r3, #0]
 80025b4:	111b      	asrs	r3, r3, #4
 80025b6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80025ba:	3201      	adds	r2, #1
 80025bc:	f003 010f 	and.w	r1, r3, #15
 80025c0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80025c4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80025c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        occColumn[p + 2] = (eeData[24 + i] & 0x0F00) >> 8;
 80025cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80025d0:	3318      	adds	r3, #24
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80025d8:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80025dc:	6812      	ldr	r2, [r2, #0]
 80025de:	4413      	add	r3, r2
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	121b      	asrs	r3, r3, #8
 80025e4:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80025e8:	3202      	adds	r2, #2
 80025ea:	f003 010f 	and.w	r1, r3, #15
 80025ee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80025f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80025f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        occColumn[p + 3] = (eeData[24 + i] & 0xF000) >> 12;
 80025fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80025fe:	3318      	adds	r3, #24
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002606:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800260a:	6812      	ldr	r2, [r2, #0]
 800260c:	4413      	add	r3, r2
 800260e:	881b      	ldrh	r3, [r3, #0]
 8002610:	0b1b      	lsrs	r3, r3, #12
 8002612:	b299      	uxth	r1, r3
 8002614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002618:	1cda      	adds	r2, r3, #3
 800261a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800261e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < 8; i++)
 8002626:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800262a:	3301      	adds	r3, #1
 800262c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002630:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002634:	2b07      	cmp	r3, #7
 8002636:	dd98      	ble.n	800256a <ExtractOffsetParameters+0x1ae>
    }
    
    for(int i = 0; i < 32; i ++)
 8002638:	2300      	movs	r3, #0
 800263a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800263e:	e020      	b.n	8002682 <ExtractOffsetParameters+0x2c6>
    {
        if (occColumn[i] > 7)
 8002640:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002644:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002648:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 800264c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002650:	2b07      	cmp	r3, #7
 8002652:	dd11      	ble.n	8002678 <ExtractOffsetParameters+0x2bc>
        {
            occColumn[i] = occColumn[i] - 16;
 8002654:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002658:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800265c:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8002660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002664:	f1a3 0110 	sub.w	r1, r3, #16
 8002668:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800266c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002670:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8002674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < 32; i ++)
 8002678:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800267c:	3301      	adds	r3, #1
 800267e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8002682:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8002686:	2b1f      	cmp	r3, #31
 8002688:	ddda      	ble.n	8002640 <ExtractOffsetParameters+0x284>
        }
    }

    for(int i = 0; i < 24; i++)
 800268a:	2300      	movs	r3, #0
 800268c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002690:	e0c0      	b.n	8002814 <ExtractOffsetParameters+0x458>
    {
        for(int j = 0; j < 32; j ++)
 8002692:	2300      	movs	r3, #0
 8002694:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002698:	e0b2      	b.n	8002800 <ExtractOffsetParameters+0x444>
        {
            p = 32 * i +j;
 800269a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800269e:	015b      	lsls	r3, r3, #5
 80026a0:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 80026a4:	4413      	add	r3, r2
 80026a6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
            mlx90640->offset[p] = (eeData[64 + p] & 0xFC00) >> 10;
 80026aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ae:	3340      	adds	r3, #64	; 0x40
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80026b6:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	4413      	add	r3, r2
 80026be:	881b      	ldrh	r3, [r3, #0]
 80026c0:	0a9b      	lsrs	r3, r3, #10
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	b219      	sxth	r1, r3
 80026c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80026ca:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026d4:	f503 7349 	add.w	r3, r3, #804	; 0x324
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	4413      	add	r3, r2
 80026dc:	460a      	mov	r2, r1
 80026de:	809a      	strh	r2, [r3, #4]
            if (mlx90640->offset[p] > 31)
 80026e0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80026e4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ee:	f503 7349 	add.w	r3, r3, #804	; 0x324
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	4413      	add	r3, r2
 80026f6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80026fa:	2b1f      	cmp	r3, #31
 80026fc:	dd1d      	ble.n	800273a <ExtractOffsetParameters+0x37e>
            {
                mlx90640->offset[p] = mlx90640->offset[p] - 64;
 80026fe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002702:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800270c:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	4413      	add	r3, r2
 8002714:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002718:	b29b      	uxth	r3, r3
 800271a:	3b40      	subs	r3, #64	; 0x40
 800271c:	b29b      	uxth	r3, r3
 800271e:	b219      	sxth	r1, r3
 8002720:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002724:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800272e:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	4413      	add	r3, r2
 8002736:	460a      	mov	r2, r1
 8002738:	809a      	strh	r2, [r3, #4]
            }
            mlx90640->offset[p] = mlx90640->offset[p]*(1 << occRemScale);
 800273a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800273e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002748:	f503 7349 	add.w	r3, r3, #804	; 0x324
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	4413      	add	r3, r2
 8002750:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002754:	461a      	mov	r2, r3
 8002756:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	b219      	sxth	r1, r3
 8002760:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002764:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800276e:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	4413      	add	r3, r2
 8002776:	460a      	mov	r2, r1
 8002778:	809a      	strh	r2, [r3, #4]
            mlx90640->offset[p] = (offsetRef + (occRow[i] << occRowScale) + (occColumn[j] << occColumnScale) + mlx90640->offset[p]);
 800277a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8002784:	443b      	add	r3, r7
 8002786:	f853 2c84 	ldr.w	r2, [r3, #-132]
 800278a:	f897 30f1 	ldrb.w	r3, [r7, #241]	; 0xf1
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	b29a      	uxth	r2, r3
 8002794:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	; 0xee
 8002798:	4413      	add	r3, r2
 800279a:	b29a      	uxth	r2, r3
 800279c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80027a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80027a4:	f8d7 10f8 	ldr.w	r1, [r7, #248]	; 0xf8
 80027a8:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80027ac:	f897 30f2 	ldrb.w	r3, [r7, #242]	; 0xf2
 80027b0:	fa01 f303 	lsl.w	r3, r1, r3
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	4413      	add	r3, r2
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80027be:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80027c2:	6819      	ldr	r1, [r3, #0]
 80027c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027c8:	f503 7349 	add.w	r3, r3, #804	; 0x324
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	440b      	add	r3, r1
 80027d0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	4413      	add	r3, r2
 80027d8:	b29b      	uxth	r3, r3
 80027da:	b219      	sxth	r1, r3
 80027dc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80027e0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027ea:	f503 7349 	add.w	r3, r3, #804	; 0x324
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	4413      	add	r3, r2
 80027f2:	460a      	mov	r2, r1
 80027f4:	809a      	strh	r2, [r3, #4]
        for(int j = 0; j < 32; j ++)
 80027f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80027fa:	3301      	adds	r3, #1
 80027fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002800:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002804:	2b1f      	cmp	r3, #31
 8002806:	f77f af48 	ble.w	800269a <ExtractOffsetParameters+0x2de>
    for(int i = 0; i < 24; i++)
 800280a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800280e:	3301      	adds	r3, #1
 8002810:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002814:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002818:	2b17      	cmp	r3, #23
 800281a:	f77f af3a 	ble.w	8002692 <ExtractOffsetParameters+0x2d6>
        }
    }
}
 800281e:	bf00      	nop
 8002820:	bf00      	nop
 8002822:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
	...

08002830 <ExtractKtaPixelParameters>:

//------------------------------------------------------------------------------

void ExtractKtaPixelParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	ed2d 8b02 	vpush	{d8}
 8002836:	f6ad 4d38 	subw	sp, sp, #3128	; 0xc38
 800283a:	af00      	add	r7, sp, #0
 800283c:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002840:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002844:	6018      	str	r0, [r3, #0]
 8002846:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800284a:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 800284e:	6019      	str	r1, [r3, #0]
    int p = 0;
 8002850:	2300      	movs	r3, #0
 8002852:	f8c7 3c1c 	str.w	r3, [r7, #3100]	; 0xc1c
    uint8_t ktaScale2;
    uint8_t split;
    float ktaTemp[768];
    float temp;
    
    KtaRoCo = (eeData[54] & 0xFF00) >> 8;
 8002856:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800285a:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	336c      	adds	r3, #108	; 0x6c
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	0a1b      	lsrs	r3, r3, #8
 8002866:	b29b      	uxth	r3, r3
 8002868:	f887 3c1b 	strb.w	r3, [r7, #3099]	; 0xc1b
    if (KtaRoCo > 127)
    {
        KtaRoCo = KtaRoCo - 256;
    }
    KtaRC[0] = KtaRoCo;
 800286c:	f897 3c1b 	ldrb.w	r3, [r7, #3099]	; 0xc1b
 8002870:	f887 3c10 	strb.w	r3, [r7, #3088]	; 0xc10
    
    KtaReCo = (eeData[54] & 0x00FF);
 8002874:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002878:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	336c      	adds	r3, #108	; 0x6c
 8002880:	881b      	ldrh	r3, [r3, #0]
 8002882:	f887 3c1a 	strb.w	r3, [r7, #3098]	; 0xc1a
    if (KtaReCo > 127)
    {
        KtaReCo = KtaReCo - 256;
    }
    KtaRC[2] = KtaReCo;
 8002886:	f897 3c1a 	ldrb.w	r3, [r7, #3098]	; 0xc1a
 800288a:	f887 3c12 	strb.w	r3, [r7, #3090]	; 0xc12
      
    KtaRoCe = (eeData[55] & 0xFF00) >> 8;
 800288e:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002892:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	336e      	adds	r3, #110	; 0x6e
 800289a:	881b      	ldrh	r3, [r3, #0]
 800289c:	0a1b      	lsrs	r3, r3, #8
 800289e:	b29b      	uxth	r3, r3
 80028a0:	f887 3c19 	strb.w	r3, [r7, #3097]	; 0xc19
    if (KtaRoCe > 127)
    {
        KtaRoCe = KtaRoCe - 256;
    }
    KtaRC[1] = KtaRoCe;
 80028a4:	f897 3c19 	ldrb.w	r3, [r7, #3097]	; 0xc19
 80028a8:	f887 3c11 	strb.w	r3, [r7, #3089]	; 0xc11
      
    KtaReCe = (eeData[55] & 0x00FF);
 80028ac:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80028b0:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	336e      	adds	r3, #110	; 0x6e
 80028b8:	881b      	ldrh	r3, [r3, #0]
 80028ba:	f887 3c18 	strb.w	r3, [r7, #3096]	; 0xc18
    if (KtaReCe > 127)
    {
        KtaReCe = KtaReCe - 256;
    }
    KtaRC[3] = KtaReCe;
 80028be:	f897 3c18 	ldrb.w	r3, [r7, #3096]	; 0xc18
 80028c2:	f887 3c13 	strb.w	r3, [r7, #3091]	; 0xc13
  
    ktaScale1 = ((eeData[56] & 0x00F0) >> 4) + 8;
 80028c6:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80028ca:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	3370      	adds	r3, #112	; 0x70
 80028d2:	881b      	ldrh	r3, [r3, #0]
 80028d4:	111b      	asrs	r3, r3, #4
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	f003 030f 	and.w	r3, r3, #15
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	3308      	adds	r3, #8
 80028e0:	f887 3c37 	strb.w	r3, [r7, #3127]	; 0xc37
    ktaScale2 = (eeData[56] & 0x000F);
 80028e4:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80028e8:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	3370      	adds	r3, #112	; 0x70
 80028f0:	881b      	ldrh	r3, [r3, #0]
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	f003 030f 	and.w	r3, r3, #15
 80028f8:	f887 3c17 	strb.w	r3, [r7, #3095]	; 0xc17

    for(int i = 0; i < 24; i++)
 80028fc:	2300      	movs	r3, #0
 80028fe:	f8c7 3c2c 	str.w	r3, [r7, #3116]	; 0xc2c
 8002902:	e0e6      	b.n	8002ad2 <ExtractKtaPixelParameters+0x2a2>
    {
        for(int j = 0; j < 32; j ++)
 8002904:	2300      	movs	r3, #0
 8002906:	f8c7 3c28 	str.w	r3, [r7, #3112]	; 0xc28
 800290a:	e0d8      	b.n	8002abe <ExtractKtaPixelParameters+0x28e>
        {
            p = 32 * i +j;
 800290c:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	; 0xc2c
 8002910:	015b      	lsls	r3, r3, #5
 8002912:	f8d7 2c28 	ldr.w	r2, [r7, #3112]	; 0xc28
 8002916:	4413      	add	r3, r2
 8002918:	f8c7 3c1c 	str.w	r3, [r7, #3100]	; 0xc1c
            split = 2*(p/32 - (p/64)*2) + p%2;
 800291c:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002920:	2b00      	cmp	r3, #0
 8002922:	da00      	bge.n	8002926 <ExtractKtaPixelParameters+0xf6>
 8002924:	331f      	adds	r3, #31
 8002926:	115b      	asrs	r3, r3, #5
 8002928:	461a      	mov	r2, r3
 800292a:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 800292e:	2b00      	cmp	r3, #0
 8002930:	da00      	bge.n	8002934 <ExtractKtaPixelParameters+0x104>
 8002932:	333f      	adds	r3, #63	; 0x3f
 8002934:	119b      	asrs	r3, r3, #6
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	b2da      	uxtb	r2, r3
 8002940:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002944:	2b00      	cmp	r3, #0
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	bfb8      	it	lt
 800294c:	425b      	neglt	r3, r3
 800294e:	b2db      	uxtb	r3, r3
 8002950:	4413      	add	r3, r2
 8002952:	f887 3c16 	strb.w	r3, [r7, #3094]	; 0xc16
            ktaTemp[p] = (eeData[64 + p] & 0x000E) >> 1;
 8002956:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 800295a:	3340      	adds	r3, #64	; 0x40
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	f607 4238 	addw	r2, r7, #3128	; 0xc38
 8002962:	f6a2 422c 	subw	r2, r2, #3116	; 0xc2c
 8002966:	6812      	ldr	r2, [r2, #0]
 8002968:	4413      	add	r3, r2
 800296a:	881b      	ldrh	r3, [r3, #0]
 800296c:	105b      	asrs	r3, r3, #1
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	ee07 3a90 	vmov	s15, r3
 8002976:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800297a:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800297e:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002982:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	edc3 7a00 	vstr	s15, [r3]
            if (ktaTemp[p] > 3)
 800298e:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002992:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002996:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	edd3 7a00 	vldr	s15, [r3]
 80029a2:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80029a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ae:	dd17      	ble.n	80029e0 <ExtractKtaPixelParameters+0x1b0>
            {
                ktaTemp[p] = ktaTemp[p] - 8;
 80029b0:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80029b4:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 80029b8:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4413      	add	r3, r2
 80029c0:	edd3 7a00 	vldr	s15, [r3]
 80029c4:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80029c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80029cc:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80029d0:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 80029d4:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	4413      	add	r3, r2
 80029dc:	edc3 7a00 	vstr	s15, [r3]
            }
            ktaTemp[p] = ktaTemp[p] * (1 << ktaScale2);
 80029e0:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80029e4:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 80029e8:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	4413      	add	r3, r2
 80029f0:	ed93 7a00 	vldr	s14, [r3]
 80029f4:	f897 3c17 	ldrb.w	r3, [r7, #3095]	; 0xc17
 80029f8:	2201      	movs	r2, #1
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	ee07 3a90 	vmov	s15, r3
 8002a02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a0a:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002a0e:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002a12:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4413      	add	r3, r2
 8002a1a:	edc3 7a00 	vstr	s15, [r3]
            ktaTemp[p] = KtaRC[split] + ktaTemp[p];
 8002a1e:	f897 3c16 	ldrb.w	r3, [r7, #3094]	; 0xc16
 8002a22:	f503 6343 	add.w	r3, r3, #3120	; 0xc30
 8002a26:	f107 0208 	add.w	r2, r7, #8
 8002a2a:	4413      	add	r3, r2
 8002a2c:	f913 3c28 	ldrsb.w	r3, [r3, #-40]
 8002a30:	ee07 3a90 	vmov	s15, r3
 8002a34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a38:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002a3c:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002a40:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	edd3 7a00 	vldr	s15, [r3]
 8002a4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a50:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002a54:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002a58:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	4413      	add	r3, r2
 8002a60:	edc3 7a00 	vstr	s15, [r3]
            ktaTemp[p] = ktaTemp[p] / pow(2,(double)ktaScale1);
 8002a64:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002a68:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002a6c:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4413      	add	r3, r2
 8002a74:	edd3 7a00 	vldr	s15, [r3]
 8002a78:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002a7c:	f897 3c37 	ldrb.w	r3, [r7, #3127]	; 0xc37
 8002a80:	ee07 3a90 	vmov	s15, r3
 8002a84:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002a88:	eeb0 1b47 	vmov.f64	d1, d7
 8002a8c:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8002a90:	f00a fe1a 	bl	800d6c8 <pow>
 8002a94:	eeb0 6b40 	vmov.f64	d6, d0
 8002a98:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8002a9c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002aa0:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002aa4:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002aa8:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	4413      	add	r3, r2
 8002ab0:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < 32; j ++)
 8002ab4:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8002ab8:	3301      	adds	r3, #1
 8002aba:	f8c7 3c28 	str.w	r3, [r7, #3112]	; 0xc28
 8002abe:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8002ac2:	2b1f      	cmp	r3, #31
 8002ac4:	f77f af22 	ble.w	800290c <ExtractKtaPixelParameters+0xdc>
    for(int i = 0; i < 24; i++)
 8002ac8:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	; 0xc2c
 8002acc:	3301      	adds	r3, #1
 8002ace:	f8c7 3c2c 	str.w	r3, [r7, #3116]	; 0xc2c
 8002ad2:	f8d7 3c2c 	ldr.w	r3, [r7, #3116]	; 0xc2c
 8002ad6:	2b17      	cmp	r3, #23
 8002ad8:	f77f af14 	ble.w	8002904 <ExtractKtaPixelParameters+0xd4>
            //ktaTemp[p] = ktaTemp[p] * mlx90640->offset[p];
        }
    }
    
    temp = fabs(ktaTemp[0]);
 8002adc:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002ae0:	f6a3 4328 	subw	r3, r3, #3112	; 0xc28
 8002ae4:	edd3 7a00 	vldr	s15, [r3]
 8002ae8:	eef0 7ae7 	vabs.f32	s15, s15
 8002aec:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002af0:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < 768; i++)
 8002af4:	2301      	movs	r3, #1
 8002af6:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
 8002afa:	e029      	b.n	8002b50 <ExtractKtaPixelParameters+0x320>
    {
        if (fabs(ktaTemp[i]) > temp)
 8002afc:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002b00:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002b04:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	edd3 7a00 	vldr	s15, [r3]
 8002b10:	eef0 7ae7 	vabs.f32	s15, s15
 8002b14:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002b18:	ed93 7a00 	vldr	s14, [r3]
 8002b1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b24:	d50f      	bpl.n	8002b46 <ExtractKtaPixelParameters+0x316>
        {
            temp = fabs(ktaTemp[i]);
 8002b26:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002b2a:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002b2e:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	edd3 7a00 	vldr	s15, [r3]
 8002b3a:	eef0 7ae7 	vabs.f32	s15, s15
 8002b3e:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002b42:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < 768; i++)
 8002b46:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
 8002b50:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 8002b54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b58:	dbd0      	blt.n	8002afc <ExtractKtaPixelParameters+0x2cc>
        }
    }
    
    ktaScale1 = 0;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	f887 3c37 	strb.w	r3, [r7, #3127]	; 0xc37
    while(temp < 64)
 8002b60:	e00e      	b.n	8002b80 <ExtractKtaPixelParameters+0x350>
    {
        temp = temp*2;
 8002b62:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002b66:	edd3 7a00 	vldr	s15, [r3]
 8002b6a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b6e:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002b72:	edc3 7a00 	vstr	s15, [r3]
        ktaScale1 = ktaScale1 + 1;
 8002b76:	f897 3c37 	ldrb.w	r3, [r7, #3127]	; 0xc37
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	f887 3c37 	strb.w	r3, [r7, #3127]	; 0xc37
    while(temp < 64)
 8002b80:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8002c94 <ExtractKtaPixelParameters+0x464>
 8002b8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b94:	d4e5      	bmi.n	8002b62 <ExtractKtaPixelParameters+0x332>
    }    
     
    for(int i = 0; i < 768; i++)
 8002b96:	2300      	movs	r3, #0
 8002b98:	f8c7 3c20 	str.w	r3, [r7, #3104]	; 0xc20
 8002b9c:	e064      	b.n	8002c68 <ExtractKtaPixelParameters+0x438>
    {
        temp = ktaTemp[i] * pow(2,(double)ktaScale1);
 8002b9e:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002ba2:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002ba6:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	edd3 7a00 	vldr	s15, [r3]
 8002bb2:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002bb6:	f897 3c37 	ldrb.w	r3, [r7, #3127]	; 0xc37
 8002bba:	ee07 3a90 	vmov	s15, r3
 8002bbe:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002bc2:	eeb0 1b47 	vmov.f64	d1, d7
 8002bc6:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8002bca:	f00a fd7d 	bl	800d6c8 <pow>
 8002bce:	eeb0 7b40 	vmov.f64	d7, d0
 8002bd2:	ee28 7b07 	vmul.f64	d7, d8, d7
 8002bd6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002bda:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002bde:	edc3 7a00 	vstr	s15, [r3]
        if (temp < 0)
 8002be2:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002be6:	edd3 7a00 	vldr	s15, [r3]
 8002bea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bf2:	d51a      	bpl.n	8002c2a <ExtractKtaPixelParameters+0x3fa>
        {
            mlx90640->kta[i] = (temp - 0.5f);
 8002bf4:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002bf8:	edd3 7a00 	vldr	s15, [r3]
 8002bfc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002c04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c08:	edc7 7a01 	vstr	s15, [r7, #4]
 8002c0c:	793b      	ldrb	r3, [r7, #4]
 8002c0e:	b259      	sxtb	r1, r3
 8002c10:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002c14:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002c1e:	4413      	add	r3, r2
 8002c20:	f603 434c 	addw	r3, r3, #3148	; 0xc4c
 8002c24:	460a      	mov	r2, r1
 8002c26:	701a      	strb	r2, [r3, #0]
 8002c28:	e019      	b.n	8002c5e <ExtractKtaPixelParameters+0x42e>
        }
        else
        {
            mlx90640->kta[i] = (temp + 0.5f);
 8002c2a:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 8002c2e:	edd3 7a00 	vldr	s15, [r3]
 8002c32:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002c3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c3e:	edc7 7a01 	vstr	s15, [r7, #4]
 8002c42:	793b      	ldrb	r3, [r7, #4]
 8002c44:	b259      	sxtb	r1, r3
 8002c46:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002c4a:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002c54:	4413      	add	r3, r2
 8002c56:	f603 434c 	addw	r3, r3, #3148	; 0xc4c
 8002c5a:	460a      	mov	r2, r1
 8002c5c:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 768; i++)
 8002c5e:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002c62:	3301      	adds	r3, #1
 8002c64:	f8c7 3c20 	str.w	r3, [r7, #3104]	; 0xc20
 8002c68:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002c6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c70:	db95      	blt.n	8002b9e <ExtractKtaPixelParameters+0x36e>
        }        
        
    } 
    
    mlx90640->ktaScale = ktaScale1;           
 8002c72:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002c76:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f897 2c37 	ldrb.w	r2, [r7, #3127]	; 0xc37
 8002c80:	f883 2f4c 	strb.w	r2, [r3, #3916]	; 0xf4c
}
 8002c84:	bf00      	nop
 8002c86:	f607 4738 	addw	r7, r7, #3128	; 0xc38
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	ecbd 8b02 	vpop	{d8}
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	42800000 	.word	0x42800000

08002c98 <ExtractKvPixelParameters>:


//------------------------------------------------------------------------------

void ExtractKvPixelParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	ed2d 8b02 	vpush	{d8}
 8002c9e:	f6ad 4d38 	subw	sp, sp, #3128	; 0xc38
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002ca8:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002cac:	6018      	str	r0, [r3, #0]
 8002cae:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002cb2:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8002cb6:	6019      	str	r1, [r3, #0]
    int p = 0;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	f8c7 3c18 	str.w	r3, [r7, #3096]	; 0xc18
    uint8_t kvScale;
    uint8_t split;
    float kvTemp[768];
    float temp;

    KvRoCo = (eeData[52] & 0xF000) >> 12;
 8002cbe:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002cc2:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	3368      	adds	r3, #104	; 0x68
 8002cca:	881b      	ldrh	r3, [r3, #0]
 8002ccc:	0b1b      	lsrs	r3, r3, #12
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	f887 3c37 	strb.w	r3, [r7, #3127]	; 0xc37
    if (KvRoCo > 7)
 8002cd4:	f997 3c37 	ldrsb.w	r3, [r7, #3127]	; 0xc37
 8002cd8:	2b07      	cmp	r3, #7
 8002cda:	dd05      	ble.n	8002ce8 <ExtractKvPixelParameters+0x50>
    {
        KvRoCo = KvRoCo - 16;
 8002cdc:	f897 3c37 	ldrb.w	r3, [r7, #3127]	; 0xc37
 8002ce0:	3b10      	subs	r3, #16
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	f887 3c37 	strb.w	r3, [r7, #3127]	; 0xc37
    }
    KvT[0] = KvRoCo;
 8002ce8:	f897 3c37 	ldrb.w	r3, [r7, #3127]	; 0xc37
 8002cec:	f887 3c10 	strb.w	r3, [r7, #3088]	; 0xc10
    
    KvReCo = (eeData[52] & 0x0F00) >> 8;
 8002cf0:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002cf4:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	3368      	adds	r3, #104	; 0x68
 8002cfc:	881b      	ldrh	r3, [r3, #0]
 8002cfe:	121b      	asrs	r3, r3, #8
 8002d00:	b25b      	sxtb	r3, r3
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	f887 3c35 	strb.w	r3, [r7, #3125]	; 0xc35
    if (KvReCo > 7)
 8002d0a:	f997 3c35 	ldrsb.w	r3, [r7, #3125]	; 0xc35
 8002d0e:	2b07      	cmp	r3, #7
 8002d10:	dd05      	ble.n	8002d1e <ExtractKvPixelParameters+0x86>
    {
        KvReCo = KvReCo - 16;
 8002d12:	f897 3c35 	ldrb.w	r3, [r7, #3125]	; 0xc35
 8002d16:	3b10      	subs	r3, #16
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	f887 3c35 	strb.w	r3, [r7, #3125]	; 0xc35
    }
    KvT[2] = KvReCo;
 8002d1e:	f897 3c35 	ldrb.w	r3, [r7, #3125]	; 0xc35
 8002d22:	f887 3c12 	strb.w	r3, [r7, #3090]	; 0xc12
      
    KvRoCe = (eeData[52] & 0x00F0) >> 4;
 8002d26:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002d2a:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	3368      	adds	r3, #104	; 0x68
 8002d32:	881b      	ldrh	r3, [r3, #0]
 8002d34:	111b      	asrs	r3, r3, #4
 8002d36:	b25b      	sxtb	r3, r3
 8002d38:	f003 030f 	and.w	r3, r3, #15
 8002d3c:	f887 3c36 	strb.w	r3, [r7, #3126]	; 0xc36
    if (KvRoCe > 7)
 8002d40:	f997 3c36 	ldrsb.w	r3, [r7, #3126]	; 0xc36
 8002d44:	2b07      	cmp	r3, #7
 8002d46:	dd05      	ble.n	8002d54 <ExtractKvPixelParameters+0xbc>
    {
        KvRoCe = KvRoCe - 16;
 8002d48:	f897 3c36 	ldrb.w	r3, [r7, #3126]	; 0xc36
 8002d4c:	3b10      	subs	r3, #16
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	f887 3c36 	strb.w	r3, [r7, #3126]	; 0xc36
    }
    KvT[1] = KvRoCe;
 8002d54:	f897 3c36 	ldrb.w	r3, [r7, #3126]	; 0xc36
 8002d58:	f887 3c11 	strb.w	r3, [r7, #3089]	; 0xc11
      
    KvReCe = (eeData[52] & 0x000F);
 8002d5c:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002d60:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	3368      	adds	r3, #104	; 0x68
 8002d68:	881b      	ldrh	r3, [r3, #0]
 8002d6a:	b25b      	sxtb	r3, r3
 8002d6c:	f003 030f 	and.w	r3, r3, #15
 8002d70:	f887 3c34 	strb.w	r3, [r7, #3124]	; 0xc34
    if (KvReCe > 7)
 8002d74:	f997 3c34 	ldrsb.w	r3, [r7, #3124]	; 0xc34
 8002d78:	2b07      	cmp	r3, #7
 8002d7a:	dd05      	ble.n	8002d88 <ExtractKvPixelParameters+0xf0>
    {
        KvReCe = KvReCe - 16;
 8002d7c:	f897 3c34 	ldrb.w	r3, [r7, #3124]	; 0xc34
 8002d80:	3b10      	subs	r3, #16
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	f887 3c34 	strb.w	r3, [r7, #3124]	; 0xc34
    }
    KvT[3] = KvReCe;
 8002d88:	f897 3c34 	ldrb.w	r3, [r7, #3124]	; 0xc34
 8002d8c:	f887 3c13 	strb.w	r3, [r7, #3091]	; 0xc13
  
    kvScale = (eeData[56] & 0x0F00) >> 8;
 8002d90:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002d94:	f6a3 432c 	subw	r3, r3, #3116	; 0xc2c
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	3370      	adds	r3, #112	; 0x70
 8002d9c:	881b      	ldrh	r3, [r3, #0]
 8002d9e:	121b      	asrs	r3, r3, #8
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	f003 030f 	and.w	r3, r3, #15
 8002da6:	f887 3c33 	strb.w	r3, [r7, #3123]	; 0xc33


    for(int i = 0; i < 24; i++)
 8002daa:	2300      	movs	r3, #0
 8002dac:	f8c7 3c28 	str.w	r3, [r7, #3112]	; 0xc28
 8002db0:	e075      	b.n	8002e9e <ExtractKvPixelParameters+0x206>
    {
        for(int j = 0; j < 32; j ++)
 8002db2:	2300      	movs	r3, #0
 8002db4:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
 8002db8:	e068      	b.n	8002e8c <ExtractKvPixelParameters+0x1f4>
        {
            p = 32 * i +j;
 8002dba:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8002dbe:	015b      	lsls	r3, r3, #5
 8002dc0:	f8d7 2c24 	ldr.w	r2, [r7, #3108]	; 0xc24
 8002dc4:	4413      	add	r3, r2
 8002dc6:	f8c7 3c18 	str.w	r3, [r7, #3096]	; 0xc18
            split = 2*(p/32 - (p/64)*2) + p%2;
 8002dca:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	da00      	bge.n	8002dd4 <ExtractKvPixelParameters+0x13c>
 8002dd2:	331f      	adds	r3, #31
 8002dd4:	115b      	asrs	r3, r3, #5
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	da00      	bge.n	8002de2 <ExtractKvPixelParameters+0x14a>
 8002de0:	333f      	adds	r3, #63	; 0x3f
 8002de2:	119b      	asrs	r3, r3, #6
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f003 0301 	and.w	r3, r3, #1
 8002df8:	bfb8      	it	lt
 8002dfa:	425b      	neglt	r3, r3
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	4413      	add	r3, r2
 8002e00:	f887 3c17 	strb.w	r3, [r7, #3095]	; 0xc17
            kvTemp[p] = KvT[split];
 8002e04:	f897 3c17 	ldrb.w	r3, [r7, #3095]	; 0xc17
 8002e08:	f503 6343 	add.w	r3, r3, #3120	; 0xc30
 8002e0c:	f107 0208 	add.w	r2, r7, #8
 8002e10:	4413      	add	r3, r2
 8002e12:	f913 3c28 	ldrsb.w	r3, [r3, #-40]
 8002e16:	ee07 3a90 	vmov	s15, r3
 8002e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e1e:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002e22:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002e26:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	4413      	add	r3, r2
 8002e2e:	edc3 7a00 	vstr	s15, [r3]
            kvTemp[p] = kvTemp[p] / pow(2,(double)kvScale);
 8002e32:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002e36:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002e3a:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	4413      	add	r3, r2
 8002e42:	edd3 7a00 	vldr	s15, [r3]
 8002e46:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002e4a:	f897 3c33 	ldrb.w	r3, [r7, #3123]	; 0xc33
 8002e4e:	ee07 3a90 	vmov	s15, r3
 8002e52:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002e56:	eeb0 1b47 	vmov.f64	d1, d7
 8002e5a:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8002e5e:	f00a fc33 	bl	800d6c8 <pow>
 8002e62:	eeb0 6b40 	vmov.f64	d6, d0
 8002e66:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8002e6a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002e6e:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002e72:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002e76:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	; 0xc18
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	4413      	add	r3, r2
 8002e7e:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < 32; j ++)
 8002e82:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 8002e86:	3301      	adds	r3, #1
 8002e88:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
 8002e8c:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 8002e90:	2b1f      	cmp	r3, #31
 8002e92:	dd92      	ble.n	8002dba <ExtractKvPixelParameters+0x122>
    for(int i = 0; i < 24; i++)
 8002e94:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8002e98:	3301      	adds	r3, #1
 8002e9a:	f8c7 3c28 	str.w	r3, [r7, #3112]	; 0xc28
 8002e9e:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8002ea2:	2b17      	cmp	r3, #23
 8002ea4:	dd85      	ble.n	8002db2 <ExtractKvPixelParameters+0x11a>
            //kvTemp[p] = kvTemp[p] * mlx90640->offset[p];
        }
    }
    
    temp = fabs(kvTemp[0]);
 8002ea6:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002eaa:	f6a3 4328 	subw	r3, r3, #3112	; 0xc28
 8002eae:	edd3 7a00 	vldr	s15, [r3]
 8002eb2:	eef0 7ae7 	vabs.f32	s15, s15
 8002eb6:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002eba:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < 768; i++)
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	f8c7 3c20 	str.w	r3, [r7, #3104]	; 0xc20
 8002ec4:	e029      	b.n	8002f1a <ExtractKvPixelParameters+0x282>
    {
        if (fabs(kvTemp[i]) > temp)
 8002ec6:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002eca:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002ece:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	edd3 7a00 	vldr	s15, [r3]
 8002eda:	eef0 7ae7 	vabs.f32	s15, s15
 8002ede:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002ee2:	ed93 7a00 	vldr	s14, [r3]
 8002ee6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eee:	d50f      	bpl.n	8002f10 <ExtractKvPixelParameters+0x278>
        {
            temp = fabs(kvTemp[i]);
 8002ef0:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002ef4:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002ef8:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	edd3 7a00 	vldr	s15, [r3]
 8002f04:	eef0 7ae7 	vabs.f32	s15, s15
 8002f08:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002f0c:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < 768; i++)
 8002f10:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002f14:	3301      	adds	r3, #1
 8002f16:	f8c7 3c20 	str.w	r3, [r7, #3104]	; 0xc20
 8002f1a:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8002f1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f22:	dbd0      	blt.n	8002ec6 <ExtractKvPixelParameters+0x22e>
        }
    }
    
    kvScale = 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	f887 3c33 	strb.w	r3, [r7, #3123]	; 0xc33
    while(temp < 64)
 8002f2a:	e00e      	b.n	8002f4a <ExtractKvPixelParameters+0x2b2>
    {
        temp = temp*2;
 8002f2c:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002f30:	edd3 7a00 	vldr	s15, [r3]
 8002f34:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f38:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002f3c:	edc3 7a00 	vstr	s15, [r3]
        kvScale = kvScale + 1;
 8002f40:	f897 3c33 	ldrb.w	r3, [r7, #3123]	; 0xc33
 8002f44:	3301      	adds	r3, #1
 8002f46:	f887 3c33 	strb.w	r3, [r7, #3123]	; 0xc33
    while(temp < 64)
 8002f4a:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002f4e:	edd3 7a00 	vldr	s15, [r3]
 8002f52:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8003064 <ExtractKvPixelParameters+0x3cc>
 8002f56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f5e:	d4e5      	bmi.n	8002f2c <ExtractKvPixelParameters+0x294>
    }    
     
    for(int i = 0; i < 768; i++)
 8002f60:	2300      	movs	r3, #0
 8002f62:	f8c7 3c1c 	str.w	r3, [r7, #3100]	; 0xc1c
 8002f66:	e064      	b.n	8003032 <ExtractKvPixelParameters+0x39a>
    {
        temp = kvTemp[i] * pow(2,(double)kvScale);
 8002f68:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002f6c:	f6a3 4228 	subw	r2, r3, #3112	; 0xc28
 8002f70:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	4413      	add	r3, r2
 8002f78:	edd3 7a00 	vldr	s15, [r3]
 8002f7c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002f80:	f897 3c33 	ldrb.w	r3, [r7, #3123]	; 0xc33
 8002f84:	ee07 3a90 	vmov	s15, r3
 8002f88:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002f8c:	eeb0 1b47 	vmov.f64	d1, d7
 8002f90:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8002f94:	f00a fb98 	bl	800d6c8 <pow>
 8002f98:	eeb0 7b40 	vmov.f64	d7, d0
 8002f9c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8002fa0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002fa4:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002fa8:	edc3 7a00 	vstr	s15, [r3]
        if (temp < 0)
 8002fac:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002fb0:	edd3 7a00 	vldr	s15, [r3]
 8002fb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fbc:	d51a      	bpl.n	8002ff4 <ExtractKvPixelParameters+0x35c>
        {
            mlx90640->kv[i] = (temp - 0.5f);
 8002fbe:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002fc2:	edd3 7a00 	vldr	s15, [r3]
 8002fc6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002fca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002fce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fd2:	edc7 7a01 	vstr	s15, [r7, #4]
 8002fd6:	793b      	ldrb	r3, [r7, #4]
 8002fd8:	b259      	sxtb	r1, r3
 8002fda:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8002fde:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8002fe8:	4413      	add	r3, r2
 8002fea:	f603 734d 	addw	r3, r3, #3917	; 0xf4d
 8002fee:	460a      	mov	r2, r1
 8002ff0:	701a      	strb	r2, [r3, #0]
 8002ff2:	e019      	b.n	8003028 <ExtractKvPixelParameters+0x390>
        }
        else
        {
            mlx90640->kv[i] = (temp + 0.5f);
 8002ff4:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 8002ff8:	edd3 7a00 	vldr	s15, [r3]
 8002ffc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003000:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003004:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003008:	edc7 7a01 	vstr	s15, [r7, #4]
 800300c:	793b      	ldrb	r3, [r7, #4]
 800300e:	b259      	sxtb	r1, r3
 8003010:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8003014:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 800301e:	4413      	add	r3, r2
 8003020:	f603 734d 	addw	r3, r3, #3917	; 0xf4d
 8003024:	460a      	mov	r2, r1
 8003026:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < 768; i++)
 8003028:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 800302c:	3301      	adds	r3, #1
 800302e:	f8c7 3c1c 	str.w	r3, [r7, #3100]	; 0xc1c
 8003032:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	; 0xc1c
 8003036:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800303a:	db95      	blt.n	8002f68 <ExtractKvPixelParameters+0x2d0>
        }        
        
    } 
    
    mlx90640->kvScale = kvScale;        
 800303c:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8003040:	f5a3 6343 	sub.w	r3, r3, #3120	; 0xc30
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800304a:	461a      	mov	r2, r3
 800304c:	f897 3c33 	ldrb.w	r3, [r7, #3123]	; 0xc33
 8003050:	f882 324d 	strb.w	r3, [r2, #589]	; 0x24d
}
 8003054:	bf00      	nop
 8003056:	f607 4738 	addw	r7, r7, #3128	; 0xc38
 800305a:	46bd      	mov	sp, r7
 800305c:	ecbd 8b02 	vpop	{d8}
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	42800000 	.word	0x42800000

08003068 <ExtractCPParameters>:

//------------------------------------------------------------------------------

void ExtractCPParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	ed2d 8b02 	vpush	{d8}
 800306e:	b088      	sub	sp, #32
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
    float cpKta;
    uint8_t alphaScale;
    uint8_t ktaScale1;
    uint8_t kvScale;

    alphaScale = ((eeData[32] & 0xF000) >> 12) + 27;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	3340      	adds	r3, #64	; 0x40
 800307a:	881b      	ldrh	r3, [r3, #0]
 800307c:	0b1b      	lsrs	r3, r3, #12
 800307e:	b29b      	uxth	r3, r3
 8003080:	b2db      	uxtb	r3, r3
 8003082:	331b      	adds	r3, #27
 8003084:	75fb      	strb	r3, [r7, #23]
    
    offsetSP[0] = (eeData[58] & 0x03FF);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3374      	adds	r3, #116	; 0x74
 800308a:	881b      	ldrh	r3, [r3, #0]
 800308c:	b21b      	sxth	r3, r3
 800308e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003092:	b21b      	sxth	r3, r3
 8003094:	813b      	strh	r3, [r7, #8]
    if (offsetSP[0] > 511)
 8003096:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800309a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800309e:	db07      	blt.n	80030b0 <ExtractCPParameters+0x48>
    {
        offsetSP[0] = offsetSP[0] - 1024;
 80030a0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	b21b      	sxth	r3, r3
 80030ae:	813b      	strh	r3, [r7, #8]
    }
    
    offsetSP[1] = (eeData[58] & 0xFC00) >> 10;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3374      	adds	r3, #116	; 0x74
 80030b4:	881b      	ldrh	r3, [r3, #0]
 80030b6:	0a9b      	lsrs	r3, r3, #10
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	b21b      	sxth	r3, r3
 80030bc:	817b      	strh	r3, [r7, #10]
    if (offsetSP[1] > 31)
 80030be:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030c2:	2b1f      	cmp	r3, #31
 80030c4:	dd06      	ble.n	80030d4 <ExtractCPParameters+0x6c>
    {
        offsetSP[1] = offsetSP[1] - 64;
 80030c6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	3b40      	subs	r3, #64	; 0x40
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	b21b      	sxth	r3, r3
 80030d2:	817b      	strh	r3, [r7, #10]
    }
    offsetSP[1] = offsetSP[1] + offsetSP[0]; 
 80030d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030d8:	b29a      	uxth	r2, r3
 80030da:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80030de:	b29b      	uxth	r3, r3
 80030e0:	4413      	add	r3, r2
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	b21b      	sxth	r3, r3
 80030e6:	817b      	strh	r3, [r7, #10]
    
    alphaSP[0] = (eeData[57] & 0x03FF);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	3372      	adds	r3, #114	; 0x72
 80030ec:	881b      	ldrh	r3, [r3, #0]
 80030ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030f2:	ee07 3a90 	vmov	s15, r3
 80030f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030fa:	edc7 7a03 	vstr	s15, [r7, #12]
    if (alphaSP[0] > 511)
 80030fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8003102:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80032d8 <ExtractCPParameters+0x270>
 8003106:	eef4 7ac7 	vcmpe.f32	s15, s14
 800310a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800310e:	dd07      	ble.n	8003120 <ExtractCPParameters+0xb8>
    {
        alphaSP[0] = alphaSP[0] - 1024;
 8003110:	edd7 7a03 	vldr	s15, [r7, #12]
 8003114:	ed9f 7a71 	vldr	s14, [pc, #452]	; 80032dc <ExtractCPParameters+0x274>
 8003118:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800311c:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    alphaSP[0] = alphaSP[0] /  pow(2,(double)alphaScale);
 8003120:	edd7 7a03 	vldr	s15, [r7, #12]
 8003124:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8003128:	7dfb      	ldrb	r3, [r7, #23]
 800312a:	ee07 3a90 	vmov	s15, r3
 800312e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003132:	eeb0 1b47 	vmov.f64	d1, d7
 8003136:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800313a:	f00a fac5 	bl	800d6c8 <pow>
 800313e:	eeb0 6b40 	vmov.f64	d6, d0
 8003142:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8003146:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800314a:	edc7 7a03 	vstr	s15, [r7, #12]
    
    alphaSP[1] = (eeData[57] & 0xFC00) >> 10;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	3372      	adds	r3, #114	; 0x72
 8003152:	881b      	ldrh	r3, [r3, #0]
 8003154:	0a9b      	lsrs	r3, r3, #10
 8003156:	b29b      	uxth	r3, r3
 8003158:	ee07 3a90 	vmov	s15, r3
 800315c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003160:	edc7 7a04 	vstr	s15, [r7, #16]
    if (alphaSP[1] > 31)
 8003164:	edd7 7a04 	vldr	s15, [r7, #16]
 8003168:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 800316c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003174:	dd07      	ble.n	8003186 <ExtractCPParameters+0x11e>
    {
        alphaSP[1] = alphaSP[1] - 64;
 8003176:	edd7 7a04 	vldr	s15, [r7, #16]
 800317a:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80032e0 <ExtractCPParameters+0x278>
 800317e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003182:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    alphaSP[1] = (1 + alphaSP[1]/128) * alphaSP[0];
 8003186:	ed97 7a04 	vldr	s14, [r7, #16]
 800318a:	eddf 6a56 	vldr	s13, [pc, #344]	; 80032e4 <ExtractCPParameters+0x27c>
 800318e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003192:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003196:	ee37 7a87 	vadd.f32	s14, s15, s14
 800319a:	edd7 7a03 	vldr	s15, [r7, #12]
 800319e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031a2:	edc7 7a04 	vstr	s15, [r7, #16]
    
    cpKta = (eeData[59] & 0x00FF);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	3376      	adds	r3, #118	; 0x76
 80031aa:	881b      	ldrh	r3, [r3, #0]
 80031ac:	b2db      	uxtb	r3, r3
 80031ae:	ee07 3a90 	vmov	s15, r3
 80031b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031b6:	edc7 7a06 	vstr	s15, [r7, #24]
    if (cpKta > 127)
 80031ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80031be:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80032e8 <ExtractCPParameters+0x280>
 80031c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ca:	dd07      	ble.n	80031dc <ExtractCPParameters+0x174>
    {
        cpKta = cpKta - 256;
 80031cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80031d0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80032ec <ExtractCPParameters+0x284>
 80031d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80031d8:	edc7 7a06 	vstr	s15, [r7, #24]
    }
    ktaScale1 = ((eeData[56] & 0x00F0) >> 4) + 8;    
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	3370      	adds	r3, #112	; 0x70
 80031e0:	881b      	ldrh	r3, [r3, #0]
 80031e2:	111b      	asrs	r3, r3, #4
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	f003 030f 	and.w	r3, r3, #15
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	3308      	adds	r3, #8
 80031ee:	75bb      	strb	r3, [r7, #22]
    mlx90640->cpKta = cpKta / pow(2,(double)ktaScale1);
 80031f0:	edd7 7a06 	vldr	s15, [r7, #24]
 80031f4:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 80031f8:	7dbb      	ldrb	r3, [r7, #22]
 80031fa:	ee07 3a90 	vmov	s15, r3
 80031fe:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003202:	eeb0 1b47 	vmov.f64	d1, d7
 8003206:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 800320a:	f00a fa5d 	bl	800d6c8 <pow>
 800320e:	eeb0 6b40 	vmov.f64	d6, d0
 8003212:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8003216:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	edc3 7a08 	vstr	s15, [r3, #32]
    
    cpKv = (eeData[59] & 0xFF00) >> 8;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	3376      	adds	r3, #118	; 0x76
 8003224:	881b      	ldrh	r3, [r3, #0]
 8003226:	0a1b      	lsrs	r3, r3, #8
 8003228:	b29b      	uxth	r3, r3
 800322a:	ee07 3a90 	vmov	s15, r3
 800322e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003232:	edc7 7a07 	vstr	s15, [r7, #28]
    if (cpKv > 127)
 8003236:	edd7 7a07 	vldr	s15, [r7, #28]
 800323a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80032e8 <ExtractCPParameters+0x280>
 800323e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003246:	dd07      	ble.n	8003258 <ExtractCPParameters+0x1f0>
    {
        cpKv = cpKv - 256;
 8003248:	edd7 7a07 	vldr	s15, [r7, #28]
 800324c:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80032ec <ExtractCPParameters+0x284>
 8003250:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003254:	edc7 7a07 	vstr	s15, [r7, #28]
    }
    kvScale = (eeData[56] & 0x0F00) >> 8;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3370      	adds	r3, #112	; 0x70
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	121b      	asrs	r3, r3, #8
 8003260:	b2db      	uxtb	r3, r3
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	757b      	strb	r3, [r7, #21]
    mlx90640->cpKv = cpKv / pow(2,(double)kvScale);
 8003268:	edd7 7a07 	vldr	s15, [r7, #28]
 800326c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8003270:	7d7b      	ldrb	r3, [r7, #21]
 8003272:	ee07 3a90 	vmov	s15, r3
 8003276:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800327a:	eeb0 1b47 	vmov.f64	d1, d7
 800327e:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8003282:	f00a fa21 	bl	800d6c8 <pow>
 8003286:	eeb0 6b40 	vmov.f64	d6, d0
 800328a:	ee88 7b06 	vdiv.f64	d7, d8, d6
 800328e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	edc3 7a07 	vstr	s15, [r3, #28]
       
    mlx90640->cpAlpha[0] = alphaSP[0];
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	683a      	ldr	r2, [r7, #0]
 800329c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80032a0:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
    mlx90640->cpAlpha[1] = alphaSP[1];
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	683a      	ldr	r2, [r7, #0]
 80032a8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80032ac:	f8c2 3254 	str.w	r3, [r2, #596]	; 0x254
    mlx90640->cpOffset[0] = offsetSP[0];
 80032b0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032ba:	f8a3 2258 	strh.w	r2, [r3, #600]	; 0x258
    mlx90640->cpOffset[1] = offsetSP[1];  
 80032be:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032c8:	f8a3 225a 	strh.w	r2, [r3, #602]	; 0x25a
}
 80032cc:	bf00      	nop
 80032ce:	3720      	adds	r7, #32
 80032d0:	46bd      	mov	sp, r7
 80032d2:	ecbd 8b02 	vpop	{d8}
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	43ff8000 	.word	0x43ff8000
 80032dc:	44800000 	.word	0x44800000
 80032e0:	42800000 	.word	0x42800000
 80032e4:	43000000 	.word	0x43000000
 80032e8:	42fe0000 	.word	0x42fe0000
 80032ec:	43800000 	.word	0x43800000

080032f0 <ExtractCILCParameters>:

//------------------------------------------------------------------------------

void ExtractCILCParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b087      	sub	sp, #28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
    float ilChessC[3];
    uint8_t calibrationModeEE;
    
    calibrationModeEE = (eeData[10] & 0x0800) >> 4;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	3314      	adds	r3, #20
 80032fe:	881b      	ldrh	r3, [r3, #0]
 8003300:	111b      	asrs	r3, r3, #4
 8003302:	b2db      	uxtb	r3, r3
 8003304:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003308:	75fb      	strb	r3, [r7, #23]
    calibrationModeEE = calibrationModeEE ^ 0x80;
 800330a:	7dfb      	ldrb	r3, [r7, #23]
 800330c:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 8003310:	43db      	mvns	r3, r3
 8003312:	75fb      	strb	r3, [r7, #23]

    ilChessC[0] = (eeData[53] & 0x003F);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	336a      	adds	r3, #106	; 0x6a
 8003318:	881b      	ldrh	r3, [r3, #0]
 800331a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800331e:	ee07 3a90 	vmov	s15, r3
 8003322:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003326:	edc7 7a02 	vstr	s15, [r7, #8]
    if (ilChessC[0] > 31)
 800332a:	edd7 7a02 	vldr	s15, [r7, #8]
 800332e:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 8003332:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333a:	dd07      	ble.n	800334c <ExtractCILCParameters+0x5c>
    {
        ilChessC[0] = ilChessC[0] - 64;
 800333c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003340:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003428 <ExtractCILCParameters+0x138>
 8003344:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003348:	edc7 7a02 	vstr	s15, [r7, #8]
    }
    ilChessC[0] = ilChessC[0] / 16.0f;
 800334c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003350:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8003354:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003358:	edc7 7a02 	vstr	s15, [r7, #8]
    
    ilChessC[1] = (eeData[53] & 0x07C0) >> 6;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	336a      	adds	r3, #106	; 0x6a
 8003360:	881b      	ldrh	r3, [r3, #0]
 8003362:	119b      	asrs	r3, r3, #6
 8003364:	f003 031f 	and.w	r3, r3, #31
 8003368:	ee07 3a90 	vmov	s15, r3
 800336c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003370:	edc7 7a03 	vstr	s15, [r7, #12]
    if (ilChessC[1] > 15)
 8003374:	edd7 7a03 	vldr	s15, [r7, #12]
 8003378:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800337c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003384:	dd07      	ble.n	8003396 <ExtractCILCParameters+0xa6>
    {
        ilChessC[1] = ilChessC[1] - 32;
 8003386:	edd7 7a03 	vldr	s15, [r7, #12]
 800338a:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800342c <ExtractCILCParameters+0x13c>
 800338e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003392:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    ilChessC[1] = ilChessC[1] / 2.0f;
 8003396:	ed97 7a03 	vldr	s14, [r7, #12]
 800339a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800339e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033a2:	edc7 7a03 	vstr	s15, [r7, #12]
    
    ilChessC[2] = (eeData[53] & 0xF800) >> 11;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	336a      	adds	r3, #106	; 0x6a
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	0adb      	lsrs	r3, r3, #11
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	ee07 3a90 	vmov	s15, r3
 80033b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033b8:	edc7 7a04 	vstr	s15, [r7, #16]
    if (ilChessC[2] > 15)
 80033bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80033c0:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80033c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033cc:	dd07      	ble.n	80033de <ExtractCILCParameters+0xee>
    {
        ilChessC[2] = ilChessC[2] - 32;
 80033ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80033d2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800342c <ExtractCILCParameters+0x13c>
 80033d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033da:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    ilChessC[2] = ilChessC[2] / 8.0f;
 80033de:	ed97 7a04 	vldr	s14, [r7, #16]
 80033e2:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 80033e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033ea:	edc7 7a04 	vstr	s15, [r7, #16]
    
    mlx90640->calibrationModeEE = calibrationModeEE;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	7dfa      	ldrb	r2, [r7, #23]
 80033f2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    mlx90640->ilChessC[0] = ilChessC[0];
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80033fe:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
    mlx90640->ilChessC[1] = ilChessC[1];
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800340a:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
    mlx90640->ilChessC[2] = ilChessC[2];
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	683a      	ldr	r2, [r7, #0]
 8003412:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003416:	f8c2 3264 	str.w	r3, [r2, #612]	; 0x264
}
 800341a:	bf00      	nop
 800341c:	371c      	adds	r7, #28
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	42800000 	.word	0x42800000
 800342c:	42000000 	.word	0x42000000

08003430 <ExtractDeviatingPixels>:

//------------------------------------------------------------------------------

int ExtractDeviatingPixels(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
    uint16_t pixCnt = 0;
 800343a:	2300      	movs	r3, #0
 800343c:	82fb      	strh	r3, [r7, #22]
    uint16_t brokenPixCnt = 0;
 800343e:	2300      	movs	r3, #0
 8003440:	82bb      	strh	r3, [r7, #20]
    uint16_t outlierPixCnt = 0;
 8003442:	2300      	movs	r3, #0
 8003444:	827b      	strh	r3, [r7, #18]
    int warn = 0;
 8003446:	2300      	movs	r3, #0
 8003448:	60fb      	str	r3, [r7, #12]
    int i;
    
    for(pixCnt = 0; pixCnt<5; pixCnt++)
 800344a:	2300      	movs	r3, #0
 800344c:	82fb      	strh	r3, [r7, #22]
 800344e:	e013      	b.n	8003478 <ExtractDeviatingPixels+0x48>
    {
        mlx90640->brokenPixels[pixCnt] = 0xFFFF;
 8003450:	8afa      	ldrh	r2, [r7, #22]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	f602 1234 	addw	r2, r2, #2356	; 0x934
 8003458:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800345c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        mlx90640->outlierPixels[pixCnt] = 0xFFFF;
 8003460:	8afb      	ldrh	r3, [r7, #22]
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	4413      	add	r3, r2
 800346c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003470:	805a      	strh	r2, [r3, #2]
    for(pixCnt = 0; pixCnt<5; pixCnt++)
 8003472:	8afb      	ldrh	r3, [r7, #22]
 8003474:	3301      	adds	r3, #1
 8003476:	82fb      	strh	r3, [r7, #22]
 8003478:	8afb      	ldrh	r3, [r7, #22]
 800347a:	2b04      	cmp	r3, #4
 800347c:	d9e8      	bls.n	8003450 <ExtractDeviatingPixels+0x20>
    }
        
    pixCnt = 0;    
 800347e:	2300      	movs	r3, #0
 8003480:	82fb      	strh	r3, [r7, #22]
    while (pixCnt < 768 && brokenPixCnt < 5 && outlierPixCnt < 5)
 8003482:	e02a      	b.n	80034da <ExtractDeviatingPixels+0xaa>
    {
        if(eeData[pixCnt+64] == 0)
 8003484:	8afb      	ldrh	r3, [r7, #22]
 8003486:	3340      	adds	r3, #64	; 0x40
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	4413      	add	r3, r2
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10a      	bne.n	80034aa <ExtractDeviatingPixels+0x7a>
        {
            mlx90640->brokenPixels[brokenPixCnt] = pixCnt;
 8003494:	8aba      	ldrh	r2, [r7, #20]
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	f602 1234 	addw	r2, r2, #2356	; 0x934
 800349c:	8af9      	ldrh	r1, [r7, #22]
 800349e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            brokenPixCnt = brokenPixCnt + 1;
 80034a2:	8abb      	ldrh	r3, [r7, #20]
 80034a4:	3301      	adds	r3, #1
 80034a6:	82bb      	strh	r3, [r7, #20]
 80034a8:	e014      	b.n	80034d4 <ExtractDeviatingPixels+0xa4>
        }    
        else if((eeData[pixCnt+64] & 0x0001) != 0)
 80034aa:	8afb      	ldrh	r3, [r7, #22]
 80034ac:	3340      	adds	r3, #64	; 0x40
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	4413      	add	r3, r2
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00a      	beq.n	80034d4 <ExtractDeviatingPixels+0xa4>
        {
            mlx90640->outlierPixels[outlierPixCnt] = pixCnt;
 80034be:	8a7b      	ldrh	r3, [r7, #18]
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	f603 1338 	addw	r3, r3, #2360	; 0x938
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	4413      	add	r3, r2
 80034ca:	8afa      	ldrh	r2, [r7, #22]
 80034cc:	805a      	strh	r2, [r3, #2]
            outlierPixCnt = outlierPixCnt + 1;
 80034ce:	8a7b      	ldrh	r3, [r7, #18]
 80034d0:	3301      	adds	r3, #1
 80034d2:	827b      	strh	r3, [r7, #18]
        }    
        
        pixCnt = pixCnt + 1;
 80034d4:	8afb      	ldrh	r3, [r7, #22]
 80034d6:	3301      	adds	r3, #1
 80034d8:	82fb      	strh	r3, [r7, #22]
    while (pixCnt < 768 && brokenPixCnt < 5 && outlierPixCnt < 5)
 80034da:	8afb      	ldrh	r3, [r7, #22]
 80034dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034e0:	d205      	bcs.n	80034ee <ExtractDeviatingPixels+0xbe>
 80034e2:	8abb      	ldrh	r3, [r7, #20]
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d802      	bhi.n	80034ee <ExtractDeviatingPixels+0xbe>
 80034e8:	8a7b      	ldrh	r3, [r7, #18]
 80034ea:	2b04      	cmp	r3, #4
 80034ec:	d9ca      	bls.n	8003484 <ExtractDeviatingPixels+0x54>
        
    } 
    
    if(brokenPixCnt > 4)  
 80034ee:	8abb      	ldrh	r3, [r7, #20]
 80034f0:	2b04      	cmp	r3, #4
 80034f2:	d903      	bls.n	80034fc <ExtractDeviatingPixels+0xcc>
    {
        warn = -3;
 80034f4:	f06f 0302 	mvn.w	r3, #2
 80034f8:	60fb      	str	r3, [r7, #12]
 80034fa:	e08f      	b.n	800361c <ExtractDeviatingPixels+0x1ec>
    }         
    else if(outlierPixCnt > 4)  
 80034fc:	8a7b      	ldrh	r3, [r7, #18]
 80034fe:	2b04      	cmp	r3, #4
 8003500:	d903      	bls.n	800350a <ExtractDeviatingPixels+0xda>
    {
        warn = -4;
 8003502:	f06f 0303 	mvn.w	r3, #3
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	e088      	b.n	800361c <ExtractDeviatingPixels+0x1ec>
    }
    else if((brokenPixCnt + outlierPixCnt) > 4)  
 800350a:	8aba      	ldrh	r2, [r7, #20]
 800350c:	8a7b      	ldrh	r3, [r7, #18]
 800350e:	4413      	add	r3, r2
 8003510:	2b04      	cmp	r3, #4
 8003512:	dd03      	ble.n	800351c <ExtractDeviatingPixels+0xec>
    {
        warn = -5;
 8003514:	f06f 0304 	mvn.w	r3, #4
 8003518:	60fb      	str	r3, [r7, #12]
 800351a:	e07f      	b.n	800361c <ExtractDeviatingPixels+0x1ec>
    } 
    else
    {
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 800351c:	2300      	movs	r3, #0
 800351e:	82fb      	strh	r3, [r7, #22]
 8003520:	e022      	b.n	8003568 <ExtractDeviatingPixels+0x138>
        {
            for(i=pixCnt+1; i<brokenPixCnt; i++)
 8003522:	8afb      	ldrh	r3, [r7, #22]
 8003524:	3301      	adds	r3, #1
 8003526:	60bb      	str	r3, [r7, #8]
 8003528:	e017      	b.n	800355a <ExtractDeviatingPixels+0x12a>
            {
                warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->brokenPixels[i]);
 800352a:	8afa      	ldrh	r2, [r7, #22]
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	f602 1234 	addw	r2, r2, #2356	; 0x934
 8003532:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	68ba      	ldr	r2, [r7, #8]
 800353a:	f602 1234 	addw	r2, r2, #2356	; 0x934
 800353e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003542:	4619      	mov	r1, r3
 8003544:	f000 f86f 	bl	8003626 <CheckAdjacentPixels>
 8003548:	60f8      	str	r0, [r7, #12]
                if(warn != 0)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <ExtractDeviatingPixels+0x124>
                {
                    return warn;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	e064      	b.n	800361e <ExtractDeviatingPixels+0x1ee>
            for(i=pixCnt+1; i<brokenPixCnt; i++)
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	3301      	adds	r3, #1
 8003558:	60bb      	str	r3, [r7, #8]
 800355a:	8abb      	ldrh	r3, [r7, #20]
 800355c:	68ba      	ldr	r2, [r7, #8]
 800355e:	429a      	cmp	r2, r3
 8003560:	dbe3      	blt.n	800352a <ExtractDeviatingPixels+0xfa>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8003562:	8afb      	ldrh	r3, [r7, #22]
 8003564:	3301      	adds	r3, #1
 8003566:	82fb      	strh	r3, [r7, #22]
 8003568:	8afa      	ldrh	r2, [r7, #22]
 800356a:	8abb      	ldrh	r3, [r7, #20]
 800356c:	429a      	cmp	r2, r3
 800356e:	d3d8      	bcc.n	8003522 <ExtractDeviatingPixels+0xf2>
                }    
            }    
        }
        
        for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
 8003570:	2300      	movs	r3, #0
 8003572:	82fb      	strh	r3, [r7, #22]
 8003574:	e024      	b.n	80035c0 <ExtractDeviatingPixels+0x190>
        {
            for(i=pixCnt+1; i<outlierPixCnt; i++)
 8003576:	8afb      	ldrh	r3, [r7, #22]
 8003578:	3301      	adds	r3, #1
 800357a:	60bb      	str	r3, [r7, #8]
 800357c:	e019      	b.n	80035b2 <ExtractDeviatingPixels+0x182>
            {
                warn = CheckAdjacentPixels(mlx90640->outlierPixels[pixCnt],mlx90640->outlierPixels[i]);
 800357e:	8afb      	ldrh	r3, [r7, #22]
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	4413      	add	r3, r2
 800358a:	8858      	ldrh	r0, [r3, #2]
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	4413      	add	r3, r2
 8003598:	885b      	ldrh	r3, [r3, #2]
 800359a:	4619      	mov	r1, r3
 800359c:	f000 f843 	bl	8003626 <CheckAdjacentPixels>
 80035a0:	60f8      	str	r0, [r7, #12]
                if(warn != 0)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d001      	beq.n	80035ac <ExtractDeviatingPixels+0x17c>
                {
                    return warn;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	e038      	b.n	800361e <ExtractDeviatingPixels+0x1ee>
            for(i=pixCnt+1; i<outlierPixCnt; i++)
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	3301      	adds	r3, #1
 80035b0:	60bb      	str	r3, [r7, #8]
 80035b2:	8a7b      	ldrh	r3, [r7, #18]
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	dbe1      	blt.n	800357e <ExtractDeviatingPixels+0x14e>
        for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
 80035ba:	8afb      	ldrh	r3, [r7, #22]
 80035bc:	3301      	adds	r3, #1
 80035be:	82fb      	strh	r3, [r7, #22]
 80035c0:	8afa      	ldrh	r2, [r7, #22]
 80035c2:	8a7b      	ldrh	r3, [r7, #18]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d3d6      	bcc.n	8003576 <ExtractDeviatingPixels+0x146>
                }    
            }    
        } 
        
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 80035c8:	2300      	movs	r3, #0
 80035ca:	82fb      	strh	r3, [r7, #22]
 80035cc:	e022      	b.n	8003614 <ExtractDeviatingPixels+0x1e4>
        {
            for(i=0; i<outlierPixCnt; i++)
 80035ce:	2300      	movs	r3, #0
 80035d0:	60bb      	str	r3, [r7, #8]
 80035d2:	e018      	b.n	8003606 <ExtractDeviatingPixels+0x1d6>
            {
                warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->outlierPixels[i]);
 80035d4:	8afa      	ldrh	r2, [r7, #22]
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	f602 1234 	addw	r2, r2, #2356	; 0x934
 80035dc:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	f603 1338 	addw	r3, r3, #2360	; 0x938
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	4413      	add	r3, r2
 80035ec:	885b      	ldrh	r3, [r3, #2]
 80035ee:	4619      	mov	r1, r3
 80035f0:	f000 f819 	bl	8003626 <CheckAdjacentPixels>
 80035f4:	60f8      	str	r0, [r7, #12]
                if(warn != 0)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <ExtractDeviatingPixels+0x1d0>
                {
                    return warn;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	e00e      	b.n	800361e <ExtractDeviatingPixels+0x1ee>
            for(i=0; i<outlierPixCnt; i++)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	3301      	adds	r3, #1
 8003604:	60bb      	str	r3, [r7, #8]
 8003606:	8a7b      	ldrh	r3, [r7, #18]
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	429a      	cmp	r2, r3
 800360c:	dbe2      	blt.n	80035d4 <ExtractDeviatingPixels+0x1a4>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 800360e:	8afb      	ldrh	r3, [r7, #22]
 8003610:	3301      	adds	r3, #1
 8003612:	82fb      	strh	r3, [r7, #22]
 8003614:	8afa      	ldrh	r2, [r7, #22]
 8003616:	8abb      	ldrh	r3, [r7, #20]
 8003618:	429a      	cmp	r2, r3
 800361a:	d3d8      	bcc.n	80035ce <ExtractDeviatingPixels+0x19e>
        }    
        
    }    
    
    
    return warn;
 800361c:	68fb      	ldr	r3, [r7, #12]
       
}
 800361e:	4618      	mov	r0, r3
 8003620:	3718      	adds	r7, #24
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <CheckAdjacentPixels>:

//------------------------------------------------------------------------------

 int CheckAdjacentPixels(uint16_t pix1, uint16_t pix2)
 {
 8003626:	b480      	push	{r7}
 8003628:	b085      	sub	sp, #20
 800362a:	af00      	add	r7, sp, #0
 800362c:	4603      	mov	r3, r0
 800362e:	460a      	mov	r2, r1
 8003630:	80fb      	strh	r3, [r7, #6]
 8003632:	4613      	mov	r3, r2
 8003634:	80bb      	strh	r3, [r7, #4]
     int pixPosDif;
     
     pixPosDif = pix1 - pix2;
 8003636:	88fa      	ldrh	r2, [r7, #6]
 8003638:	88bb      	ldrh	r3, [r7, #4]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	60fb      	str	r3, [r7, #12]
     if(pixPosDif > -34 && pixPosDif < -30)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f113 0f21 	cmn.w	r3, #33	; 0x21
 8003644:	db06      	blt.n	8003654 <CheckAdjacentPixels+0x2e>
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f113 0f1e 	cmn.w	r3, #30
 800364c:	da02      	bge.n	8003654 <CheckAdjacentPixels+0x2e>
     {
         return -6;
 800364e:	f06f 0305 	mvn.w	r3, #5
 8003652:	e013      	b.n	800367c <CheckAdjacentPixels+0x56>
     } 
     if(pixPosDif > -2 && pixPosDif < 2)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800365a:	db05      	blt.n	8003668 <CheckAdjacentPixels+0x42>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2b01      	cmp	r3, #1
 8003660:	dc02      	bgt.n	8003668 <CheckAdjacentPixels+0x42>
     {
         return -6;
 8003662:	f06f 0305 	mvn.w	r3, #5
 8003666:	e009      	b.n	800367c <CheckAdjacentPixels+0x56>
     } 
     if(pixPosDif > 30 && pixPosDif < 34)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2b1e      	cmp	r3, #30
 800366c:	dd05      	ble.n	800367a <CheckAdjacentPixels+0x54>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b21      	cmp	r3, #33	; 0x21
 8003672:	dc02      	bgt.n	800367a <CheckAdjacentPixels+0x54>
     {
         return -6;
 8003674:	f06f 0305 	mvn.w	r3, #5
 8003678:	e000      	b.n	800367c <CheckAdjacentPixels+0x56>
     }
     
     return 0;    
 800367a:	2300      	movs	r3, #0
 }
 800367c:	4618      	mov	r0, r3
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <GetMedian>:
 
//------------------------------------------------------------------------------
 
float GetMedian(float *values, int n)
 {
 8003688:	b480      	push	{r7}
 800368a:	b087      	sub	sp, #28
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
    float temp;
    
    for(int i=0; i<n-1; i++)
 8003692:	2300      	movs	r3, #0
 8003694:	617b      	str	r3, [r7, #20]
 8003696:	e034      	b.n	8003702 <GetMedian+0x7a>
    {
        for(int j=i+1; j<n; j++)
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	3301      	adds	r3, #1
 800369c:	613b      	str	r3, [r7, #16]
 800369e:	e029      	b.n	80036f4 <GetMedian+0x6c>
        {
            if(values[j] < values[i]) 
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	4413      	add	r3, r2
 80036a8:	ed93 7a00 	vldr	s14, [r3]
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	4413      	add	r3, r2
 80036b4:	edd3 7a00 	vldr	s15, [r3]
 80036b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c0:	d515      	bpl.n	80036ee <GetMedian+0x66>
            {                
                temp = values[i];
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	4413      	add	r3, r2
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	60fb      	str	r3, [r7, #12]
                values[i] = values[j];
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	441a      	add	r2, r3
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	440b      	add	r3, r1
 80036de:	6812      	ldr	r2, [r2, #0]
 80036e0:	601a      	str	r2, [r3, #0]
                values[j] = temp;
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	4413      	add	r3, r2
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	601a      	str	r2, [r3, #0]
        for(int j=i+1; j<n; j++)
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	3301      	adds	r3, #1
 80036f2:	613b      	str	r3, [r7, #16]
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	dbd1      	blt.n	80036a0 <GetMedian+0x18>
    for(int i=0; i<n-1; i++)
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	3301      	adds	r3, #1
 8003700:	617b      	str	r3, [r7, #20]
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	3b01      	subs	r3, #1
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	429a      	cmp	r2, r3
 800370a:	dbc5      	blt.n	8003698 <GetMedian+0x10>
            }
        }
    }
    
    if(n%2==0) 
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	2b00      	cmp	r3, #0
 8003714:	d11e      	bne.n	8003754 <GetMedian+0xcc>
    {
        return ((values[n/2] + values[n/2 - 1]) / 2.0f);
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	da00      	bge.n	800371e <GetMedian+0x96>
 800371c:	3301      	adds	r3, #1
 800371e:	105b      	asrs	r3, r3, #1
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	4413      	add	r3, r2
 8003726:	ed93 7a00 	vldr	s14, [r3]
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	2b00      	cmp	r3, #0
 800372e:	da00      	bge.n	8003732 <GetMedian+0xaa>
 8003730:	3301      	adds	r3, #1
 8003732:	105b      	asrs	r3, r3, #1
 8003734:	461a      	mov	r2, r3
 8003736:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800373a:	4413      	add	r3, r2
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	4413      	add	r3, r2
 8003742:	edd3 7a00 	vldr	s15, [r3]
 8003746:	ee37 7a27 	vadd.f32	s14, s14, s15
 800374a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800374e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003752:	e009      	b.n	8003768 <GetMedian+0xe0>
        
    } 
    else 
    {
        return values[n/2];
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	2b00      	cmp	r3, #0
 8003758:	da00      	bge.n	800375c <GetMedian+0xd4>
 800375a:	3301      	adds	r3, #1
 800375c:	105b      	asrs	r3, r3, #1
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	4413      	add	r3, r2
 8003764:	edd3 7a00 	vldr	s15, [r3]
    }
    
 }           
 8003768:	eeb0 0a67 	vmov.f32	s0, s15
 800376c:	371c      	adds	r7, #28
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr

08003776 <IsPixelBad>:

//------------------------------------------------------------------------------

int IsPixelBad(uint16_t pixel,paramsMLX90640 *params)
{
 8003776:	b480      	push	{r7}
 8003778:	b085      	sub	sp, #20
 800377a:	af00      	add	r7, sp, #0
 800377c:	4603      	mov	r3, r0
 800377e:	6039      	str	r1, [r7, #0]
 8003780:	80fb      	strh	r3, [r7, #6]
    for(int i=0; i<5; i++)
 8003782:	2300      	movs	r3, #0
 8003784:	60fb      	str	r3, [r7, #12]
 8003786:	e017      	b.n	80037b8 <IsPixelBad+0x42>
    {
        if(pixel == params->outlierPixels[i] || pixel == params->brokenPixels[i])
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	4413      	add	r3, r2
 8003794:	885b      	ldrh	r3, [r3, #2]
 8003796:	88fa      	ldrh	r2, [r7, #6]
 8003798:	429a      	cmp	r2, r3
 800379a:	d008      	beq.n	80037ae <IsPixelBad+0x38>
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	f602 1234 	addw	r2, r2, #2356	; 0x934
 80037a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80037a8:	88fa      	ldrh	r2, [r7, #6]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d101      	bne.n	80037b2 <IsPixelBad+0x3c>
        {
            return 1;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e006      	b.n	80037c0 <IsPixelBad+0x4a>
    for(int i=0; i<5; i++)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	3301      	adds	r3, #1
 80037b6:	60fb      	str	r3, [r7, #12]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	dde4      	ble.n	8003788 <IsPixelBad+0x12>
        }    
    }   
    
    return 0;     
 80037be:	2300      	movs	r3, #0
}     
 80037c0:	4618      	mov	r0, r3
 80037c2:	3714      	adds	r7, #20
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <MLX90640_I2CRead>:
	MX_I2C1_Init();
}


int MLX90640_I2CRead(uint8_t slaveAddr, uint16_t startAddress, uint16_t nMemAddressRead, uint16_t *data)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b08c      	sub	sp, #48	; 0x30
 80037d0:	af04      	add	r7, sp, #16
 80037d2:	607b      	str	r3, [r7, #4]
 80037d4:	4603      	mov	r3, r0
 80037d6:	73fb      	strb	r3, [r7, #15]
 80037d8:	460b      	mov	r3, r1
 80037da:	81bb      	strh	r3, [r7, #12]
 80037dc:	4613      	mov	r3, r2
 80037de:	817b      	strh	r3, [r7, #10]

	uint8_t* p = (uint8_t*) data;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	61bb      	str	r3, [r7, #24]

	int ack = 0;                               
 80037e4:	2300      	movs	r3, #0
 80037e6:	617b      	str	r3, [r7, #20]
	int cnt = 0;
 80037e8:	2300      	movs	r3, #0
 80037ea:	61fb      	str	r3, [r7, #28]
	
	ack = HAL_I2C_Mem_Read(&hi2c1, (slaveAddr<<1), startAddress, I2C_MEMADD_SIZE_16BIT, p, nMemAddressRead*2, 500);
 80037ec:	7bfb      	ldrb	r3, [r7, #15]
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	b299      	uxth	r1, r3
 80037f4:	897b      	ldrh	r3, [r7, #10]
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	89ba      	ldrh	r2, [r7, #12]
 80037fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003800:	9002      	str	r0, [sp, #8]
 8003802:	9301      	str	r3, [sp, #4]
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	9300      	str	r3, [sp, #0]
 8003808:	2302      	movs	r3, #2
 800380a:	4817      	ldr	r0, [pc, #92]	; (8003868 <MLX90640_I2CRead+0x9c>)
 800380c:	f001 fc10 	bl	8005030 <HAL_I2C_Mem_Read>
 8003810:	4603      	mov	r3, r0
 8003812:	617b      	str	r3, [r7, #20]

	if (ack != HAL_OK)
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d002      	beq.n	8003820 <MLX90640_I2CRead+0x54>
	{
			return -1;
 800381a:	f04f 33ff 	mov.w	r3, #4294967295
 800381e:	e01f      	b.n	8003860 <MLX90640_I2CRead+0x94>
	}
	

	for(cnt=0; cnt < nMemAddressRead*2; cnt+=2) {
 8003820:	2300      	movs	r3, #0
 8003822:	61fb      	str	r3, [r7, #28]
 8003824:	e016      	b.n	8003854 <MLX90640_I2CRead+0x88>
		uint8_t tempBuffer = p[cnt+1];
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	3301      	adds	r3, #1
 800382a:	69ba      	ldr	r2, [r7, #24]
 800382c:	4413      	add	r3, r2
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	74fb      	strb	r3, [r7, #19]
		p[cnt+1] = p[cnt];
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	441a      	add	r2, r3
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	3301      	adds	r3, #1
 800383c:	69b9      	ldr	r1, [r7, #24]
 800383e:	440b      	add	r3, r1
 8003840:	7812      	ldrb	r2, [r2, #0]
 8003842:	701a      	strb	r2, [r3, #0]
		p[cnt] = tempBuffer;
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4413      	add	r3, r2
 800384a:	7cfa      	ldrb	r2, [r7, #19]
 800384c:	701a      	strb	r2, [r3, #0]
	for(cnt=0; cnt < nMemAddressRead*2; cnt+=2) {
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	3302      	adds	r3, #2
 8003852:	61fb      	str	r3, [r7, #28]
 8003854:	897b      	ldrh	r3, [r7, #10]
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	69fa      	ldr	r2, [r7, #28]
 800385a:	429a      	cmp	r2, r3
 800385c:	dbe3      	blt.n	8003826 <MLX90640_I2CRead+0x5a>
	}

	return 0;   
 800385e:	2300      	movs	r3, #0
} 
 8003860:	4618      	mov	r0, r3
 8003862:	3720      	adds	r7, #32
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	20001d44 	.word	0x20001d44

0800386c <MLX90640_I2CWrite>:


int MLX90640_I2CWrite(uint8_t slaveAddr, uint16_t writeAddress, uint16_t data)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af04      	add	r7, sp, #16
 8003872:	4603      	mov	r3, r0
 8003874:	71fb      	strb	r3, [r7, #7]
 8003876:	460b      	mov	r3, r1
 8003878:	80bb      	strh	r3, [r7, #4]
 800387a:	4613      	mov	r3, r2
 800387c:	807b      	strh	r3, [r7, #2]

	uint8_t sa;
	int ack = 0;
 800387e:	2300      	movs	r3, #0
 8003880:	60fb      	str	r3, [r7, #12]
	uint8_t cmd[2];
	static uint16_t dataCheck;

	sa = (slaveAddr << 1);
 8003882:	79fb      	ldrb	r3, [r7, #7]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	72fb      	strb	r3, [r7, #11]

	cmd[0] = data >> 8;
 8003888:	887b      	ldrh	r3, [r7, #2]
 800388a:	0a1b      	lsrs	r3, r3, #8
 800388c:	b29b      	uxth	r3, r3
 800388e:	b2db      	uxtb	r3, r3
 8003890:	723b      	strb	r3, [r7, #8]
	cmd[1] = data & 0x00FF;
 8003892:	887b      	ldrh	r3, [r7, #2]
 8003894:	b2db      	uxtb	r3, r3
 8003896:	727b      	strb	r3, [r7, #9]


	ack = HAL_I2C_Mem_Write(&hi2c1, sa, writeAddress, I2C_MEMADD_SIZE_16BIT, cmd, sizeof(cmd), 500);
 8003898:	7afb      	ldrb	r3, [r7, #11]
 800389a:	b299      	uxth	r1, r3
 800389c:	88ba      	ldrh	r2, [r7, #4]
 800389e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80038a2:	9302      	str	r3, [sp, #8]
 80038a4:	2302      	movs	r3, #2
 80038a6:	9301      	str	r3, [sp, #4]
 80038a8:	f107 0308 	add.w	r3, r7, #8
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	2302      	movs	r3, #2
 80038b0:	480e      	ldr	r0, [pc, #56]	; (80038ec <MLX90640_I2CWrite+0x80>)
 80038b2:	f001 faa9 	bl	8004e08 <HAL_I2C_Mem_Write>
 80038b6:	4603      	mov	r3, r0
 80038b8:	60fb      	str	r3, [r7, #12]

	if (ack != HAL_OK)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d002      	beq.n	80038c6 <MLX90640_I2CWrite+0x5a>
	{
			return -1;
 80038c0:	f04f 33ff 	mov.w	r3, #4294967295
 80038c4:	e00e      	b.n	80038e4 <MLX90640_I2CWrite+0x78>
	}         
	
	MLX90640_I2CRead(slaveAddr,writeAddress,1, &dataCheck);
 80038c6:	88b9      	ldrh	r1, [r7, #4]
 80038c8:	79f8      	ldrb	r0, [r7, #7]
 80038ca:	4b09      	ldr	r3, [pc, #36]	; (80038f0 <MLX90640_I2CWrite+0x84>)
 80038cc:	2201      	movs	r2, #1
 80038ce:	f7ff ff7d 	bl	80037cc <MLX90640_I2CRead>
	
	if ( dataCheck != data)
 80038d2:	4b07      	ldr	r3, [pc, #28]	; (80038f0 <MLX90640_I2CWrite+0x84>)
 80038d4:	881b      	ldrh	r3, [r3, #0]
 80038d6:	887a      	ldrh	r2, [r7, #2]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d002      	beq.n	80038e2 <MLX90640_I2CWrite+0x76>
	{
			return -2;
 80038dc:	f06f 0301 	mvn.w	r3, #1
 80038e0:	e000      	b.n	80038e4 <MLX90640_I2CWrite+0x78>
	}    
	
	return 0;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3710      	adds	r7, #16
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	20001d44 	.word	0x20001d44
 80038f0:	20001d1c 	.word	0x20001d1c

080038f4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80038f8:	4b0d      	ldr	r3, [pc, #52]	; (8003930 <MX_CRC_Init+0x3c>)
 80038fa:	4a0e      	ldr	r2, [pc, #56]	; (8003934 <MX_CRC_Init+0x40>)
 80038fc:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80038fe:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <MX_CRC_Init+0x3c>)
 8003900:	2200      	movs	r2, #0
 8003902:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8003904:	4b0a      	ldr	r3, [pc, #40]	; (8003930 <MX_CRC_Init+0x3c>)
 8003906:	2200      	movs	r2, #0
 8003908:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800390a:	4b09      	ldr	r3, [pc, #36]	; (8003930 <MX_CRC_Init+0x3c>)
 800390c:	2200      	movs	r2, #0
 800390e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8003910:	4b07      	ldr	r3, [pc, #28]	; (8003930 <MX_CRC_Init+0x3c>)
 8003912:	2200      	movs	r2, #0
 8003914:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8003916:	4b06      	ldr	r3, [pc, #24]	; (8003930 <MX_CRC_Init+0x3c>)
 8003918:	2201      	movs	r2, #1
 800391a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800391c:	4804      	ldr	r0, [pc, #16]	; (8003930 <MX_CRC_Init+0x3c>)
 800391e:	f000 ff33 	bl	8004788 <HAL_CRC_Init>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8003928:	f000 fc96 	bl	8004258 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800392c:	bf00      	nop
 800392e:	bd80      	pop	{r7, pc}
 8003930:	20001d20 	.word	0x20001d20
 8003934:	40023000 	.word	0x40023000

08003938 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8003938:	b480      	push	{r7}
 800393a:	b085      	sub	sp, #20
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a0a      	ldr	r2, [pc, #40]	; (8003970 <HAL_CRC_MspInit+0x38>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d10b      	bne.n	8003962 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800394a:	4b0a      	ldr	r3, [pc, #40]	; (8003974 <HAL_CRC_MspInit+0x3c>)
 800394c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394e:	4a09      	ldr	r2, [pc, #36]	; (8003974 <HAL_CRC_MspInit+0x3c>)
 8003950:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003954:	6313      	str	r3, [r2, #48]	; 0x30
 8003956:	4b07      	ldr	r3, [pc, #28]	; (8003974 <HAL_CRC_MspInit+0x3c>)
 8003958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800395e:	60fb      	str	r3, [r7, #12]
 8003960:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8003962:	bf00      	nop
 8003964:	3714      	adds	r7, #20
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	40023000 	.word	0x40023000
 8003974:	40023800 	.word	0x40023800

08003978 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b088      	sub	sp, #32
 800397c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800397e:	f107 030c 	add.w	r3, r7, #12
 8003982:	2200      	movs	r2, #0
 8003984:	601a      	str	r2, [r3, #0]
 8003986:	605a      	str	r2, [r3, #4]
 8003988:	609a      	str	r2, [r3, #8]
 800398a:	60da      	str	r2, [r3, #12]
 800398c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800398e:	4b1e      	ldr	r3, [pc, #120]	; (8003a08 <MX_GPIO_Init+0x90>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	4a1d      	ldr	r2, [pc, #116]	; (8003a08 <MX_GPIO_Init+0x90>)
 8003994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003998:	6313      	str	r3, [r2, #48]	; 0x30
 800399a:	4b1b      	ldr	r3, [pc, #108]	; (8003a08 <MX_GPIO_Init+0x90>)
 800399c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a2:	60bb      	str	r3, [r7, #8]
 80039a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80039a6:	4b18      	ldr	r3, [pc, #96]	; (8003a08 <MX_GPIO_Init+0x90>)
 80039a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039aa:	4a17      	ldr	r2, [pc, #92]	; (8003a08 <MX_GPIO_Init+0x90>)
 80039ac:	f043 0302 	orr.w	r3, r3, #2
 80039b0:	6313      	str	r3, [r2, #48]	; 0x30
 80039b2:	4b15      	ldr	r3, [pc, #84]	; (8003a08 <MX_GPIO_Init+0x90>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	607b      	str	r3, [r7, #4]
 80039bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80039be:	4b12      	ldr	r3, [pc, #72]	; (8003a08 <MX_GPIO_Init+0x90>)
 80039c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c2:	4a11      	ldr	r2, [pc, #68]	; (8003a08 <MX_GPIO_Init+0x90>)
 80039c4:	f043 0308 	orr.w	r3, r3, #8
 80039c8:	6313      	str	r3, [r2, #48]	; 0x30
 80039ca:	4b0f      	ldr	r3, [pc, #60]	; (8003a08 <MX_GPIO_Init+0x90>)
 80039cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ce:	f003 0308 	and.w	r3, r3, #8
 80039d2:	603b      	str	r3, [r7, #0]
 80039d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 80039d6:	2200      	movs	r2, #0
 80039d8:	f244 0181 	movw	r1, #16513	; 0x4081
 80039dc:	480b      	ldr	r0, [pc, #44]	; (8003a0c <MX_GPIO_Init+0x94>)
 80039de:	f001 f969 	bl	8004cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 80039e2:	f244 0381 	movw	r3, #16513	; 0x4081
 80039e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039e8:	2301      	movs	r3, #1
 80039ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ec:	2300      	movs	r3, #0
 80039ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039f0:	2300      	movs	r3, #0
 80039f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039f4:	f107 030c 	add.w	r3, r7, #12
 80039f8:	4619      	mov	r1, r3
 80039fa:	4804      	ldr	r0, [pc, #16]	; (8003a0c <MX_GPIO_Init+0x94>)
 80039fc:	f000 ffae 	bl	800495c <HAL_GPIO_Init>

}
 8003a00:	bf00      	nop
 8003a02:	3720      	adds	r7, #32
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	40020400 	.word	0x40020400

08003a10 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003a14:	4b1b      	ldr	r3, [pc, #108]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a16:	4a1c      	ldr	r2, [pc, #112]	; (8003a88 <MX_I2C1_Init+0x78>)
 8003a18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 8003a1a:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a1c:	4a1b      	ldr	r2, [pc, #108]	; (8003a8c <MX_I2C1_Init+0x7c>)
 8003a1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003a20:	4b18      	ldr	r3, [pc, #96]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003a26:	4b17      	ldr	r3, [pc, #92]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a28:	2201      	movs	r2, #1
 8003a2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003a2c:	4b15      	ldr	r3, [pc, #84]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003a32:	4b14      	ldr	r3, [pc, #80]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003a38:	4b12      	ldr	r3, [pc, #72]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003a3e:	4b11      	ldr	r3, [pc, #68]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003a44:	4b0f      	ldr	r3, [pc, #60]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003a4a:	480e      	ldr	r0, [pc, #56]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a4c:	f001 f94c 	bl	8004ce8 <HAL_I2C_Init>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003a56:	f000 fbff 	bl	8004258 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003a5a:	2100      	movs	r1, #0
 8003a5c:	4809      	ldr	r0, [pc, #36]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a5e:	f001 fe9b 	bl	8005798 <HAL_I2CEx_ConfigAnalogFilter>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003a68:	f000 fbf6 	bl	8004258 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	4805      	ldr	r0, [pc, #20]	; (8003a84 <MX_I2C1_Init+0x74>)
 8003a70:	f001 fedd 	bl	800582e <HAL_I2CEx_ConfigDigitalFilter>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003a7a:	f000 fbed 	bl	8004258 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003a7e:	bf00      	nop
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	20001d44 	.word	0x20001d44
 8003a88:	40005400 	.word	0x40005400
 8003a8c:	6000030d 	.word	0x6000030d

08003a90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b0ae      	sub	sp, #184	; 0xb8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a98:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	605a      	str	r2, [r3, #4]
 8003aa2:	609a      	str	r2, [r3, #8]
 8003aa4:	60da      	str	r2, [r3, #12]
 8003aa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003aa8:	f107 0314 	add.w	r3, r7, #20
 8003aac:	2290      	movs	r2, #144	; 0x90
 8003aae:	2100      	movs	r1, #0
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f007 ff2a 	bl	800b90a <memset>
  if(i2cHandle->Instance==I2C1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a22      	ldr	r2, [pc, #136]	; (8003b44 <HAL_I2C_MspInit+0xb4>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d13c      	bne.n	8003b3a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003ac0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ac4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003aca:	f107 0314 	add.w	r3, r7, #20
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f002 fc1e 	bl	8006310 <HAL_RCCEx_PeriphCLKConfig>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003ada:	f000 fbbd 	bl	8004258 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ade:	4b1a      	ldr	r3, [pc, #104]	; (8003b48 <HAL_I2C_MspInit+0xb8>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae2:	4a19      	ldr	r2, [pc, #100]	; (8003b48 <HAL_I2C_MspInit+0xb8>)
 8003ae4:	f043 0302 	orr.w	r3, r3, #2
 8003ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8003aea:	4b17      	ldr	r3, [pc, #92]	; (8003b48 <HAL_I2C_MspInit+0xb8>)
 8003aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003af6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003afa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003afe:	2312      	movs	r3, #18
 8003b00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b04:	2300      	movs	r3, #0
 8003b06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b10:	2304      	movs	r3, #4
 8003b12:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b16:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	480b      	ldr	r0, [pc, #44]	; (8003b4c <HAL_I2C_MspInit+0xbc>)
 8003b1e:	f000 ff1d 	bl	800495c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b22:	4b09      	ldr	r3, [pc, #36]	; (8003b48 <HAL_I2C_MspInit+0xb8>)
 8003b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b26:	4a08      	ldr	r2, [pc, #32]	; (8003b48 <HAL_I2C_MspInit+0xb8>)
 8003b28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b2e:	4b06      	ldr	r3, [pc, #24]	; (8003b48 <HAL_I2C_MspInit+0xb8>)
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b36:	60fb      	str	r3, [r7, #12]
 8003b38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003b3a:	bf00      	nop
 8003b3c:	37b8      	adds	r7, #184	; 0xb8
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	40005400 	.word	0x40005400
 8003b48:	40023800 	.word	0x40023800
 8003b4c:	40020400 	.word	0x40020400

08003b50 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003b54:	f3bf 8f4f 	dsb	sy
}
 8003b58:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003b5a:	f3bf 8f6f 	isb	sy
}
 8003b5e:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8003b60:	4b0d      	ldr	r3, [pc, #52]	; (8003b98 <SCB_EnableICache+0x48>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003b68:	f3bf 8f4f 	dsb	sy
}
 8003b6c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003b6e:	f3bf 8f6f 	isb	sy
}
 8003b72:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8003b74:	4b08      	ldr	r3, [pc, #32]	; (8003b98 <SCB_EnableICache+0x48>)
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	4a07      	ldr	r2, [pc, #28]	; (8003b98 <SCB_EnableICache+0x48>)
 8003b7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b7e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003b80:	f3bf 8f4f 	dsb	sy
}
 8003b84:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003b86:	f3bf 8f6f 	isb	sy
}
 8003b8a:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8003b8c:	bf00      	nop
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	e000ed00 	.word	0xe000ed00

08003b9c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8003ba2:	4b1f      	ldr	r3, [pc, #124]	; (8003c20 <SCB_EnableDCache+0x84>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003baa:	f3bf 8f4f 	dsb	sy
}
 8003bae:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8003bb0:	4b1b      	ldr	r3, [pc, #108]	; (8003c20 <SCB_EnableDCache+0x84>)
 8003bb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bb6:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	0b5b      	lsrs	r3, r3, #13
 8003bbc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003bc0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	08db      	lsrs	r3, r3, #3
 8003bc6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bca:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	015a      	lsls	r2, r3, #5
 8003bd0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8003bd4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8003bd6:	68ba      	ldr	r2, [r7, #8]
 8003bd8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003bda:	4911      	ldr	r1, [pc, #68]	; (8003c20 <SCB_EnableDCache+0x84>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	1e5a      	subs	r2, r3, #1
 8003be6:	60ba      	str	r2, [r7, #8]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1ef      	bne.n	8003bcc <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	1e5a      	subs	r2, r3, #1
 8003bf0:	60fa      	str	r2, [r7, #12]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1e5      	bne.n	8003bc2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8003bf6:	f3bf 8f4f 	dsb	sy
}
 8003bfa:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8003bfc:	4b08      	ldr	r3, [pc, #32]	; (8003c20 <SCB_EnableDCache+0x84>)
 8003bfe:	695b      	ldr	r3, [r3, #20]
 8003c00:	4a07      	ldr	r2, [pc, #28]	; (8003c20 <SCB_EnableDCache+0x84>)
 8003c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c06:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003c08:	f3bf 8f4f 	dsb	sy
}
 8003c0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003c0e:	f3bf 8f6f 	isb	sy
}
 8003c12:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8003c14:	bf00      	nop
 8003c16:	3714      	adds	r7, #20
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr
 8003c20:	e000ed00 	.word	0xe000ed00

08003c24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	f5ad 3d82 	sub.w	sp, sp, #66560	; 0x10400
 8003c2a:	b0d6      	sub	sp, #344	; 0x158
 8003c2c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
/* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8003c2e:	f7ff ff8f 	bl	8003b50 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8003c32:	f7ff ffb3 	bl	8003b9c <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c36:	f000 fc64 	bl	8004502 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c3a:	f000 f901 	bl	8003e40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c3e:	f7ff fe9b 	bl	8003978 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003c42:	f7ff fee5 	bl	8003a10 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8003c46:	f000 fba3 	bl	8004390 <MX_USART3_UART_Init>
  MX_CRC_Init();
 8003c4a:	f7ff fe53 	bl	80038f4 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */


  MLX90640_SetRefreshRate(MLX90640_ADDR, RefreshRate);
 8003c4e:	2104      	movs	r1, #4
 8003c50:	2033      	movs	r0, #51	; 0x33
 8003c52:	f7fc fda8 	bl	80007a6 <MLX90640_SetRefreshRate>
  MLX90640_SetChessMode(MLX90640_ADDR);
 8003c56:	2033      	movs	r0, #51	; 0x33
 8003c58:	f7fc fdd4 	bl	8000804 <MLX90640_SetChessMode>

  status = MLX90640_DumpEE(MLX90640_ADDR, eeMLX90640);
 8003c5c:	4967      	ldr	r1, [pc, #412]	; (8003dfc <main+0x1d8>)
 8003c5e:	2033      	movs	r0, #51	; 0x33
 8003c60:	f7fc fcc4 	bl	80005ec <MLX90640_DumpEE>
 8003c64:	4603      	mov	r3, r0
 8003c66:	4a66      	ldr	r2, [pc, #408]	; (8003e00 <main+0x1dc>)
 8003c68:	6013      	str	r3, [r2, #0]
  if (status != 0) printf("\r\nload system parameters error with code:%d\r\n",status);
 8003c6a:	4b65      	ldr	r3, [pc, #404]	; (8003e00 <main+0x1dc>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d005      	beq.n	8003c7e <main+0x5a>
 8003c72:	4b63      	ldr	r3, [pc, #396]	; (8003e00 <main+0x1dc>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4619      	mov	r1, r3
 8003c78:	4862      	ldr	r0, [pc, #392]	; (8003e04 <main+0x1e0>)
 8003c7a:	f007 fdf1 	bl	800b860 <iprintf>
  status = MLX90640_ExtractParameters(eeMLX90640, &mlx90640);
 8003c7e:	4962      	ldr	r1, [pc, #392]	; (8003e08 <main+0x1e4>)
 8003c80:	485e      	ldr	r0, [pc, #376]	; (8003dfc <main+0x1d8>)
 8003c82:	f7fc fd4b 	bl	800071c <MLX90640_ExtractParameters>
 8003c86:	4603      	mov	r3, r0
 8003c88:	4a5d      	ldr	r2, [pc, #372]	; (8003e00 <main+0x1dc>)
 8003c8a:	6013      	str	r3, [r2, #0]
  if (status != 0) printf("\r\nParameter extraction failed with error code:%d\r\n",status);
 8003c8c:	4b5c      	ldr	r3, [pc, #368]	; (8003e00 <main+0x1dc>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d005      	beq.n	8003ca0 <main+0x7c>
 8003c94:	4b5a      	ldr	r3, [pc, #360]	; (8003e00 <main+0x1dc>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4619      	mov	r1, r3
 8003c9a:	485c      	ldr	r0, [pc, #368]	; (8003e0c <main+0x1e8>)
 8003c9c:	f007 fde0 	bl	800b860 <iprintf>



  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	2101      	movs	r1, #1
 8003ca4:	485a      	ldr	r0, [pc, #360]	; (8003e10 <main+0x1ec>)
 8003ca6:	f001 f805 	bl	8004cb4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8003caa:	2200      	movs	r2, #0
 8003cac:	2180      	movs	r1, #128	; 0x80
 8003cae:	4858      	ldr	r0, [pc, #352]	; (8003e10 <main+0x1ec>)
 8003cb0:	f001 f800 	bl	8004cb4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003cba:	4855      	ldr	r0, [pc, #340]	; (8003e10 <main+0x1ec>)
 8003cbc:	f000 fffa 	bl	8004cb4 <HAL_GPIO_WritePin>

  AI_ALIGNED(4) ai_u8 activations[AI_MODEL_DATA_ACTIVATIONS_SIZE];
  AI_ALIGNED(4) ai_u8 in_data[AI_MODEL_IN_1_SIZE_BYTES];
  AI_ALIGNED(4) ai_u8 out_data[AI_MODEL_OUT_1_SIZE_BYTES];

  ai_handle model = AI_HANDLE_NULL;
 8003cc0:	f507 63ab 	add.w	r3, r7, #1368	; 0x558
 8003cc4:	f2a3 43e4 	subw	r3, r3, #1252	; 0x4e4
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]

  ai_buffer ai_input[AI_MODEL_IN_NUM];
  ai_buffer ai_output[AI_MODEL_OUT_NUM];

  ai_network_params ai_params = {
		  AI_MODEL_DATA_WEIGHTS(ai_model_data_weights_get()),
 8003ccc:	f004 f812 	bl	8007cf4 <ai_model_data_weights_get>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	f507 63ab 	add.w	r3, r7, #1368	; 0x558
 8003cd6:	f2a3 5354 	subw	r3, r3, #1364	; 0x554
 8003cda:	4611      	mov	r1, r2
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f003 ffd3 	bl	8007c88 <ai_model_data_weights_buffer_get>
		  AI_MODEL_DATA_ACTIVATIONS(activations)
 8003ce2:	f507 63ab 	add.w	r3, r7, #1368	; 0x558
 8003ce6:	f2a3 5354 	subw	r3, r3, #1364	; 0x554
 8003cea:	f103 021c 	add.w	r2, r3, #28
 8003cee:	4b49      	ldr	r3, [pc, #292]	; (8003e14 <main+0x1f0>)
 8003cf0:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8003cf4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8003cf8:	443b      	add	r3, r7
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	4610      	mov	r0, r2
 8003cfe:	f003 ff8f 	bl	8007c20 <ai_model_data_activations_buffer_get>
  //ai_input[0].n_batches = 1;

  //ai_output[0].data = AI_HANDLE_PTR(out_data);
  //ai_output[0].n_batches = 1;

  ai_err = ai_model_create(&model, AI_MODEL_DATA_CONFIG);
 8003d02:	4b45      	ldr	r3, [pc, #276]	; (8003e18 <main+0x1f4>)
 8003d04:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8003d08:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8003d0c:	443b      	add	r3, r7
 8003d0e:	2100      	movs	r1, #0
 8003d10:	4618      	mov	r0, r3
 8003d12:	f003 ff23 	bl	8007b5c <ai_model_create>
 8003d16:	4603      	mov	r3, r0
 8003d18:	4a40      	ldr	r2, [pc, #256]	; (8003e1c <main+0x1f8>)
 8003d1a:	443a      	add	r2, r7
 8003d1c:	6013      	str	r3, [r2, #0]
  if(ai_err.type != AI_ERROR_NONE) while(1);
 8003d1e:	4b3f      	ldr	r3, [pc, #252]	; (8003e1c <main+0x1f8>)
 8003d20:	443b      	add	r3, r7
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d000      	beq.n	8003d2a <main+0x106>
 8003d28:	e7fe      	b.n	8003d28 <main+0x104>
  if(!ai_model_init(model, &ai_params)) while(1);
 8003d2a:	f507 63ab 	add.w	r3, r7, #1368	; 0x558
 8003d2e:	f2a3 43e4 	subw	r3, r3, #1252	; 0x4e4
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	4b3a      	ldr	r3, [pc, #232]	; (8003e20 <main+0x1fc>)
 8003d36:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8003d3a:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8003d3e:	443b      	add	r3, r7
 8003d40:	4619      	mov	r1, r3
 8003d42:	4610      	mov	r0, r2
 8003d44:	f003 ff20 	bl	8007b88 <ai_model_init>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	f083 0301 	eor.w	r3, r3, #1
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d000      	beq.n	8003d56 <main+0x132>
 8003d54:	e7fe      	b.n	8003d54 <main+0x130>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  getFrame(frameBuffer);
 8003d56:	f64f 134c 	movw	r3, #63820	; 0xf94c
 8003d5a:	443b      	add	r3, r7
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 f963 	bl	8004028 <getFrame>
	  captureAndPreprocessFrame(frameBuffer, preprocessedFrame);
 8003d62:	4b30      	ldr	r3, [pc, #192]	; (8003e24 <main+0x200>)
 8003d64:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8003d68:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8003d6c:	443b      	add	r3, r7
 8003d6e:	f64f 124c 	movw	r2, #63820	; 0xf94c
 8003d72:	443a      	add	r2, r7
 8003d74:	4619      	mov	r1, r3
 8003d76:	4610      	mov	r0, r2
 8003d78:	f000 f8d0 	bl	8003f1c <captureAndPreprocessFrame>

	  memcpy(ai_input[0].data, preprocessedFrame, AI_MODEL_IN_1_SIZE_BYTES);
 8003d7c:	f507 63ab 	add.w	r3, r7, #1368	; 0x558
 8003d80:	f5a3 63a0 	sub.w	r3, r3, #1280	; 0x500
 8003d84:	6858      	ldr	r0, [r3, #4]
 8003d86:	4b27      	ldr	r3, [pc, #156]	; (8003e24 <main+0x200>)
 8003d88:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8003d8c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8003d90:	443b      	add	r3, r7
 8003d92:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8003d96:	4619      	mov	r1, r3
 8003d98:	f007 fe47 	bl	800ba2a <memcpy>

	  ai_i32 nbatch = ai_model_run(model, &ai_input[0], &ai_output[0]);
 8003d9c:	f507 63ab 	add.w	r3, r7, #1368	; 0x558
 8003da0:	f2a3 43e4 	subw	r3, r3, #1252	; 0x4e4
 8003da4:	6818      	ldr	r0, [r3, #0]
 8003da6:	4a20      	ldr	r2, [pc, #128]	; (8003e28 <main+0x204>)
 8003da8:	4b20      	ldr	r3, [pc, #128]	; (8003e2c <main+0x208>)
 8003daa:	4413      	add	r3, r2
 8003dac:	19da      	adds	r2, r3, r7
 8003dae:	4b20      	ldr	r3, [pc, #128]	; (8003e30 <main+0x20c>)
 8003db0:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8003db4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8003db8:	443b      	add	r3, r7
 8003dba:	4619      	mov	r1, r3
 8003dbc:	f003 ff20 	bl	8007c00 <ai_model_run>
 8003dc0:	4b1c      	ldr	r3, [pc, #112]	; (8003e34 <main+0x210>)
 8003dc2:	443b      	add	r3, r7
 8003dc4:	6018      	str	r0, [r3, #0]
	  if (nbatch != 1) return -1;
 8003dc6:	4b1b      	ldr	r3, [pc, #108]	; (8003e34 <main+0x210>)
 8003dc8:	443b      	add	r3, r7
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d002      	beq.n	8003dd6 <main+0x1b2>
 8003dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8003dd4:	e00a      	b.n	8003dec <main+0x1c8>

	  y_val = ((float *)out_data)[0];
 8003dd6:	4b18      	ldr	r3, [pc, #96]	; (8003e38 <main+0x214>)
 8003dd8:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8003ddc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8003de0:	443b      	add	r3, r7
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a15      	ldr	r2, [pc, #84]	; (8003e3c <main+0x218>)
 8003de6:	443a      	add	r2, r7
 8003de8:	6013      	str	r3, [r2, #0]
  {
 8003dea:	e7b4      	b.n	8003d56 <main+0x132>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	f507 3782 	add.w	r7, r7, #66560	; 0x10400
 8003df2:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	20001d98 	.word	0x20001d98
 8003e00:	20002418 	.word	0x20002418
 8003e04:	0800dd60 	.word	0x0800dd60
 8003e08:	2000241c 	.word	0x2000241c
 8003e0c:	0800dd90 	.word	0x0800dd90
 8003e10:	40020400 	.word	0x40020400
 8003e14:	ffff0734 	.word	0xffff0734
 8003e18:	fffefb1c 	.word	0xfffefb1c
 8003e1c:	0001054c 	.word	0x0001054c
 8003e20:	fffefaac 	.word	0xfffefaac
 8003e24:	ffffe7f4 	.word	0xffffe7f4
 8003e28:	fffefae4 	.word	0xfffefae4
 8003e2c:	00010558 	.word	0x00010558
 8003e30:	fffefb00 	.word	0xfffefb00
 8003e34:	00010554 	.word	0x00010554
 8003e38:	fffefb20 	.word	0xfffefb20
 8003e3c:	00010550 	.word	0x00010550

08003e40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b094      	sub	sp, #80	; 0x50
 8003e44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e46:	f107 031c 	add.w	r3, r7, #28
 8003e4a:	2234      	movs	r2, #52	; 0x34
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f007 fd5b 	bl	800b90a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e54:	f107 0308 	add.w	r3, r7, #8
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	605a      	str	r2, [r3, #4]
 8003e5e:	609a      	str	r2, [r3, #8]
 8003e60:	60da      	str	r2, [r3, #12]
 8003e62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e64:	4b2b      	ldr	r3, [pc, #172]	; (8003f14 <SystemClock_Config+0xd4>)
 8003e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e68:	4a2a      	ldr	r2, [pc, #168]	; (8003f14 <SystemClock_Config+0xd4>)
 8003e6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e6e:	6413      	str	r3, [r2, #64]	; 0x40
 8003e70:	4b28      	ldr	r3, [pc, #160]	; (8003f14 <SystemClock_Config+0xd4>)
 8003e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e78:	607b      	str	r3, [r7, #4]
 8003e7a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e7c:	4b26      	ldr	r3, [pc, #152]	; (8003f18 <SystemClock_Config+0xd8>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a25      	ldr	r2, [pc, #148]	; (8003f18 <SystemClock_Config+0xd8>)
 8003e82:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e86:	6013      	str	r3, [r2, #0]
 8003e88:	4b23      	ldr	r3, [pc, #140]	; (8003f18 <SystemClock_Config+0xd8>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003e90:	603b      	str	r3, [r7, #0]
 8003e92:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003e94:	2301      	movs	r3, #1
 8003e96:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003e98:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003e9c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003ea2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ea6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003ea8:	2304      	movs	r3, #4
 8003eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8003eac:	23d8      	movs	r3, #216	; 0xd8
 8003eae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003eb8:	2302      	movs	r3, #2
 8003eba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ebc:	f107 031c 	add.w	r3, r7, #28
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f001 fd51 	bl	8005968 <HAL_RCC_OscConfig>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003ecc:	f000 f9c4 	bl	8004258 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003ed0:	f001 fcfa 	bl	80058c8 <HAL_PWREx_EnableOverDrive>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8003eda:	f000 f9bd 	bl	8004258 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ede:	230f      	movs	r3, #15
 8003ee0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003eea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003eee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003ef0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ef4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003ef6:	f107 0308 	add.w	r3, r7, #8
 8003efa:	2107      	movs	r1, #7
 8003efc:	4618      	mov	r0, r3
 8003efe:	f001 ffe1 	bl	8005ec4 <HAL_RCC_ClockConfig>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8003f08:	f000 f9a6 	bl	8004258 <Error_Handler>
  }
}
 8003f0c:	bf00      	nop
 8003f0e:	3750      	adds	r7, #80	; 0x50
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40023800 	.word	0x40023800
 8003f18:	40007000 	.word	0x40007000

08003f1c <captureAndPreprocessFrame>:

/* USER CODE BEGIN 4 */

void captureAndPreprocessFrame(float *frameBuffer, float *outputBuffer) {
 8003f1c:	b480      	push	{r7}
 8003f1e:	b089      	sub	sp, #36	; 0x24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
    // �????��: frameBuffer?�� ?���??? 캡처?�� ?��?��?�� ?��?��?���??? ?��?��?���??? ?��?��
    float minVal = FLT_MAX, maxVal = -FLT_MAX;
 8003f26:	4b3e      	ldr	r3, [pc, #248]	; (8004020 <captureAndPreprocessFrame+0x104>)
 8003f28:	61fb      	str	r3, [r7, #28]
 8003f2a:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
 8003f2e:	61bb      	str	r3, [r7, #24]

    // 최소/최�? �??? 찾기
    for (int i = 0; i < FRAME_SIZE; i++) {
 8003f30:	2300      	movs	r3, #0
 8003f32:	617b      	str	r3, [r7, #20]
 8003f34:	e028      	b.n	8003f88 <captureAndPreprocessFrame+0x6c>
        if (frameBuffer[i] < minVal) minVal = frameBuffer[i];
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	4413      	add	r3, r2
 8003f3e:	edd3 7a00 	vldr	s15, [r3]
 8003f42:	ed97 7a07 	vldr	s14, [r7, #28]
 8003f46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f4e:	dd05      	ble.n	8003f5c <captureAndPreprocessFrame+0x40>
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	687a      	ldr	r2, [r7, #4]
 8003f56:	4413      	add	r3, r2
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	61fb      	str	r3, [r7, #28]
        if (frameBuffer[i] > maxVal) maxVal = frameBuffer[i];
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	4413      	add	r3, r2
 8003f64:	edd3 7a00 	vldr	s15, [r3]
 8003f68:	ed97 7a06 	vldr	s14, [r7, #24]
 8003f6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f74:	d505      	bpl.n	8003f82 <captureAndPreprocessFrame+0x66>
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	4413      	add	r3, r2
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < FRAME_SIZE; i++) {
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	3301      	adds	r3, #1
 8003f86:	617b      	str	r3, [r7, #20]
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f8e:	dbd2      	blt.n	8003f36 <captureAndPreprocessFrame+0x1a>
    }

    // 0?��?�� 255 ?��?���??? ?��규화
    for (int i = 0; i < FRAME_SIZE; i++) {
 8003f90:	2300      	movs	r3, #0
 8003f92:	613b      	str	r3, [r7, #16]
 8003f94:	e01e      	b.n	8003fd4 <captureAndPreprocessFrame+0xb8>
        outputBuffer[i] = (frameBuffer[i] - minVal) / (maxVal - minVal) * 255.0f;
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	ed93 7a00 	vldr	s14, [r3]
 8003fa2:	edd7 7a07 	vldr	s15, [r7, #28]
 8003fa6:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003faa:	ed97 7a06 	vldr	s14, [r7, #24]
 8003fae:	edd7 7a07 	vldr	s15, [r7, #28]
 8003fb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003fb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	683a      	ldr	r2, [r7, #0]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004024 <captureAndPreprocessFrame+0x108>
 8003fc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fca:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < FRAME_SIZE; i++) {
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	613b      	str	r3, [r7, #16]
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003fda:	dbdc      	blt.n	8003f96 <captureAndPreprocessFrame+0x7a>
    }

    // ?��?�� 0?��?�� 1 ?��?���??? ?��규화
    for (int i = 0; i < FRAME_SIZE; i++) {
 8003fdc:	2300      	movs	r3, #0
 8003fde:	60fb      	str	r3, [r7, #12]
 8003fe0:	e012      	b.n	8004008 <captureAndPreprocessFrame+0xec>
        outputBuffer[i] = outputBuffer[i] / 255.0f;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	683a      	ldr	r2, [r7, #0]
 8003fe8:	4413      	add	r3, r2
 8003fea:	ed93 7a00 	vldr	s14, [r3]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	683a      	ldr	r2, [r7, #0]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8004024 <captureAndPreprocessFrame+0x108>
 8003ffa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ffe:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < FRAME_SIZE; i++) {
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	3301      	adds	r3, #1
 8004006:	60fb      	str	r3, [r7, #12]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800400e:	dbe8      	blt.n	8003fe2 <captureAndPreprocessFrame+0xc6>
    }
}
 8004010:	bf00      	nop
 8004012:	bf00      	nop
 8004014:	3724      	adds	r7, #36	; 0x24
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	7f7fffff 	.word	0x7f7fffff
 8004024:	437f0000 	.word	0x437f0000

08004028 <getFrame>:

void getFrame(float *framebuf) {
 8004028:	b580      	push	{r7, lr}
 800402a:	f6ad 4d38 	subw	sp, sp, #3128	; 0xc38
 800402e:	af00      	add	r7, sp, #0
 8004030:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8004034:	f6a3 4334 	subw	r3, r3, #3124	; 0xc34
 8004038:	6018      	str	r0, [r3, #0]
    static uint16_t mlx90640Frame[834];
    float emissivity = 0.95;
 800403a:	4b7f      	ldr	r3, [pc, #508]	; (8004238 <getFrame+0x210>)
 800403c:	f607 421c 	addw	r2, r7, #3100	; 0xc1c
 8004040:	6013      	str	r3, [r2, #0]
    float tr = 23.15;
 8004042:	4b7e      	ldr	r3, [pc, #504]	; (800423c <getFrame+0x214>)
 8004044:	f607 4218 	addw	r2, r7, #3096	; 0xc18
 8004048:	6013      	str	r3, [r2, #0]
    float mlx90640To[768]; // 32x24 pixels

    for (int i = 0; i < 2; i++) {
 800404a:	2300      	movs	r3, #0
 800404c:	f8c7 3c34 	str.w	r3, [r7, #3124]	; 0xc34
 8004050:	e03f      	b.n	80040d2 <getFrame+0xaa>
        int status = MLX90640_GetFrameData(mlx90640Frame, &mlx90640);
 8004052:	4b7b      	ldr	r3, [pc, #492]	; (8004240 <getFrame+0x218>)
 8004054:	b2db      	uxtb	r3, r3
 8004056:	497b      	ldr	r1, [pc, #492]	; (8004244 <getFrame+0x21c>)
 8004058:	4618      	mov	r0, r3
 800405a:	f7fc fada 	bl	8000612 <MLX90640_GetFrameData>
 800405e:	f8c7 0c0c 	str.w	r0, [r7, #3084]	; 0xc0c
        if (status < 0) {
 8004062:	f8d7 3c0c 	ldr.w	r3, [r7, #3084]	; 0xc0c
 8004066:	2b00      	cmp	r3, #0
 8004068:	da03      	bge.n	8004072 <getFrame+0x4a>
        	printf("status error");
 800406a:	4877      	ldr	r0, [pc, #476]	; (8004248 <getFrame+0x220>)
 800406c:	f007 fbf8 	bl	800b860 <iprintf>
 8004070:	e0dd      	b.n	800422e <getFrame+0x206>
            return;
        }
        // 공기 중에?��?�� ?��?�� 조정
        tr = MLX90640_GetTa(mlx90640Frame, &mlx90640) - OPENAIR_TA_SHIFT;
 8004072:	4974      	ldr	r1, [pc, #464]	; (8004244 <getFrame+0x21c>)
 8004074:	4872      	ldr	r0, [pc, #456]	; (8004240 <getFrame+0x218>)
 8004076:	f7fd f8a5 	bl	80011c4 <MLX90640_GetTa>
 800407a:	eef0 7a40 	vmov.f32	s15, s0
 800407e:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8004082:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004086:	f607 4318 	addw	r3, r7, #3096	; 0xc18
 800408a:	edc3 7a00 	vstr	s15, [r3]
        MLX90640_CalculateTo(mlx90640Frame, &mlx90640, emissivity, tr, mlx90640To);
 800408e:	f107 030c 	add.w	r3, r7, #12
 8004092:	461a      	mov	r2, r3
 8004094:	f607 4318 	addw	r3, r7, #3096	; 0xc18
 8004098:	edd3 0a00 	vldr	s1, [r3]
 800409c:	f607 431c 	addw	r3, r7, #3100	; 0xc1c
 80040a0:	ed93 0a00 	vldr	s0, [r3]
 80040a4:	4967      	ldr	r1, [pc, #412]	; (8004244 <getFrame+0x21c>)
 80040a6:	4866      	ldr	r0, [pc, #408]	; (8004240 <getFrame+0x218>)
 80040a8:	f7fc fbd2 	bl	8000850 <MLX90640_CalculateTo>
        MLX90640_BadPixelsCorrection(mlx90640.brokenPixels, mlx90640To, 1, &mlx90640);
 80040ac:	f107 010c 	add.w	r1, r7, #12
 80040b0:	4b64      	ldr	r3, [pc, #400]	; (8004244 <getFrame+0x21c>)
 80040b2:	2201      	movs	r2, #1
 80040b4:	4865      	ldr	r0, [pc, #404]	; (800424c <getFrame+0x224>)
 80040b6:	f7fd f915 	bl	80012e4 <MLX90640_BadPixelsCorrection>
        MLX90640_BadPixelsCorrection(mlx90640.outlierPixels, mlx90640To, 1, &mlx90640);
 80040ba:	f107 010c 	add.w	r1, r7, #12
 80040be:	4b61      	ldr	r3, [pc, #388]	; (8004244 <getFrame+0x21c>)
 80040c0:	2201      	movs	r2, #1
 80040c2:	4863      	ldr	r0, [pc, #396]	; (8004250 <getFrame+0x228>)
 80040c4:	f7fd f90e 	bl	80012e4 <MLX90640_BadPixelsCorrection>
    for (int i = 0; i < 2; i++) {
 80040c8:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	; 0xc34
 80040cc:	3301      	adds	r3, #1
 80040ce:	f8c7 3c34 	str.w	r3, [r7, #3124]	; 0xc34
 80040d2:	f8d7 3c34 	ldr.w	r3, [r7, #3124]	; 0xc34
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	ddbb      	ble.n	8004052 <getFrame+0x2a>
    }

    float minTemp = FLT_MAX, maxTemp = -FLT_MAX;
 80040da:	4b5e      	ldr	r3, [pc, #376]	; (8004254 <getFrame+0x22c>)
 80040dc:	f507 6243 	add.w	r2, r7, #3120	; 0xc30
 80040e0:	6013      	str	r3, [r2, #0]
 80040e2:	f46f 0300 	mvn.w	r3, #8388608	; 0x800000
 80040e6:	f607 422c 	addw	r2, r7, #3116	; 0xc2c
 80040ea:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < 768; i++) {
 80040ec:	2300      	movs	r3, #0
 80040ee:	f8c7 3c28 	str.w	r3, [r7, #3112]	; 0xc28
 80040f2:	e042      	b.n	800417a <getFrame+0x152>
        if (mlx90640To[i] < minTemp) minTemp = mlx90640To[i];
 80040f4:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 80040f8:	f6a3 422c 	subw	r2, r3, #3116	; 0xc2c
 80040fc:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	4413      	add	r3, r2
 8004104:	edd3 7a00 	vldr	s15, [r3]
 8004108:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 800410c:	ed93 7a00 	vldr	s14, [r3]
 8004110:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004118:	dd0b      	ble.n	8004132 <getFrame+0x10a>
 800411a:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800411e:	f6a3 422c 	subw	r2, r3, #3116	; 0xc2c
 8004122:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	4413      	add	r3, r2
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f507 6243 	add.w	r2, r7, #3120	; 0xc30
 8004130:	6013      	str	r3, [r2, #0]
        if (mlx90640To[i] > maxTemp) maxTemp = mlx90640To[i];
 8004132:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 8004136:	f6a3 422c 	subw	r2, r3, #3116	; 0xc2c
 800413a:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4413      	add	r3, r2
 8004142:	edd3 7a00 	vldr	s15, [r3]
 8004146:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 800414a:	ed93 7a00 	vldr	s14, [r3]
 800414e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004156:	d50b      	bpl.n	8004170 <getFrame+0x148>
 8004158:	f607 4338 	addw	r3, r7, #3128	; 0xc38
 800415c:	f6a3 422c 	subw	r2, r3, #3116	; 0xc2c
 8004160:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	4413      	add	r3, r2
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f607 422c 	addw	r2, r7, #3116	; 0xc2c
 800416e:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < 768; i++) {
 8004170:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 8004174:	3301      	adds	r3, #1
 8004176:	f8c7 3c28 	str.w	r3, [r7, #3112]	; 0xc28
 800417a:	f8d7 3c28 	ldr.w	r3, [r7, #3112]	; 0xc28
 800417e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004182:	dbb7      	blt.n	80040f4 <getFrame+0xcc>
    }

    // ?��?�� ?��?��?�� ?���????���??? �??? framebuf?�� ???��
    for (int i = 0; i < THERMAL_CAMERA_ROWS; i++) {
 8004184:	2300      	movs	r3, #0
 8004186:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
 800418a:	e04c      	b.n	8004226 <getFrame+0x1fe>
        for (int j = 0; j < THERMAL_CAMERA_COLS; j++) {
 800418c:	2300      	movs	r3, #0
 800418e:	f8c7 3c20 	str.w	r3, [r7, #3104]	; 0xc20
 8004192:	e03f      	b.n	8004214 <getFrame+0x1ec>
            float temp = mlx90640To[i * THERMAL_CAMERA_COLS + j];
 8004194:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 8004198:	015a      	lsls	r2, r3, #5
 800419a:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 800419e:	4413      	add	r3, r2
 80041a0:	f607 4238 	addw	r2, r7, #3128	; 0xc38
 80041a4:	f6a2 422c 	subw	r2, r2, #3116	; 0xc2c
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	4413      	add	r3, r2
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f607 4214 	addw	r2, r7, #3092	; 0xc14
 80041b2:	6013      	str	r3, [r2, #0]
            float scaledTemp = (temp - minTemp) / (maxTemp - minTemp);
 80041b4:	f607 4314 	addw	r3, r7, #3092	; 0xc14
 80041b8:	ed93 7a00 	vldr	s14, [r3]
 80041bc:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 80041c0:	edd3 7a00 	vldr	s15, [r3]
 80041c4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80041c8:	f607 432c 	addw	r3, r7, #3116	; 0xc2c
 80041cc:	ed93 7a00 	vldr	s14, [r3]
 80041d0:	f507 6343 	add.w	r3, r7, #3120	; 0xc30
 80041d4:	edd3 7a00 	vldr	s15, [r3]
 80041d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80041dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041e0:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80041e4:	edc3 7a00 	vstr	s15, [r3]
            framebuf[i * THERMAL_CAMERA_COLS + j] = scaledTemp;
 80041e8:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 80041ec:	015a      	lsls	r2, r3, #5
 80041ee:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 80041f2:	4413      	add	r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	f607 4238 	addw	r2, r7, #3128	; 0xc38
 80041fa:	f6a2 4234 	subw	r2, r2, #3124	; 0xc34
 80041fe:	6812      	ldr	r2, [r2, #0]
 8004200:	4413      	add	r3, r2
 8004202:	f507 6241 	add.w	r2, r7, #3088	; 0xc10
 8004206:	6812      	ldr	r2, [r2, #0]
 8004208:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < THERMAL_CAMERA_COLS; j++) {
 800420a:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 800420e:	3301      	adds	r3, #1
 8004210:	f8c7 3c20 	str.w	r3, [r7, #3104]	; 0xc20
 8004214:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	; 0xc20
 8004218:	2b1f      	cmp	r3, #31
 800421a:	ddbb      	ble.n	8004194 <getFrame+0x16c>
    for (int i = 0; i < THERMAL_CAMERA_ROWS; i++) {
 800421c:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 8004220:	3301      	adds	r3, #1
 8004222:	f8c7 3c24 	str.w	r3, [r7, #3108]	; 0xc24
 8004226:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	; 0xc24
 800422a:	2b17      	cmp	r3, #23
 800422c:	ddae      	ble.n	800418c <getFrame+0x164>
        }
    }
}
 800422e:	f607 4738 	addw	r7, r7, #3128	; 0xc38
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	3f733333 	.word	0x3f733333
 800423c:	41b93333 	.word	0x41b93333
 8004240:	20003698 	.word	0x20003698
 8004244:	2000241c 	.word	0x2000241c
 8004248:	0800ddc4 	.word	0x0800ddc4
 800424c:	20003684 	.word	0x20003684
 8004250:	2000368e 	.word	0x2000368e
 8004254:	7f7fffff 	.word	0x7f7fffff

08004258 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800425c:	b672      	cpsid	i
}
 800425e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004260:	e7fe      	b.n	8004260 <Error_Handler+0x8>
	...

08004264 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800426a:	4b0f      	ldr	r3, [pc, #60]	; (80042a8 <HAL_MspInit+0x44>)
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	4a0e      	ldr	r2, [pc, #56]	; (80042a8 <HAL_MspInit+0x44>)
 8004270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004274:	6413      	str	r3, [r2, #64]	; 0x40
 8004276:	4b0c      	ldr	r3, [pc, #48]	; (80042a8 <HAL_MspInit+0x44>)
 8004278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800427e:	607b      	str	r3, [r7, #4]
 8004280:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004282:	4b09      	ldr	r3, [pc, #36]	; (80042a8 <HAL_MspInit+0x44>)
 8004284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004286:	4a08      	ldr	r2, [pc, #32]	; (80042a8 <HAL_MspInit+0x44>)
 8004288:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800428c:	6453      	str	r3, [r2, #68]	; 0x44
 800428e:	4b06      	ldr	r3, [pc, #24]	; (80042a8 <HAL_MspInit+0x44>)
 8004290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004292:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	40023800 	.word	0x40023800

080042ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80042b0:	e7fe      	b.n	80042b0 <NMI_Handler+0x4>

080042b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80042b2:	b480      	push	{r7}
 80042b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042b6:	e7fe      	b.n	80042b6 <HardFault_Handler+0x4>

080042b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80042b8:	b480      	push	{r7}
 80042ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042bc:	e7fe      	b.n	80042bc <MemManage_Handler+0x4>

080042be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042be:	b480      	push	{r7}
 80042c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042c2:	e7fe      	b.n	80042c2 <BusFault_Handler+0x4>

080042c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80042c4:	b480      	push	{r7}
 80042c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042c8:	e7fe      	b.n	80042c8 <UsageFault_Handler+0x4>

080042ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80042ca:	b480      	push	{r7}
 80042cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80042ce:	bf00      	nop
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr

080042d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042d8:	b480      	push	{r7}
 80042da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042dc:	bf00      	nop
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr

080042e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80042e6:	b480      	push	{r7}
 80042e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80042ea:	bf00      	nop
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042f8:	f000 f940 	bl	800457c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042fc:	bf00      	nop
 80042fe:	bd80      	pop	{r7, pc}

08004300 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004308:	4a14      	ldr	r2, [pc, #80]	; (800435c <_sbrk+0x5c>)
 800430a:	4b15      	ldr	r3, [pc, #84]	; (8004360 <_sbrk+0x60>)
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004314:	4b13      	ldr	r3, [pc, #76]	; (8004364 <_sbrk+0x64>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d102      	bne.n	8004322 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800431c:	4b11      	ldr	r3, [pc, #68]	; (8004364 <_sbrk+0x64>)
 800431e:	4a12      	ldr	r2, [pc, #72]	; (8004368 <_sbrk+0x68>)
 8004320:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004322:	4b10      	ldr	r3, [pc, #64]	; (8004364 <_sbrk+0x64>)
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4413      	add	r3, r2
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	429a      	cmp	r2, r3
 800432e:	d207      	bcs.n	8004340 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004330:	f007 fb4e 	bl	800b9d0 <__errno>
 8004334:	4603      	mov	r3, r0
 8004336:	220c      	movs	r2, #12
 8004338:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800433a:	f04f 33ff 	mov.w	r3, #4294967295
 800433e:	e009      	b.n	8004354 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004340:	4b08      	ldr	r3, [pc, #32]	; (8004364 <_sbrk+0x64>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004346:	4b07      	ldr	r3, [pc, #28]	; (8004364 <_sbrk+0x64>)
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4413      	add	r3, r2
 800434e:	4a05      	ldr	r2, [pc, #20]	; (8004364 <_sbrk+0x64>)
 8004350:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004352:	68fb      	ldr	r3, [r7, #12]
}
 8004354:	4618      	mov	r0, r3
 8004356:	3718      	adds	r7, #24
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	20080000 	.word	0x20080000
 8004360:	00000800 	.word	0x00000800
 8004364:	20003d1c 	.word	0x20003d1c
 8004368:	20004000 	.word	0x20004000

0800436c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004370:	4b06      	ldr	r3, [pc, #24]	; (800438c <SystemInit+0x20>)
 8004372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004376:	4a05      	ldr	r2, [pc, #20]	; (800438c <SystemInit+0x20>)
 8004378:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800437c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004380:	bf00      	nop
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	e000ed00 	.word	0xe000ed00

08004390 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004394:	4b14      	ldr	r3, [pc, #80]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 8004396:	4a15      	ldr	r2, [pc, #84]	; (80043ec <MX_USART3_UART_Init+0x5c>)
 8004398:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800439a:	4b13      	ldr	r3, [pc, #76]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 800439c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80043a2:	4b11      	ldr	r3, [pc, #68]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80043a8:	4b0f      	ldr	r3, [pc, #60]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 80043aa:	2200      	movs	r2, #0
 80043ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80043ae:	4b0e      	ldr	r3, [pc, #56]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80043b4:	4b0c      	ldr	r3, [pc, #48]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 80043b6:	220c      	movs	r2, #12
 80043b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043ba:	4b0b      	ldr	r3, [pc, #44]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 80043bc:	2200      	movs	r2, #0
 80043be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80043c0:	4b09      	ldr	r3, [pc, #36]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80043c6:	4b08      	ldr	r3, [pc, #32]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80043cc:	4b06      	ldr	r3, [pc, #24]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80043d2:	4805      	ldr	r0, [pc, #20]	; (80043e8 <MX_USART3_UART_Init+0x58>)
 80043d4:	f002 fbc4 	bl	8006b60 <HAL_UART_Init>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80043de:	f7ff ff3b 	bl	8004258 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80043e2:	bf00      	nop
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	20003d20 	.word	0x20003d20
 80043ec:	40004800 	.word	0x40004800

080043f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b0ae      	sub	sp, #184	; 0xb8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043f8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80043fc:	2200      	movs	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]
 8004400:	605a      	str	r2, [r3, #4]
 8004402:	609a      	str	r2, [r3, #8]
 8004404:	60da      	str	r2, [r3, #12]
 8004406:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004408:	f107 0314 	add.w	r3, r7, #20
 800440c:	2290      	movs	r2, #144	; 0x90
 800440e:	2100      	movs	r1, #0
 8004410:	4618      	mov	r0, r3
 8004412:	f007 fa7a 	bl	800b90a <memset>
  if(uartHandle->Instance==USART3)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a22      	ldr	r2, [pc, #136]	; (80044a4 <HAL_UART_MspInit+0xb4>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d13c      	bne.n	800449a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004420:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004424:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004426:	2300      	movs	r3, #0
 8004428:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800442a:	f107 0314 	add.w	r3, r7, #20
 800442e:	4618      	mov	r0, r3
 8004430:	f001 ff6e 	bl	8006310 <HAL_RCCEx_PeriphCLKConfig>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800443a:	f7ff ff0d 	bl	8004258 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800443e:	4b1a      	ldr	r3, [pc, #104]	; (80044a8 <HAL_UART_MspInit+0xb8>)
 8004440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004442:	4a19      	ldr	r2, [pc, #100]	; (80044a8 <HAL_UART_MspInit+0xb8>)
 8004444:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004448:	6413      	str	r3, [r2, #64]	; 0x40
 800444a:	4b17      	ldr	r3, [pc, #92]	; (80044a8 <HAL_UART_MspInit+0xb8>)
 800444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004452:	613b      	str	r3, [r7, #16]
 8004454:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004456:	4b14      	ldr	r3, [pc, #80]	; (80044a8 <HAL_UART_MspInit+0xb8>)
 8004458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445a:	4a13      	ldr	r2, [pc, #76]	; (80044a8 <HAL_UART_MspInit+0xb8>)
 800445c:	f043 0308 	orr.w	r3, r3, #8
 8004460:	6313      	str	r3, [r2, #48]	; 0x30
 8004462:	4b11      	ldr	r3, [pc, #68]	; (80044a8 <HAL_UART_MspInit+0xb8>)
 8004464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004466:	f003 0308 	and.w	r3, r3, #8
 800446a:	60fb      	str	r3, [r7, #12]
 800446c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800446e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004472:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004476:	2302      	movs	r3, #2
 8004478:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800447c:	2300      	movs	r3, #0
 800447e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004482:	2303      	movs	r3, #3
 8004484:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004488:	2307      	movs	r3, #7
 800448a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800448e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004492:	4619      	mov	r1, r3
 8004494:	4805      	ldr	r0, [pc, #20]	; (80044ac <HAL_UART_MspInit+0xbc>)
 8004496:	f000 fa61 	bl	800495c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800449a:	bf00      	nop
 800449c:	37b8      	adds	r7, #184	; 0xb8
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	40004800 	.word	0x40004800
 80044a8:	40023800 	.word	0x40023800
 80044ac:	40020c00 	.word	0x40020c00

080044b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80044b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80044e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80044b4:	480d      	ldr	r0, [pc, #52]	; (80044ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80044b6:	490e      	ldr	r1, [pc, #56]	; (80044f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80044b8:	4a0e      	ldr	r2, [pc, #56]	; (80044f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80044ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044bc:	e002      	b.n	80044c4 <LoopCopyDataInit>

080044be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044c2:	3304      	adds	r3, #4

080044c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044c8:	d3f9      	bcc.n	80044be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044ca:	4a0b      	ldr	r2, [pc, #44]	; (80044f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80044cc:	4c0b      	ldr	r4, [pc, #44]	; (80044fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80044ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044d0:	e001      	b.n	80044d6 <LoopFillZerobss>

080044d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044d4:	3204      	adds	r2, #4

080044d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044d8:	d3fb      	bcc.n	80044d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80044da:	f7ff ff47 	bl	800436c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80044de:	f007 fa7d 	bl	800b9dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044e2:	f7ff fb9f 	bl	8003c24 <main>
  bx  lr    
 80044e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80044e8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80044ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044f0:	20001d00 	.word	0x20001d00
  ldr r2, =_sidata
 80044f4:	08041dc0 	.word	0x08041dc0
  ldr r2, =_sbss
 80044f8:	20001d00 	.word	0x20001d00
  ldr r4, =_ebss
 80044fc:	20003ffc 	.word	0x20003ffc

08004500 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004500:	e7fe      	b.n	8004500 <ADC_IRQHandler>

08004502 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004502:	b580      	push	{r7, lr}
 8004504:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004506:	2003      	movs	r0, #3
 8004508:	f000 f90a 	bl	8004720 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800450c:	200f      	movs	r0, #15
 800450e:	f000 f805 	bl	800451c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004512:	f7ff fea7 	bl	8004264 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	bd80      	pop	{r7, pc}

0800451c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004524:	4b12      	ldr	r3, [pc, #72]	; (8004570 <HAL_InitTick+0x54>)
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	4b12      	ldr	r3, [pc, #72]	; (8004574 <HAL_InitTick+0x58>)
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	4619      	mov	r1, r3
 800452e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004532:	fbb3 f3f1 	udiv	r3, r3, r1
 8004536:	fbb2 f3f3 	udiv	r3, r2, r3
 800453a:	4618      	mov	r0, r3
 800453c:	f000 f917 	bl	800476e <HAL_SYSTICK_Config>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e00e      	b.n	8004568 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2b0f      	cmp	r3, #15
 800454e:	d80a      	bhi.n	8004566 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004550:	2200      	movs	r2, #0
 8004552:	6879      	ldr	r1, [r7, #4]
 8004554:	f04f 30ff 	mov.w	r0, #4294967295
 8004558:	f000 f8ed 	bl	8004736 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800455c:	4a06      	ldr	r2, [pc, #24]	; (8004578 <HAL_InitTick+0x5c>)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004562:	2300      	movs	r3, #0
 8004564:	e000      	b.n	8004568 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
}
 8004568:	4618      	mov	r0, r3
 800456a:	3708      	adds	r7, #8
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	20000000 	.word	0x20000000
 8004574:	20000008 	.word	0x20000008
 8004578:	20000004 	.word	0x20000004

0800457c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004580:	4b06      	ldr	r3, [pc, #24]	; (800459c <HAL_IncTick+0x20>)
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	461a      	mov	r2, r3
 8004586:	4b06      	ldr	r3, [pc, #24]	; (80045a0 <HAL_IncTick+0x24>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4413      	add	r3, r2
 800458c:	4a04      	ldr	r2, [pc, #16]	; (80045a0 <HAL_IncTick+0x24>)
 800458e:	6013      	str	r3, [r2, #0]
}
 8004590:	bf00      	nop
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	20000008 	.word	0x20000008
 80045a0:	20003da8 	.word	0x20003da8

080045a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
  return uwTick;
 80045a8:	4b03      	ldr	r3, [pc, #12]	; (80045b8 <HAL_GetTick+0x14>)
 80045aa:	681b      	ldr	r3, [r3, #0]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	20003da8 	.word	0x20003da8

080045bc <__NVIC_SetPriorityGrouping>:
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f003 0307 	and.w	r3, r3, #7
 80045ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045cc:	4b0b      	ldr	r3, [pc, #44]	; (80045fc <__NVIC_SetPriorityGrouping+0x40>)
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80045d8:	4013      	ands	r3, r2
 80045da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80045e4:	4b06      	ldr	r3, [pc, #24]	; (8004600 <__NVIC_SetPriorityGrouping+0x44>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045ea:	4a04      	ldr	r2, [pc, #16]	; (80045fc <__NVIC_SetPriorityGrouping+0x40>)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	60d3      	str	r3, [r2, #12]
}
 80045f0:	bf00      	nop
 80045f2:	3714      	adds	r7, #20
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	e000ed00 	.word	0xe000ed00
 8004600:	05fa0000 	.word	0x05fa0000

08004604 <__NVIC_GetPriorityGrouping>:
{
 8004604:	b480      	push	{r7}
 8004606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004608:	4b04      	ldr	r3, [pc, #16]	; (800461c <__NVIC_GetPriorityGrouping+0x18>)
 800460a:	68db      	ldr	r3, [r3, #12]
 800460c:	0a1b      	lsrs	r3, r3, #8
 800460e:	f003 0307 	and.w	r3, r3, #7
}
 8004612:	4618      	mov	r0, r3
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	e000ed00 	.word	0xe000ed00

08004620 <__NVIC_SetPriority>:
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	4603      	mov	r3, r0
 8004628:	6039      	str	r1, [r7, #0]
 800462a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800462c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004630:	2b00      	cmp	r3, #0
 8004632:	db0a      	blt.n	800464a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	b2da      	uxtb	r2, r3
 8004638:	490c      	ldr	r1, [pc, #48]	; (800466c <__NVIC_SetPriority+0x4c>)
 800463a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800463e:	0112      	lsls	r2, r2, #4
 8004640:	b2d2      	uxtb	r2, r2
 8004642:	440b      	add	r3, r1
 8004644:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004648:	e00a      	b.n	8004660 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	b2da      	uxtb	r2, r3
 800464e:	4908      	ldr	r1, [pc, #32]	; (8004670 <__NVIC_SetPriority+0x50>)
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	f003 030f 	and.w	r3, r3, #15
 8004656:	3b04      	subs	r3, #4
 8004658:	0112      	lsls	r2, r2, #4
 800465a:	b2d2      	uxtb	r2, r2
 800465c:	440b      	add	r3, r1
 800465e:	761a      	strb	r2, [r3, #24]
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	e000e100 	.word	0xe000e100
 8004670:	e000ed00 	.word	0xe000ed00

08004674 <NVIC_EncodePriority>:
{
 8004674:	b480      	push	{r7}
 8004676:	b089      	sub	sp, #36	; 0x24
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f1c3 0307 	rsb	r3, r3, #7
 800468e:	2b04      	cmp	r3, #4
 8004690:	bf28      	it	cs
 8004692:	2304      	movcs	r3, #4
 8004694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	3304      	adds	r3, #4
 800469a:	2b06      	cmp	r3, #6
 800469c:	d902      	bls.n	80046a4 <NVIC_EncodePriority+0x30>
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	3b03      	subs	r3, #3
 80046a2:	e000      	b.n	80046a6 <NVIC_EncodePriority+0x32>
 80046a4:	2300      	movs	r3, #0
 80046a6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046a8:	f04f 32ff 	mov.w	r2, #4294967295
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	43da      	mvns	r2, r3
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	401a      	ands	r2, r3
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046bc:	f04f 31ff 	mov.w	r1, #4294967295
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	fa01 f303 	lsl.w	r3, r1, r3
 80046c6:	43d9      	mvns	r1, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046cc:	4313      	orrs	r3, r2
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3724      	adds	r7, #36	; 0x24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
	...

080046dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3b01      	subs	r3, #1
 80046e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046ec:	d301      	bcc.n	80046f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046ee:	2301      	movs	r3, #1
 80046f0:	e00f      	b.n	8004712 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046f2:	4a0a      	ldr	r2, [pc, #40]	; (800471c <SysTick_Config+0x40>)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3b01      	subs	r3, #1
 80046f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046fa:	210f      	movs	r1, #15
 80046fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004700:	f7ff ff8e 	bl	8004620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004704:	4b05      	ldr	r3, [pc, #20]	; (800471c <SysTick_Config+0x40>)
 8004706:	2200      	movs	r2, #0
 8004708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800470a:	4b04      	ldr	r3, [pc, #16]	; (800471c <SysTick_Config+0x40>)
 800470c:	2207      	movs	r2, #7
 800470e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3708      	adds	r7, #8
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	e000e010 	.word	0xe000e010

08004720 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7ff ff47 	bl	80045bc <__NVIC_SetPriorityGrouping>
}
 800472e:	bf00      	nop
 8004730:	3708      	adds	r7, #8
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}

08004736 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004736:	b580      	push	{r7, lr}
 8004738:	b086      	sub	sp, #24
 800473a:	af00      	add	r7, sp, #0
 800473c:	4603      	mov	r3, r0
 800473e:	60b9      	str	r1, [r7, #8]
 8004740:	607a      	str	r2, [r7, #4]
 8004742:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004744:	2300      	movs	r3, #0
 8004746:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004748:	f7ff ff5c 	bl	8004604 <__NVIC_GetPriorityGrouping>
 800474c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	68b9      	ldr	r1, [r7, #8]
 8004752:	6978      	ldr	r0, [r7, #20]
 8004754:	f7ff ff8e 	bl	8004674 <NVIC_EncodePriority>
 8004758:	4602      	mov	r2, r0
 800475a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800475e:	4611      	mov	r1, r2
 8004760:	4618      	mov	r0, r3
 8004762:	f7ff ff5d 	bl	8004620 <__NVIC_SetPriority>
}
 8004766:	bf00      	nop
 8004768:	3718      	adds	r7, #24
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b082      	sub	sp, #8
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f7ff ffb0 	bl	80046dc <SysTick_Config>
 800477c:	4603      	mov	r3, r0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
	...

08004788 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e054      	b.n	8004844 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	7f5b      	ldrb	r3, [r3, #29]
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d105      	bne.n	80047b0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f7ff f8c4 	bl	8003938 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2202      	movs	r2, #2
 80047b4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	791b      	ldrb	r3, [r3, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d10c      	bne.n	80047d8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a22      	ldr	r2, [pc, #136]	; (800484c <HAL_CRC_Init+0xc4>)
 80047c4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	689a      	ldr	r2, [r3, #8]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 0218 	bic.w	r2, r2, #24
 80047d4:	609a      	str	r2, [r3, #8]
 80047d6:	e00c      	b.n	80047f2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6899      	ldr	r1, [r3, #8]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	461a      	mov	r2, r3
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 f834 	bl	8004850 <HAL_CRCEx_Polynomial_Set>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e028      	b.n	8004844 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	795b      	ldrb	r3, [r3, #5]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d105      	bne.n	8004806 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f04f 32ff 	mov.w	r2, #4294967295
 8004802:	611a      	str	r2, [r3, #16]
 8004804:	e004      	b.n	8004810 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	6912      	ldr	r2, [r2, #16]
 800480e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	695a      	ldr	r2, [r3, #20]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	699a      	ldr	r2, [r3, #24]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	430a      	orrs	r2, r1
 800483a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3708      	adds	r7, #8
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	04c11db7 	.word	0x04c11db7

08004850 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004850:	b480      	push	{r7}
 8004852:	b087      	sub	sp, #28
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800485c:	2300      	movs	r3, #0
 800485e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004860:	231f      	movs	r3, #31
 8004862:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004864:	bf00      	nop
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	1e5a      	subs	r2, r3, #1
 800486a:	613a      	str	r2, [r7, #16]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d009      	beq.n	8004884 <HAL_CRCEx_Polynomial_Set+0x34>
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	f003 031f 	and.w	r3, r3, #31
 8004876:	68ba      	ldr	r2, [r7, #8]
 8004878:	fa22 f303 	lsr.w	r3, r2, r3
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	2b00      	cmp	r3, #0
 8004882:	d0f0      	beq.n	8004866 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b18      	cmp	r3, #24
 8004888:	d846      	bhi.n	8004918 <HAL_CRCEx_Polynomial_Set+0xc8>
 800488a:	a201      	add	r2, pc, #4	; (adr r2, 8004890 <HAL_CRCEx_Polynomial_Set+0x40>)
 800488c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004890:	0800491f 	.word	0x0800491f
 8004894:	08004919 	.word	0x08004919
 8004898:	08004919 	.word	0x08004919
 800489c:	08004919 	.word	0x08004919
 80048a0:	08004919 	.word	0x08004919
 80048a4:	08004919 	.word	0x08004919
 80048a8:	08004919 	.word	0x08004919
 80048ac:	08004919 	.word	0x08004919
 80048b0:	0800490d 	.word	0x0800490d
 80048b4:	08004919 	.word	0x08004919
 80048b8:	08004919 	.word	0x08004919
 80048bc:	08004919 	.word	0x08004919
 80048c0:	08004919 	.word	0x08004919
 80048c4:	08004919 	.word	0x08004919
 80048c8:	08004919 	.word	0x08004919
 80048cc:	08004919 	.word	0x08004919
 80048d0:	08004901 	.word	0x08004901
 80048d4:	08004919 	.word	0x08004919
 80048d8:	08004919 	.word	0x08004919
 80048dc:	08004919 	.word	0x08004919
 80048e0:	08004919 	.word	0x08004919
 80048e4:	08004919 	.word	0x08004919
 80048e8:	08004919 	.word	0x08004919
 80048ec:	08004919 	.word	0x08004919
 80048f0:	080048f5 	.word	0x080048f5
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	2b06      	cmp	r3, #6
 80048f8:	d913      	bls.n	8004922 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80048fe:	e010      	b.n	8004922 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	2b07      	cmp	r3, #7
 8004904:	d90f      	bls.n	8004926 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800490a:	e00c      	b.n	8004926 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	2b0f      	cmp	r3, #15
 8004910:	d90b      	bls.n	800492a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8004916:	e008      	b.n	800492a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	75fb      	strb	r3, [r7, #23]
      break;
 800491c:	e006      	b.n	800492c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800491e:	bf00      	nop
 8004920:	e004      	b.n	800492c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004922:	bf00      	nop
 8004924:	e002      	b.n	800492c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8004926:	bf00      	nop
 8004928:	e000      	b.n	800492c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800492a:	bf00      	nop
  }
  if (status == HAL_OK)
 800492c:	7dfb      	ldrb	r3, [r7, #23]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10d      	bne.n	800494e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f023 0118 	bic.w	r1, r3, #24
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	430a      	orrs	r2, r1
 800494c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800494e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004950:	4618      	mov	r0, r3
 8004952:	371c      	adds	r7, #28
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800495c:	b480      	push	{r7}
 800495e:	b089      	sub	sp, #36	; 0x24
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004966:	2300      	movs	r3, #0
 8004968:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800496a:	2300      	movs	r3, #0
 800496c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800496e:	2300      	movs	r3, #0
 8004970:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004972:	2300      	movs	r3, #0
 8004974:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004976:	2300      	movs	r3, #0
 8004978:	61fb      	str	r3, [r7, #28]
 800497a:	e175      	b.n	8004c68 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800497c:	2201      	movs	r2, #1
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	fa02 f303 	lsl.w	r3, r2, r3
 8004984:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	4013      	ands	r3, r2
 800498e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	429a      	cmp	r2, r3
 8004996:	f040 8164 	bne.w	8004c62 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	f003 0303 	and.w	r3, r3, #3
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d005      	beq.n	80049b2 <HAL_GPIO_Init+0x56>
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	f003 0303 	and.w	r3, r3, #3
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d130      	bne.n	8004a14 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	005b      	lsls	r3, r3, #1
 80049bc:	2203      	movs	r2, #3
 80049be:	fa02 f303 	lsl.w	r3, r2, r3
 80049c2:	43db      	mvns	r3, r3
 80049c4:	69ba      	ldr	r2, [r7, #24]
 80049c6:	4013      	ands	r3, r2
 80049c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68da      	ldr	r2, [r3, #12]
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	005b      	lsls	r3, r3, #1
 80049d2:	fa02 f303 	lsl.w	r3, r2, r3
 80049d6:	69ba      	ldr	r2, [r7, #24]
 80049d8:	4313      	orrs	r3, r2
 80049da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80049e8:	2201      	movs	r2, #1
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	fa02 f303 	lsl.w	r3, r2, r3
 80049f0:	43db      	mvns	r3, r3
 80049f2:	69ba      	ldr	r2, [r7, #24]
 80049f4:	4013      	ands	r3, r2
 80049f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	091b      	lsrs	r3, r3, #4
 80049fe:	f003 0201 	and.w	r2, r3, #1
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	69ba      	ldr	r2, [r7, #24]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	69ba      	ldr	r2, [r7, #24]
 8004a12:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f003 0303 	and.w	r3, r3, #3
 8004a1c:	2b03      	cmp	r3, #3
 8004a1e:	d017      	beq.n	8004a50 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	005b      	lsls	r3, r3, #1
 8004a2a:	2203      	movs	r2, #3
 8004a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a30:	43db      	mvns	r3, r3
 8004a32:	69ba      	ldr	r2, [r7, #24]
 8004a34:	4013      	ands	r3, r2
 8004a36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	689a      	ldr	r2, [r3, #8]
 8004a3c:	69fb      	ldr	r3, [r7, #28]
 8004a3e:	005b      	lsls	r3, r3, #1
 8004a40:	fa02 f303 	lsl.w	r3, r2, r3
 8004a44:	69ba      	ldr	r2, [r7, #24]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	69ba      	ldr	r2, [r7, #24]
 8004a4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f003 0303 	and.w	r3, r3, #3
 8004a58:	2b02      	cmp	r3, #2
 8004a5a:	d123      	bne.n	8004aa4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	08da      	lsrs	r2, r3, #3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	3208      	adds	r2, #8
 8004a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	f003 0307 	and.w	r3, r3, #7
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	220f      	movs	r2, #15
 8004a74:	fa02 f303 	lsl.w	r3, r2, r3
 8004a78:	43db      	mvns	r3, r3
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	691a      	ldr	r2, [r3, #16]
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a90:	69ba      	ldr	r2, [r7, #24]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	08da      	lsrs	r2, r3, #3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	3208      	adds	r2, #8
 8004a9e:	69b9      	ldr	r1, [r7, #24]
 8004aa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	005b      	lsls	r3, r3, #1
 8004aae:	2203      	movs	r2, #3
 8004ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab4:	43db      	mvns	r3, r3
 8004ab6:	69ba      	ldr	r2, [r7, #24]
 8004ab8:	4013      	ands	r3, r2
 8004aba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f003 0203 	and.w	r2, r3, #3
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	005b      	lsls	r3, r3, #1
 8004ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	69ba      	ldr	r2, [r7, #24]
 8004ad6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f000 80be 	beq.w	8004c62 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ae6:	4b66      	ldr	r3, [pc, #408]	; (8004c80 <HAL_GPIO_Init+0x324>)
 8004ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aea:	4a65      	ldr	r2, [pc, #404]	; (8004c80 <HAL_GPIO_Init+0x324>)
 8004aec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004af0:	6453      	str	r3, [r2, #68]	; 0x44
 8004af2:	4b63      	ldr	r3, [pc, #396]	; (8004c80 <HAL_GPIO_Init+0x324>)
 8004af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004afa:	60fb      	str	r3, [r7, #12]
 8004afc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004afe:	4a61      	ldr	r2, [pc, #388]	; (8004c84 <HAL_GPIO_Init+0x328>)
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	089b      	lsrs	r3, r3, #2
 8004b04:	3302      	adds	r3, #2
 8004b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	220f      	movs	r2, #15
 8004b16:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1a:	43db      	mvns	r3, r3
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	4013      	ands	r3, r2
 8004b20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a58      	ldr	r2, [pc, #352]	; (8004c88 <HAL_GPIO_Init+0x32c>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d037      	beq.n	8004b9a <HAL_GPIO_Init+0x23e>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a57      	ldr	r2, [pc, #348]	; (8004c8c <HAL_GPIO_Init+0x330>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d031      	beq.n	8004b96 <HAL_GPIO_Init+0x23a>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a56      	ldr	r2, [pc, #344]	; (8004c90 <HAL_GPIO_Init+0x334>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d02b      	beq.n	8004b92 <HAL_GPIO_Init+0x236>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a55      	ldr	r2, [pc, #340]	; (8004c94 <HAL_GPIO_Init+0x338>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d025      	beq.n	8004b8e <HAL_GPIO_Init+0x232>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a54      	ldr	r2, [pc, #336]	; (8004c98 <HAL_GPIO_Init+0x33c>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d01f      	beq.n	8004b8a <HAL_GPIO_Init+0x22e>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a53      	ldr	r2, [pc, #332]	; (8004c9c <HAL_GPIO_Init+0x340>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d019      	beq.n	8004b86 <HAL_GPIO_Init+0x22a>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a52      	ldr	r2, [pc, #328]	; (8004ca0 <HAL_GPIO_Init+0x344>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d013      	beq.n	8004b82 <HAL_GPIO_Init+0x226>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a51      	ldr	r2, [pc, #324]	; (8004ca4 <HAL_GPIO_Init+0x348>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d00d      	beq.n	8004b7e <HAL_GPIO_Init+0x222>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a50      	ldr	r2, [pc, #320]	; (8004ca8 <HAL_GPIO_Init+0x34c>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d007      	beq.n	8004b7a <HAL_GPIO_Init+0x21e>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a4f      	ldr	r2, [pc, #316]	; (8004cac <HAL_GPIO_Init+0x350>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d101      	bne.n	8004b76 <HAL_GPIO_Init+0x21a>
 8004b72:	2309      	movs	r3, #9
 8004b74:	e012      	b.n	8004b9c <HAL_GPIO_Init+0x240>
 8004b76:	230a      	movs	r3, #10
 8004b78:	e010      	b.n	8004b9c <HAL_GPIO_Init+0x240>
 8004b7a:	2308      	movs	r3, #8
 8004b7c:	e00e      	b.n	8004b9c <HAL_GPIO_Init+0x240>
 8004b7e:	2307      	movs	r3, #7
 8004b80:	e00c      	b.n	8004b9c <HAL_GPIO_Init+0x240>
 8004b82:	2306      	movs	r3, #6
 8004b84:	e00a      	b.n	8004b9c <HAL_GPIO_Init+0x240>
 8004b86:	2305      	movs	r3, #5
 8004b88:	e008      	b.n	8004b9c <HAL_GPIO_Init+0x240>
 8004b8a:	2304      	movs	r3, #4
 8004b8c:	e006      	b.n	8004b9c <HAL_GPIO_Init+0x240>
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e004      	b.n	8004b9c <HAL_GPIO_Init+0x240>
 8004b92:	2302      	movs	r3, #2
 8004b94:	e002      	b.n	8004b9c <HAL_GPIO_Init+0x240>
 8004b96:	2301      	movs	r3, #1
 8004b98:	e000      	b.n	8004b9c <HAL_GPIO_Init+0x240>
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	69fa      	ldr	r2, [r7, #28]
 8004b9e:	f002 0203 	and.w	r2, r2, #3
 8004ba2:	0092      	lsls	r2, r2, #2
 8004ba4:	4093      	lsls	r3, r2
 8004ba6:	69ba      	ldr	r2, [r7, #24]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004bac:	4935      	ldr	r1, [pc, #212]	; (8004c84 <HAL_GPIO_Init+0x328>)
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	089b      	lsrs	r3, r3, #2
 8004bb2:	3302      	adds	r3, #2
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bba:	4b3d      	ldr	r3, [pc, #244]	; (8004cb0 <HAL_GPIO_Init+0x354>)
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	43db      	mvns	r3, r3
 8004bc4:	69ba      	ldr	r2, [r7, #24]
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d003      	beq.n	8004bde <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004bd6:	69ba      	ldr	r2, [r7, #24]
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004bde:	4a34      	ldr	r2, [pc, #208]	; (8004cb0 <HAL_GPIO_Init+0x354>)
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004be4:	4b32      	ldr	r3, [pc, #200]	; (8004cb0 <HAL_GPIO_Init+0x354>)
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	43db      	mvns	r3, r3
 8004bee:	69ba      	ldr	r2, [r7, #24]
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d003      	beq.n	8004c08 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004c00:	69ba      	ldr	r2, [r7, #24]
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c08:	4a29      	ldr	r2, [pc, #164]	; (8004cb0 <HAL_GPIO_Init+0x354>)
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c0e:	4b28      	ldr	r3, [pc, #160]	; (8004cb0 <HAL_GPIO_Init+0x354>)
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	43db      	mvns	r3, r3
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d003      	beq.n	8004c32 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004c2a:	69ba      	ldr	r2, [r7, #24]
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c32:	4a1f      	ldr	r2, [pc, #124]	; (8004cb0 <HAL_GPIO_Init+0x354>)
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c38:	4b1d      	ldr	r3, [pc, #116]	; (8004cb0 <HAL_GPIO_Init+0x354>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	43db      	mvns	r3, r3
 8004c42:	69ba      	ldr	r2, [r7, #24]
 8004c44:	4013      	ands	r3, r2
 8004c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d003      	beq.n	8004c5c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c5c:	4a14      	ldr	r2, [pc, #80]	; (8004cb0 <HAL_GPIO_Init+0x354>)
 8004c5e:	69bb      	ldr	r3, [r7, #24]
 8004c60:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	3301      	adds	r3, #1
 8004c66:	61fb      	str	r3, [r7, #28]
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	2b0f      	cmp	r3, #15
 8004c6c:	f67f ae86 	bls.w	800497c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004c70:	bf00      	nop
 8004c72:	bf00      	nop
 8004c74:	3724      	adds	r7, #36	; 0x24
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	40023800 	.word	0x40023800
 8004c84:	40013800 	.word	0x40013800
 8004c88:	40020000 	.word	0x40020000
 8004c8c:	40020400 	.word	0x40020400
 8004c90:	40020800 	.word	0x40020800
 8004c94:	40020c00 	.word	0x40020c00
 8004c98:	40021000 	.word	0x40021000
 8004c9c:	40021400 	.word	0x40021400
 8004ca0:	40021800 	.word	0x40021800
 8004ca4:	40021c00 	.word	0x40021c00
 8004ca8:	40022000 	.word	0x40022000
 8004cac:	40022400 	.word	0x40022400
 8004cb0:	40013c00 	.word	0x40013c00

08004cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	807b      	strh	r3, [r7, #2]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cc4:	787b      	ldrb	r3, [r7, #1]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d003      	beq.n	8004cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cca:	887a      	ldrh	r2, [r7, #2]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004cd0:	e003      	b.n	8004cda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004cd2:	887b      	ldrh	r3, [r7, #2]
 8004cd4:	041a      	lsls	r2, r3, #16
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	619a      	str	r2, [r3, #24]
}
 8004cda:	bf00      	nop
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
	...

08004ce8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e07f      	b.n	8004dfa <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d106      	bne.n	8004d14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f7fe febe 	bl	8003a90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2224      	movs	r2, #36	; 0x24
 8004d18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f022 0201 	bic.w	r2, r2, #1
 8004d2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685a      	ldr	r2, [r3, #4]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004d38:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	689a      	ldr	r2, [r3, #8]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d48:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d107      	bne.n	8004d62 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	689a      	ldr	r2, [r3, #8]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d5e:	609a      	str	r2, [r3, #8]
 8004d60:	e006      	b.n	8004d70 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	689a      	ldr	r2, [r3, #8]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004d6e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d104      	bne.n	8004d82 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	6859      	ldr	r1, [r3, #4]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	4b1d      	ldr	r3, [pc, #116]	; (8004e04 <HAL_I2C_Init+0x11c>)
 8004d8e:	430b      	orrs	r3, r1
 8004d90:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68da      	ldr	r2, [r3, #12]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004da0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	691a      	ldr	r2, [r3, #16]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	695b      	ldr	r3, [r3, #20]
 8004daa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	430a      	orrs	r2, r1
 8004dba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	69d9      	ldr	r1, [r3, #28]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a1a      	ldr	r2, [r3, #32]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f042 0201 	orr.w	r2, r2, #1
 8004dda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2220      	movs	r2, #32
 8004de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3708      	adds	r7, #8
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	02008000 	.word	0x02008000

08004e08 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b088      	sub	sp, #32
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	4608      	mov	r0, r1
 8004e12:	4611      	mov	r1, r2
 8004e14:	461a      	mov	r2, r3
 8004e16:	4603      	mov	r3, r0
 8004e18:	817b      	strh	r3, [r7, #10]
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	813b      	strh	r3, [r7, #8]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b20      	cmp	r3, #32
 8004e2c:	f040 80f9 	bne.w	8005022 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e30:	6a3b      	ldr	r3, [r7, #32]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d002      	beq.n	8004e3c <HAL_I2C_Mem_Write+0x34>
 8004e36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d105      	bne.n	8004e48 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e42:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e0ed      	b.n	8005024 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d101      	bne.n	8004e56 <HAL_I2C_Mem_Write+0x4e>
 8004e52:	2302      	movs	r3, #2
 8004e54:	e0e6      	b.n	8005024 <HAL_I2C_Mem_Write+0x21c>
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004e5e:	f7ff fba1 	bl	80045a4 <HAL_GetTick>
 8004e62:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	9300      	str	r3, [sp, #0]
 8004e68:	2319      	movs	r3, #25
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f000 fac3 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e0d1      	b.n	8005024 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2221      	movs	r2, #33	; 0x21
 8004e84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2240      	movs	r2, #64	; 0x40
 8004e8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a3a      	ldr	r2, [r7, #32]
 8004e9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004ea0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ea8:	88f8      	ldrh	r0, [r7, #6]
 8004eaa:	893a      	ldrh	r2, [r7, #8]
 8004eac:	8979      	ldrh	r1, [r7, #10]
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	9301      	str	r3, [sp, #4]
 8004eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f000 f9d3 	bl	8005264 <I2C_RequestMemoryWrite>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d005      	beq.n	8004ed0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e0a9      	b.n	8005024 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	2bff      	cmp	r3, #255	; 0xff
 8004ed8:	d90e      	bls.n	8004ef8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	22ff      	movs	r2, #255	; 0xff
 8004ede:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee4:	b2da      	uxtb	r2, r3
 8004ee6:	8979      	ldrh	r1, [r7, #10]
 8004ee8:	2300      	movs	r3, #0
 8004eea:	9300      	str	r3, [sp, #0]
 8004eec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 fc1f 	bl	8005734 <I2C_TransferConfig>
 8004ef6:	e00f      	b.n	8004f18 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004efc:	b29a      	uxth	r2, r3
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f06:	b2da      	uxtb	r2, r3
 8004f08:	8979      	ldrh	r1, [r7, #10]
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f000 fc0e 	bl	8005734 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 faad 	bl	800547c <I2C_WaitOnTXISFlagUntilTimeout>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e07b      	b.n	8005024 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f30:	781a      	ldrb	r2, [r3, #0]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3c:	1c5a      	adds	r2, r3, #1
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f54:	3b01      	subs	r3, #1
 8004f56:	b29a      	uxth	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d034      	beq.n	8004fd0 <HAL_I2C_Mem_Write+0x1c8>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d130      	bne.n	8004fd0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	9300      	str	r3, [sp, #0]
 8004f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f74:	2200      	movs	r2, #0
 8004f76:	2180      	movs	r1, #128	; 0x80
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f000 fa3f 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d001      	beq.n	8004f88 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e04d      	b.n	8005024 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	2bff      	cmp	r3, #255	; 0xff
 8004f90:	d90e      	bls.n	8004fb0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	22ff      	movs	r2, #255	; 0xff
 8004f96:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f9c:	b2da      	uxtb	r2, r3
 8004f9e:	8979      	ldrh	r1, [r7, #10]
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	9300      	str	r3, [sp, #0]
 8004fa4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f000 fbc3 	bl	8005734 <I2C_TransferConfig>
 8004fae:	e00f      	b.n	8004fd0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	8979      	ldrh	r1, [r7, #10]
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	9300      	str	r3, [sp, #0]
 8004fc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 fbb2 	bl	8005734 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d19e      	bne.n	8004f18 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f000 fa8c 	bl	80054fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d001      	beq.n	8004fee <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e01a      	b.n	8005024 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	6859      	ldr	r1, [r3, #4]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	4b0a      	ldr	r3, [pc, #40]	; (800502c <HAL_I2C_Mem_Write+0x224>)
 8005002:	400b      	ands	r3, r1
 8005004:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2220      	movs	r2, #32
 800500a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800501e:	2300      	movs	r3, #0
 8005020:	e000      	b.n	8005024 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005022:	2302      	movs	r3, #2
  }
}
 8005024:	4618      	mov	r0, r3
 8005026:	3718      	adds	r7, #24
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	fe00e800 	.word	0xfe00e800

08005030 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b088      	sub	sp, #32
 8005034:	af02      	add	r7, sp, #8
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	4608      	mov	r0, r1
 800503a:	4611      	mov	r1, r2
 800503c:	461a      	mov	r2, r3
 800503e:	4603      	mov	r3, r0
 8005040:	817b      	strh	r3, [r7, #10]
 8005042:	460b      	mov	r3, r1
 8005044:	813b      	strh	r3, [r7, #8]
 8005046:	4613      	mov	r3, r2
 8005048:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b20      	cmp	r3, #32
 8005054:	f040 80fd 	bne.w	8005252 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005058:	6a3b      	ldr	r3, [r7, #32]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d002      	beq.n	8005064 <HAL_I2C_Mem_Read+0x34>
 800505e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005060:	2b00      	cmp	r3, #0
 8005062:	d105      	bne.n	8005070 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f44f 7200 	mov.w	r2, #512	; 0x200
 800506a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e0f1      	b.n	8005254 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005076:	2b01      	cmp	r3, #1
 8005078:	d101      	bne.n	800507e <HAL_I2C_Mem_Read+0x4e>
 800507a:	2302      	movs	r3, #2
 800507c:	e0ea      	b.n	8005254 <HAL_I2C_Mem_Read+0x224>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005086:	f7ff fa8d 	bl	80045a4 <HAL_GetTick>
 800508a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	9300      	str	r3, [sp, #0]
 8005090:	2319      	movs	r3, #25
 8005092:	2201      	movs	r2, #1
 8005094:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 f9af 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e0d5      	b.n	8005254 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2222      	movs	r2, #34	; 0x22
 80050ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2240      	movs	r2, #64	; 0x40
 80050b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6a3a      	ldr	r2, [r7, #32]
 80050c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80050c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80050d0:	88f8      	ldrh	r0, [r7, #6]
 80050d2:	893a      	ldrh	r2, [r7, #8]
 80050d4:	8979      	ldrh	r1, [r7, #10]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	9301      	str	r3, [sp, #4]
 80050da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	4603      	mov	r3, r0
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f000 f913 	bl	800530c <I2C_RequestMemoryRead>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d005      	beq.n	80050f8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e0ad      	b.n	8005254 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	2bff      	cmp	r3, #255	; 0xff
 8005100:	d90e      	bls.n	8005120 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	22ff      	movs	r2, #255	; 0xff
 8005106:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800510c:	b2da      	uxtb	r2, r3
 800510e:	8979      	ldrh	r1, [r7, #10]
 8005110:	4b52      	ldr	r3, [pc, #328]	; (800525c <HAL_I2C_Mem_Read+0x22c>)
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f000 fb0b 	bl	8005734 <I2C_TransferConfig>
 800511e:	e00f      	b.n	8005140 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005124:	b29a      	uxth	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800512e:	b2da      	uxtb	r2, r3
 8005130:	8979      	ldrh	r1, [r7, #10]
 8005132:	4b4a      	ldr	r3, [pc, #296]	; (800525c <HAL_I2C_Mem_Read+0x22c>)
 8005134:	9300      	str	r3, [sp, #0]
 8005136:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f000 fafa 	bl	8005734 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	9300      	str	r3, [sp, #0]
 8005144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005146:	2200      	movs	r2, #0
 8005148:	2104      	movs	r1, #4
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f000 f956 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e07c      	b.n	8005254 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	b2d2      	uxtb	r2, r2
 8005166:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516c:	1c5a      	adds	r2, r3, #1
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005176:	3b01      	subs	r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005182:	b29b      	uxth	r3, r3
 8005184:	3b01      	subs	r3, #1
 8005186:	b29a      	uxth	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005190:	b29b      	uxth	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d034      	beq.n	8005200 <HAL_I2C_Mem_Read+0x1d0>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800519a:	2b00      	cmp	r3, #0
 800519c:	d130      	bne.n	8005200 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	9300      	str	r3, [sp, #0]
 80051a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a4:	2200      	movs	r2, #0
 80051a6:	2180      	movs	r1, #128	; 0x80
 80051a8:	68f8      	ldr	r0, [r7, #12]
 80051aa:	f000 f927 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d001      	beq.n	80051b8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e04d      	b.n	8005254 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051bc:	b29b      	uxth	r3, r3
 80051be:	2bff      	cmp	r3, #255	; 0xff
 80051c0:	d90e      	bls.n	80051e0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	22ff      	movs	r2, #255	; 0xff
 80051c6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051cc:	b2da      	uxtb	r2, r3
 80051ce:	8979      	ldrh	r1, [r7, #10]
 80051d0:	2300      	movs	r3, #0
 80051d2:	9300      	str	r3, [sp, #0]
 80051d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f000 faab 	bl	8005734 <I2C_TransferConfig>
 80051de:	e00f      	b.n	8005200 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e4:	b29a      	uxth	r2, r3
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ee:	b2da      	uxtb	r2, r3
 80051f0:	8979      	ldrh	r1, [r7, #10]
 80051f2:	2300      	movs	r3, #0
 80051f4:	9300      	str	r3, [sp, #0]
 80051f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051fa:	68f8      	ldr	r0, [r7, #12]
 80051fc:	f000 fa9a 	bl	8005734 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005204:	b29b      	uxth	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d19a      	bne.n	8005140 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800520a:	697a      	ldr	r2, [r7, #20]
 800520c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f000 f974 	bl	80054fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d001      	beq.n	800521e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e01a      	b.n	8005254 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2220      	movs	r2, #32
 8005224:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	6859      	ldr	r1, [r3, #4]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	4b0b      	ldr	r3, [pc, #44]	; (8005260 <HAL_I2C_Mem_Read+0x230>)
 8005232:	400b      	ands	r3, r1
 8005234:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2220      	movs	r2, #32
 800523a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800524e:	2300      	movs	r3, #0
 8005250:	e000      	b.n	8005254 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005252:	2302      	movs	r3, #2
  }
}
 8005254:	4618      	mov	r0, r3
 8005256:	3718      	adds	r7, #24
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	80002400 	.word	0x80002400
 8005260:	fe00e800 	.word	0xfe00e800

08005264 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af02      	add	r7, sp, #8
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	4608      	mov	r0, r1
 800526e:	4611      	mov	r1, r2
 8005270:	461a      	mov	r2, r3
 8005272:	4603      	mov	r3, r0
 8005274:	817b      	strh	r3, [r7, #10]
 8005276:	460b      	mov	r3, r1
 8005278:	813b      	strh	r3, [r7, #8]
 800527a:	4613      	mov	r3, r2
 800527c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800527e:	88fb      	ldrh	r3, [r7, #6]
 8005280:	b2da      	uxtb	r2, r3
 8005282:	8979      	ldrh	r1, [r7, #10]
 8005284:	4b20      	ldr	r3, [pc, #128]	; (8005308 <I2C_RequestMemoryWrite+0xa4>)
 8005286:	9300      	str	r3, [sp, #0]
 8005288:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	f000 fa51 	bl	8005734 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005292:	69fa      	ldr	r2, [r7, #28]
 8005294:	69b9      	ldr	r1, [r7, #24]
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f000 f8f0 	bl	800547c <I2C_WaitOnTXISFlagUntilTimeout>
 800529c:	4603      	mov	r3, r0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d001      	beq.n	80052a6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e02c      	b.n	8005300 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052a6:	88fb      	ldrh	r3, [r7, #6]
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d105      	bne.n	80052b8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052ac:	893b      	ldrh	r3, [r7, #8]
 80052ae:	b2da      	uxtb	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	629a      	str	r2, [r3, #40]	; 0x28
 80052b6:	e015      	b.n	80052e4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80052b8:	893b      	ldrh	r3, [r7, #8]
 80052ba:	0a1b      	lsrs	r3, r3, #8
 80052bc:	b29b      	uxth	r3, r3
 80052be:	b2da      	uxtb	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052c6:	69fa      	ldr	r2, [r7, #28]
 80052c8:	69b9      	ldr	r1, [r7, #24]
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f000 f8d6 	bl	800547c <I2C_WaitOnTXISFlagUntilTimeout>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d001      	beq.n	80052da <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e012      	b.n	8005300 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052da:	893b      	ldrh	r3, [r7, #8]
 80052dc:	b2da      	uxtb	r2, r3
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	9300      	str	r3, [sp, #0]
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	2200      	movs	r2, #0
 80052ec:	2180      	movs	r1, #128	; 0x80
 80052ee:	68f8      	ldr	r0, [r7, #12]
 80052f0:	f000 f884 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e000      	b.n	8005300 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	3710      	adds	r7, #16
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	80002000 	.word	0x80002000

0800530c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b086      	sub	sp, #24
 8005310:	af02      	add	r7, sp, #8
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	4608      	mov	r0, r1
 8005316:	4611      	mov	r1, r2
 8005318:	461a      	mov	r2, r3
 800531a:	4603      	mov	r3, r0
 800531c:	817b      	strh	r3, [r7, #10]
 800531e:	460b      	mov	r3, r1
 8005320:	813b      	strh	r3, [r7, #8]
 8005322:	4613      	mov	r3, r2
 8005324:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005326:	88fb      	ldrh	r3, [r7, #6]
 8005328:	b2da      	uxtb	r2, r3
 800532a:	8979      	ldrh	r1, [r7, #10]
 800532c:	4b20      	ldr	r3, [pc, #128]	; (80053b0 <I2C_RequestMemoryRead+0xa4>)
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	2300      	movs	r3, #0
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 f9fe 	bl	8005734 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005338:	69fa      	ldr	r2, [r7, #28]
 800533a:	69b9      	ldr	r1, [r7, #24]
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f000 f89d 	bl	800547c <I2C_WaitOnTXISFlagUntilTimeout>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d001      	beq.n	800534c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e02c      	b.n	80053a6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800534c:	88fb      	ldrh	r3, [r7, #6]
 800534e:	2b01      	cmp	r3, #1
 8005350:	d105      	bne.n	800535e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005352:	893b      	ldrh	r3, [r7, #8]
 8005354:	b2da      	uxtb	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	629a      	str	r2, [r3, #40]	; 0x28
 800535c:	e015      	b.n	800538a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800535e:	893b      	ldrh	r3, [r7, #8]
 8005360:	0a1b      	lsrs	r3, r3, #8
 8005362:	b29b      	uxth	r3, r3
 8005364:	b2da      	uxtb	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800536c:	69fa      	ldr	r2, [r7, #28]
 800536e:	69b9      	ldr	r1, [r7, #24]
 8005370:	68f8      	ldr	r0, [r7, #12]
 8005372:	f000 f883 	bl	800547c <I2C_WaitOnTXISFlagUntilTimeout>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d001      	beq.n	8005380 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e012      	b.n	80053a6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005380:	893b      	ldrh	r3, [r7, #8]
 8005382:	b2da      	uxtb	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	2200      	movs	r2, #0
 8005392:	2140      	movs	r1, #64	; 0x40
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 f831 	bl	80053fc <I2C_WaitOnFlagUntilTimeout>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e000      	b.n	80053a6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80053a4:	2300      	movs	r3, #0
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3710      	adds	r7, #16
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	80002000 	.word	0x80002000

080053b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d103      	bne.n	80053d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2200      	movs	r2, #0
 80053d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	699b      	ldr	r3, [r3, #24]
 80053d8:	f003 0301 	and.w	r3, r3, #1
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d007      	beq.n	80053f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	699a      	ldr	r2, [r3, #24]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0201 	orr.w	r2, r2, #1
 80053ee:	619a      	str	r2, [r3, #24]
  }
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	603b      	str	r3, [r7, #0]
 8005408:	4613      	mov	r3, r2
 800540a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800540c:	e022      	b.n	8005454 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005414:	d01e      	beq.n	8005454 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005416:	f7ff f8c5 	bl	80045a4 <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	683a      	ldr	r2, [r7, #0]
 8005422:	429a      	cmp	r2, r3
 8005424:	d302      	bcc.n	800542c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d113      	bne.n	8005454 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005430:	f043 0220 	orr.w	r2, r3, #32
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2220      	movs	r2, #32
 800543c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e00f      	b.n	8005474 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	699a      	ldr	r2, [r3, #24]
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	4013      	ands	r3, r2
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	429a      	cmp	r2, r3
 8005462:	bf0c      	ite	eq
 8005464:	2301      	moveq	r3, #1
 8005466:	2300      	movne	r3, #0
 8005468:	b2db      	uxtb	r3, r3
 800546a:	461a      	mov	r2, r3
 800546c:	79fb      	ldrb	r3, [r7, #7]
 800546e:	429a      	cmp	r2, r3
 8005470:	d0cd      	beq.n	800540e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3710      	adds	r7, #16
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005488:	e02c      	b.n	80054e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	68b9      	ldr	r1, [r7, #8]
 800548e:	68f8      	ldr	r0, [r7, #12]
 8005490:	f000 f870 	bl	8005574 <I2C_IsErrorOccurred>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d001      	beq.n	800549e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e02a      	b.n	80054f4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054a4:	d01e      	beq.n	80054e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054a6:	f7ff f87d 	bl	80045a4 <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	68ba      	ldr	r2, [r7, #8]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d302      	bcc.n	80054bc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d113      	bne.n	80054e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054c0:	f043 0220 	orr.w	r2, r3, #32
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2220      	movs	r2, #32
 80054cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e007      	b.n	80054f4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d1cb      	bne.n	800548a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005508:	e028      	b.n	800555c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	68b9      	ldr	r1, [r7, #8]
 800550e:	68f8      	ldr	r0, [r7, #12]
 8005510:	f000 f830 	bl	8005574 <I2C_IsErrorOccurred>
 8005514:	4603      	mov	r3, r0
 8005516:	2b00      	cmp	r3, #0
 8005518:	d001      	beq.n	800551e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e026      	b.n	800556c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800551e:	f7ff f841 	bl	80045a4 <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	429a      	cmp	r2, r3
 800552c:	d302      	bcc.n	8005534 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d113      	bne.n	800555c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005538:	f043 0220 	orr.w	r2, r3, #32
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e007      	b.n	800556c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	f003 0320 	and.w	r3, r3, #32
 8005566:	2b20      	cmp	r3, #32
 8005568:	d1cf      	bne.n	800550a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b08a      	sub	sp, #40	; 0x28
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005580:	2300      	movs	r3, #0
 8005582:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800558e:	2300      	movs	r3, #0
 8005590:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005596:	69bb      	ldr	r3, [r7, #24]
 8005598:	f003 0310 	and.w	r3, r3, #16
 800559c:	2b00      	cmp	r3, #0
 800559e:	d068      	beq.n	8005672 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2210      	movs	r2, #16
 80055a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80055a8:	e049      	b.n	800563e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b0:	d045      	beq.n	800563e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80055b2:	f7fe fff7 	bl	80045a4 <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	429a      	cmp	r2, r3
 80055c0:	d302      	bcc.n	80055c8 <I2C_IsErrorOccurred+0x54>
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d13a      	bne.n	800563e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80055da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055ea:	d121      	bne.n	8005630 <I2C_IsErrorOccurred+0xbc>
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80055f2:	d01d      	beq.n	8005630 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80055f4:	7cfb      	ldrb	r3, [r7, #19]
 80055f6:	2b20      	cmp	r3, #32
 80055f8:	d01a      	beq.n	8005630 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005608:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800560a:	f7fe ffcb 	bl	80045a4 <HAL_GetTick>
 800560e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005610:	e00e      	b.n	8005630 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005612:	f7fe ffc7 	bl	80045a4 <HAL_GetTick>
 8005616:	4602      	mov	r2, r0
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	2b19      	cmp	r3, #25
 800561e:	d907      	bls.n	8005630 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8005620:	6a3b      	ldr	r3, [r7, #32]
 8005622:	f043 0320 	orr.w	r3, r3, #32
 8005626:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800562e:	e006      	b.n	800563e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	f003 0320 	and.w	r3, r3, #32
 800563a:	2b20      	cmp	r3, #32
 800563c:	d1e9      	bne.n	8005612 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	f003 0320 	and.w	r3, r3, #32
 8005648:	2b20      	cmp	r3, #32
 800564a:	d003      	beq.n	8005654 <I2C_IsErrorOccurred+0xe0>
 800564c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005650:	2b00      	cmp	r3, #0
 8005652:	d0aa      	beq.n	80055aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005654:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005658:	2b00      	cmp	r3, #0
 800565a:	d103      	bne.n	8005664 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2220      	movs	r2, #32
 8005662:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005664:	6a3b      	ldr	r3, [r7, #32]
 8005666:	f043 0304 	orr.w	r3, r3, #4
 800566a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	699b      	ldr	r3, [r3, #24]
 8005678:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005680:	2b00      	cmp	r3, #0
 8005682:	d00b      	beq.n	800569c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005684:	6a3b      	ldr	r3, [r7, #32]
 8005686:	f043 0301 	orr.w	r3, r3, #1
 800568a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005694:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800569c:	69bb      	ldr	r3, [r7, #24]
 800569e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00b      	beq.n	80056be <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80056a6:	6a3b      	ldr	r3, [r7, #32]
 80056a8:	f043 0308 	orr.w	r3, r3, #8
 80056ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80056b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00b      	beq.n	80056e0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	f043 0302 	orr.w	r3, r3, #2
 80056ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80056e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d01c      	beq.n	8005722 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80056e8:	68f8      	ldr	r0, [r7, #12]
 80056ea:	f7ff fe63 	bl	80053b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	6859      	ldr	r1, [r3, #4]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	4b0d      	ldr	r3, [pc, #52]	; (8005730 <I2C_IsErrorOccurred+0x1bc>)
 80056fa:	400b      	ands	r3, r1
 80056fc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005702:	6a3b      	ldr	r3, [r7, #32]
 8005704:	431a      	orrs	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2220      	movs	r2, #32
 800570e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005722:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005726:	4618      	mov	r0, r3
 8005728:	3728      	adds	r7, #40	; 0x28
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	fe00e800 	.word	0xfe00e800

08005734 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005734:	b480      	push	{r7}
 8005736:	b087      	sub	sp, #28
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	607b      	str	r3, [r7, #4]
 800573e:	460b      	mov	r3, r1
 8005740:	817b      	strh	r3, [r7, #10]
 8005742:	4613      	mov	r3, r2
 8005744:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005746:	897b      	ldrh	r3, [r7, #10]
 8005748:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800574c:	7a7b      	ldrb	r3, [r7, #9]
 800574e:	041b      	lsls	r3, r3, #16
 8005750:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005754:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800575a:	6a3b      	ldr	r3, [r7, #32]
 800575c:	4313      	orrs	r3, r2
 800575e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005762:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	6a3b      	ldr	r3, [r7, #32]
 800576c:	0d5b      	lsrs	r3, r3, #21
 800576e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005772:	4b08      	ldr	r3, [pc, #32]	; (8005794 <I2C_TransferConfig+0x60>)
 8005774:	430b      	orrs	r3, r1
 8005776:	43db      	mvns	r3, r3
 8005778:	ea02 0103 	and.w	r1, r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	430a      	orrs	r2, r1
 8005784:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005786:	bf00      	nop
 8005788:	371c      	adds	r7, #28
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	03ff63ff 	.word	0x03ff63ff

08005798 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b20      	cmp	r3, #32
 80057ac:	d138      	bne.n	8005820 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d101      	bne.n	80057bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80057b8:	2302      	movs	r3, #2
 80057ba:	e032      	b.n	8005822 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2224      	movs	r2, #36	; 0x24
 80057c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f022 0201 	bic.w	r2, r2, #1
 80057da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80057ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6819      	ldr	r1, [r3, #0]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	683a      	ldr	r2, [r7, #0]
 80057f8:	430a      	orrs	r2, r1
 80057fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f042 0201 	orr.w	r2, r2, #1
 800580a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2220      	movs	r2, #32
 8005810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800581c:	2300      	movs	r3, #0
 800581e:	e000      	b.n	8005822 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005820:	2302      	movs	r3, #2
  }
}
 8005822:	4618      	mov	r0, r3
 8005824:	370c      	adds	r7, #12
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr

0800582e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800582e:	b480      	push	{r7}
 8005830:	b085      	sub	sp, #20
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
 8005836:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800583e:	b2db      	uxtb	r3, r3
 8005840:	2b20      	cmp	r3, #32
 8005842:	d139      	bne.n	80058b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800584a:	2b01      	cmp	r3, #1
 800584c:	d101      	bne.n	8005852 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800584e:	2302      	movs	r3, #2
 8005850:	e033      	b.n	80058ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2224      	movs	r2, #36	; 0x24
 800585e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 0201 	bic.w	r2, r2, #1
 8005870:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005880:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	021b      	lsls	r3, r3, #8
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	4313      	orrs	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f042 0201 	orr.w	r2, r2, #1
 80058a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80058b4:	2300      	movs	r3, #0
 80058b6:	e000      	b.n	80058ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80058b8:	2302      	movs	r3, #2
  }
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3714      	adds	r7, #20
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
	...

080058c8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80058ce:	2300      	movs	r3, #0
 80058d0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80058d2:	4b23      	ldr	r3, [pc, #140]	; (8005960 <HAL_PWREx_EnableOverDrive+0x98>)
 80058d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d6:	4a22      	ldr	r2, [pc, #136]	; (8005960 <HAL_PWREx_EnableOverDrive+0x98>)
 80058d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058dc:	6413      	str	r3, [r2, #64]	; 0x40
 80058de:	4b20      	ldr	r3, [pc, #128]	; (8005960 <HAL_PWREx_EnableOverDrive+0x98>)
 80058e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058e6:	603b      	str	r3, [r7, #0]
 80058e8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80058ea:	4b1e      	ldr	r3, [pc, #120]	; (8005964 <HAL_PWREx_EnableOverDrive+0x9c>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a1d      	ldr	r2, [pc, #116]	; (8005964 <HAL_PWREx_EnableOverDrive+0x9c>)
 80058f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058f4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058f6:	f7fe fe55 	bl	80045a4 <HAL_GetTick>
 80058fa:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80058fc:	e009      	b.n	8005912 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80058fe:	f7fe fe51 	bl	80045a4 <HAL_GetTick>
 8005902:	4602      	mov	r2, r0
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	1ad3      	subs	r3, r2, r3
 8005908:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800590c:	d901      	bls.n	8005912 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e022      	b.n	8005958 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005912:	4b14      	ldr	r3, [pc, #80]	; (8005964 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800591a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800591e:	d1ee      	bne.n	80058fe <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005920:	4b10      	ldr	r3, [pc, #64]	; (8005964 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a0f      	ldr	r2, [pc, #60]	; (8005964 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005926:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800592a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800592c:	f7fe fe3a 	bl	80045a4 <HAL_GetTick>
 8005930:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005932:	e009      	b.n	8005948 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005934:	f7fe fe36 	bl	80045a4 <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005942:	d901      	bls.n	8005948 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005944:	2303      	movs	r3, #3
 8005946:	e007      	b.n	8005958 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005948:	4b06      	ldr	r3, [pc, #24]	; (8005964 <HAL_PWREx_EnableOverDrive+0x9c>)
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005950:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005954:	d1ee      	bne.n	8005934 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}
 8005960:	40023800 	.word	0x40023800
 8005964:	40007000 	.word	0x40007000

08005968 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b086      	sub	sp, #24
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005970:	2300      	movs	r3, #0
 8005972:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d101      	bne.n	800597e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e29b      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 8087 	beq.w	8005a9a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800598c:	4b96      	ldr	r3, [pc, #600]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f003 030c 	and.w	r3, r3, #12
 8005994:	2b04      	cmp	r3, #4
 8005996:	d00c      	beq.n	80059b2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005998:	4b93      	ldr	r3, [pc, #588]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	f003 030c 	and.w	r3, r3, #12
 80059a0:	2b08      	cmp	r3, #8
 80059a2:	d112      	bne.n	80059ca <HAL_RCC_OscConfig+0x62>
 80059a4:	4b90      	ldr	r3, [pc, #576]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059b0:	d10b      	bne.n	80059ca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059b2:	4b8d      	ldr	r3, [pc, #564]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d06c      	beq.n	8005a98 <HAL_RCC_OscConfig+0x130>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d168      	bne.n	8005a98 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e275      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059d2:	d106      	bne.n	80059e2 <HAL_RCC_OscConfig+0x7a>
 80059d4:	4b84      	ldr	r3, [pc, #528]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a83      	ldr	r2, [pc, #524]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 80059da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059de:	6013      	str	r3, [r2, #0]
 80059e0:	e02e      	b.n	8005a40 <HAL_RCC_OscConfig+0xd8>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d10c      	bne.n	8005a04 <HAL_RCC_OscConfig+0x9c>
 80059ea:	4b7f      	ldr	r3, [pc, #508]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a7e      	ldr	r2, [pc, #504]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 80059f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059f4:	6013      	str	r3, [r2, #0]
 80059f6:	4b7c      	ldr	r3, [pc, #496]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a7b      	ldr	r2, [pc, #492]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 80059fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a00:	6013      	str	r3, [r2, #0]
 8005a02:	e01d      	b.n	8005a40 <HAL_RCC_OscConfig+0xd8>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a0c:	d10c      	bne.n	8005a28 <HAL_RCC_OscConfig+0xc0>
 8005a0e:	4b76      	ldr	r3, [pc, #472]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a75      	ldr	r2, [pc, #468]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005a14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a18:	6013      	str	r3, [r2, #0]
 8005a1a:	4b73      	ldr	r3, [pc, #460]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a72      	ldr	r2, [pc, #456]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005a20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a24:	6013      	str	r3, [r2, #0]
 8005a26:	e00b      	b.n	8005a40 <HAL_RCC_OscConfig+0xd8>
 8005a28:	4b6f      	ldr	r3, [pc, #444]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a6e      	ldr	r2, [pc, #440]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005a2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a32:	6013      	str	r3, [r2, #0]
 8005a34:	4b6c      	ldr	r3, [pc, #432]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a6b      	ldr	r2, [pc, #428]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005a3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d013      	beq.n	8005a70 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a48:	f7fe fdac 	bl	80045a4 <HAL_GetTick>
 8005a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a4e:	e008      	b.n	8005a62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a50:	f7fe fda8 	bl	80045a4 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b64      	cmp	r3, #100	; 0x64
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e229      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a62:	4b61      	ldr	r3, [pc, #388]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d0f0      	beq.n	8005a50 <HAL_RCC_OscConfig+0xe8>
 8005a6e:	e014      	b.n	8005a9a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a70:	f7fe fd98 	bl	80045a4 <HAL_GetTick>
 8005a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a76:	e008      	b.n	8005a8a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a78:	f7fe fd94 	bl	80045a4 <HAL_GetTick>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	2b64      	cmp	r3, #100	; 0x64
 8005a84:	d901      	bls.n	8005a8a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005a86:	2303      	movs	r3, #3
 8005a88:	e215      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a8a:	4b57      	ldr	r3, [pc, #348]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1f0      	bne.n	8005a78 <HAL_RCC_OscConfig+0x110>
 8005a96:	e000      	b.n	8005a9a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d069      	beq.n	8005b7a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005aa6:	4b50      	ldr	r3, [pc, #320]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f003 030c 	and.w	r3, r3, #12
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00b      	beq.n	8005aca <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ab2:	4b4d      	ldr	r3, [pc, #308]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	f003 030c 	and.w	r3, r3, #12
 8005aba:	2b08      	cmp	r3, #8
 8005abc:	d11c      	bne.n	8005af8 <HAL_RCC_OscConfig+0x190>
 8005abe:	4b4a      	ldr	r3, [pc, #296]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d116      	bne.n	8005af8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005aca:	4b47      	ldr	r3, [pc, #284]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d005      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x17a>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d001      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e1e9      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ae2:	4b41      	ldr	r3, [pc, #260]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	00db      	lsls	r3, r3, #3
 8005af0:	493d      	ldr	r1, [pc, #244]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005af2:	4313      	orrs	r3, r2
 8005af4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005af6:	e040      	b.n	8005b7a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d023      	beq.n	8005b48 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b00:	4b39      	ldr	r3, [pc, #228]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a38      	ldr	r2, [pc, #224]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005b06:	f043 0301 	orr.w	r3, r3, #1
 8005b0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b0c:	f7fe fd4a 	bl	80045a4 <HAL_GetTick>
 8005b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b12:	e008      	b.n	8005b26 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b14:	f7fe fd46 	bl	80045a4 <HAL_GetTick>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d901      	bls.n	8005b26 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e1c7      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b26:	4b30      	ldr	r3, [pc, #192]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0302 	and.w	r3, r3, #2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d0f0      	beq.n	8005b14 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b32:	4b2d      	ldr	r3, [pc, #180]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	00db      	lsls	r3, r3, #3
 8005b40:	4929      	ldr	r1, [pc, #164]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005b42:	4313      	orrs	r3, r2
 8005b44:	600b      	str	r3, [r1, #0]
 8005b46:	e018      	b.n	8005b7a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b48:	4b27      	ldr	r3, [pc, #156]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a26      	ldr	r2, [pc, #152]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005b4e:	f023 0301 	bic.w	r3, r3, #1
 8005b52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b54:	f7fe fd26 	bl	80045a4 <HAL_GetTick>
 8005b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b5a:	e008      	b.n	8005b6e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b5c:	f7fe fd22 	bl	80045a4 <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d901      	bls.n	8005b6e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e1a3      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b6e:	4b1e      	ldr	r3, [pc, #120]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 0302 	and.w	r3, r3, #2
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1f0      	bne.n	8005b5c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0308 	and.w	r3, r3, #8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d038      	beq.n	8005bf8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	695b      	ldr	r3, [r3, #20]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d019      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b8e:	4b16      	ldr	r3, [pc, #88]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005b90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b92:	4a15      	ldr	r2, [pc, #84]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005b94:	f043 0301 	orr.w	r3, r3, #1
 8005b98:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b9a:	f7fe fd03 	bl	80045a4 <HAL_GetTick>
 8005b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ba0:	e008      	b.n	8005bb4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ba2:	f7fe fcff 	bl	80045a4 <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d901      	bls.n	8005bb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	e180      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bb4:	4b0c      	ldr	r3, [pc, #48]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005bb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bb8:	f003 0302 	and.w	r3, r3, #2
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d0f0      	beq.n	8005ba2 <HAL_RCC_OscConfig+0x23a>
 8005bc0:	e01a      	b.n	8005bf8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bc2:	4b09      	ldr	r3, [pc, #36]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bc6:	4a08      	ldr	r2, [pc, #32]	; (8005be8 <HAL_RCC_OscConfig+0x280>)
 8005bc8:	f023 0301 	bic.w	r3, r3, #1
 8005bcc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bce:	f7fe fce9 	bl	80045a4 <HAL_GetTick>
 8005bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bd4:	e00a      	b.n	8005bec <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bd6:	f7fe fce5 	bl	80045a4 <HAL_GetTick>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	1ad3      	subs	r3, r2, r3
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d903      	bls.n	8005bec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e166      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
 8005be8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bec:	4b92      	ldr	r3, [pc, #584]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005bee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d1ee      	bne.n	8005bd6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0304 	and.w	r3, r3, #4
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f000 80a4 	beq.w	8005d4e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c06:	4b8c      	ldr	r3, [pc, #560]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d10d      	bne.n	8005c2e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c12:	4b89      	ldr	r3, [pc, #548]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c16:	4a88      	ldr	r2, [pc, #544]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8005c1e:	4b86      	ldr	r3, [pc, #536]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c26:	60bb      	str	r3, [r7, #8]
 8005c28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c2e:	4b83      	ldr	r3, [pc, #524]	; (8005e3c <HAL_RCC_OscConfig+0x4d4>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d118      	bne.n	8005c6c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005c3a:	4b80      	ldr	r3, [pc, #512]	; (8005e3c <HAL_RCC_OscConfig+0x4d4>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a7f      	ldr	r2, [pc, #508]	; (8005e3c <HAL_RCC_OscConfig+0x4d4>)
 8005c40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c46:	f7fe fcad 	bl	80045a4 <HAL_GetTick>
 8005c4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c4c:	e008      	b.n	8005c60 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c4e:	f7fe fca9 	bl	80045a4 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	2b64      	cmp	r3, #100	; 0x64
 8005c5a:	d901      	bls.n	8005c60 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e12a      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c60:	4b76      	ldr	r3, [pc, #472]	; (8005e3c <HAL_RCC_OscConfig+0x4d4>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d0f0      	beq.n	8005c4e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d106      	bne.n	8005c82 <HAL_RCC_OscConfig+0x31a>
 8005c74:	4b70      	ldr	r3, [pc, #448]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c78:	4a6f      	ldr	r2, [pc, #444]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005c7a:	f043 0301 	orr.w	r3, r3, #1
 8005c7e:	6713      	str	r3, [r2, #112]	; 0x70
 8005c80:	e02d      	b.n	8005cde <HAL_RCC_OscConfig+0x376>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d10c      	bne.n	8005ca4 <HAL_RCC_OscConfig+0x33c>
 8005c8a:	4b6b      	ldr	r3, [pc, #428]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c8e:	4a6a      	ldr	r2, [pc, #424]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005c90:	f023 0301 	bic.w	r3, r3, #1
 8005c94:	6713      	str	r3, [r2, #112]	; 0x70
 8005c96:	4b68      	ldr	r3, [pc, #416]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c9a:	4a67      	ldr	r2, [pc, #412]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005c9c:	f023 0304 	bic.w	r3, r3, #4
 8005ca0:	6713      	str	r3, [r2, #112]	; 0x70
 8005ca2:	e01c      	b.n	8005cde <HAL_RCC_OscConfig+0x376>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	2b05      	cmp	r3, #5
 8005caa:	d10c      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x35e>
 8005cac:	4b62      	ldr	r3, [pc, #392]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb0:	4a61      	ldr	r2, [pc, #388]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005cb2:	f043 0304 	orr.w	r3, r3, #4
 8005cb6:	6713      	str	r3, [r2, #112]	; 0x70
 8005cb8:	4b5f      	ldr	r3, [pc, #380]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cbc:	4a5e      	ldr	r2, [pc, #376]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005cbe:	f043 0301 	orr.w	r3, r3, #1
 8005cc2:	6713      	str	r3, [r2, #112]	; 0x70
 8005cc4:	e00b      	b.n	8005cde <HAL_RCC_OscConfig+0x376>
 8005cc6:	4b5c      	ldr	r3, [pc, #368]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cca:	4a5b      	ldr	r2, [pc, #364]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005ccc:	f023 0301 	bic.w	r3, r3, #1
 8005cd0:	6713      	str	r3, [r2, #112]	; 0x70
 8005cd2:	4b59      	ldr	r3, [pc, #356]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cd6:	4a58      	ldr	r2, [pc, #352]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005cd8:	f023 0304 	bic.w	r3, r3, #4
 8005cdc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d015      	beq.n	8005d12 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ce6:	f7fe fc5d 	bl	80045a4 <HAL_GetTick>
 8005cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cec:	e00a      	b.n	8005d04 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cee:	f7fe fc59 	bl	80045a4 <HAL_GetTick>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	1ad3      	subs	r3, r2, r3
 8005cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d901      	bls.n	8005d04 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e0d8      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d04:	4b4c      	ldr	r3, [pc, #304]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d08:	f003 0302 	and.w	r3, r3, #2
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d0ee      	beq.n	8005cee <HAL_RCC_OscConfig+0x386>
 8005d10:	e014      	b.n	8005d3c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d12:	f7fe fc47 	bl	80045a4 <HAL_GetTick>
 8005d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d18:	e00a      	b.n	8005d30 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d1a:	f7fe fc43 	bl	80045a4 <HAL_GetTick>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d901      	bls.n	8005d30 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e0c2      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d30:	4b41      	ldr	r3, [pc, #260]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d34:	f003 0302 	and.w	r3, r3, #2
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d1ee      	bne.n	8005d1a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d3c:	7dfb      	ldrb	r3, [r7, #23]
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d105      	bne.n	8005d4e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d42:	4b3d      	ldr	r3, [pc, #244]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d46:	4a3c      	ldr	r2, [pc, #240]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005d48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d4c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	699b      	ldr	r3, [r3, #24]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	f000 80ae 	beq.w	8005eb4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d58:	4b37      	ldr	r3, [pc, #220]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	f003 030c 	and.w	r3, r3, #12
 8005d60:	2b08      	cmp	r3, #8
 8005d62:	d06d      	beq.n	8005e40 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	699b      	ldr	r3, [r3, #24]
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d14b      	bne.n	8005e04 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d6c:	4b32      	ldr	r3, [pc, #200]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a31      	ldr	r2, [pc, #196]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005d72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d78:	f7fe fc14 	bl	80045a4 <HAL_GetTick>
 8005d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d7e:	e008      	b.n	8005d92 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d80:	f7fe fc10 	bl	80045a4 <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d901      	bls.n	8005d92 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e091      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d92:	4b29      	ldr	r3, [pc, #164]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1f0      	bne.n	8005d80 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	69da      	ldr	r2, [r3, #28]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a1b      	ldr	r3, [r3, #32]
 8005da6:	431a      	orrs	r2, r3
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dac:	019b      	lsls	r3, r3, #6
 8005dae:	431a      	orrs	r2, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005db4:	085b      	lsrs	r3, r3, #1
 8005db6:	3b01      	subs	r3, #1
 8005db8:	041b      	lsls	r3, r3, #16
 8005dba:	431a      	orrs	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc0:	061b      	lsls	r3, r3, #24
 8005dc2:	431a      	orrs	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc8:	071b      	lsls	r3, r3, #28
 8005dca:	491b      	ldr	r1, [pc, #108]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dd0:	4b19      	ldr	r3, [pc, #100]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a18      	ldr	r2, [pc, #96]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005dd6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005dda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ddc:	f7fe fbe2 	bl	80045a4 <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005de2:	e008      	b.n	8005df6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005de4:	f7fe fbde 	bl	80045a4 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d901      	bls.n	8005df6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e05f      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005df6:	4b10      	ldr	r3, [pc, #64]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d0f0      	beq.n	8005de4 <HAL_RCC_OscConfig+0x47c>
 8005e02:	e057      	b.n	8005eb4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e04:	4b0c      	ldr	r3, [pc, #48]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a0b      	ldr	r2, [pc, #44]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005e0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e10:	f7fe fbc8 	bl	80045a4 <HAL_GetTick>
 8005e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e16:	e008      	b.n	8005e2a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e18:	f7fe fbc4 	bl	80045a4 <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d901      	bls.n	8005e2a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e045      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e2a:	4b03      	ldr	r3, [pc, #12]	; (8005e38 <HAL_RCC_OscConfig+0x4d0>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1f0      	bne.n	8005e18 <HAL_RCC_OscConfig+0x4b0>
 8005e36:	e03d      	b.n	8005eb4 <HAL_RCC_OscConfig+0x54c>
 8005e38:	40023800 	.word	0x40023800
 8005e3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005e40:	4b1f      	ldr	r3, [pc, #124]	; (8005ec0 <HAL_RCC_OscConfig+0x558>)
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d030      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d129      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d122      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e70:	4013      	ands	r3, r2
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e76:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d119      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e86:	085b      	lsrs	r3, r3, #1
 8005e88:	3b01      	subs	r3, #1
 8005e8a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d10f      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e9a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d107      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eaa:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d001      	beq.n	8005eb4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e000      	b.n	8005eb6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3718      	adds	r7, #24
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}
 8005ebe:	bf00      	nop
 8005ec0:	40023800 	.word	0x40023800

08005ec4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d101      	bne.n	8005edc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e0d0      	b.n	800607e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005edc:	4b6a      	ldr	r3, [pc, #424]	; (8006088 <HAL_RCC_ClockConfig+0x1c4>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 030f 	and.w	r3, r3, #15
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d910      	bls.n	8005f0c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eea:	4b67      	ldr	r3, [pc, #412]	; (8006088 <HAL_RCC_ClockConfig+0x1c4>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f023 020f 	bic.w	r2, r3, #15
 8005ef2:	4965      	ldr	r1, [pc, #404]	; (8006088 <HAL_RCC_ClockConfig+0x1c4>)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005efa:	4b63      	ldr	r3, [pc, #396]	; (8006088 <HAL_RCC_ClockConfig+0x1c4>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 030f 	and.w	r3, r3, #15
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d001      	beq.n	8005f0c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e0b8      	b.n	800607e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0302 	and.w	r3, r3, #2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d020      	beq.n	8005f5a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0304 	and.w	r3, r3, #4
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d005      	beq.n	8005f30 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f24:	4b59      	ldr	r3, [pc, #356]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	4a58      	ldr	r2, [pc, #352]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005f2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f2e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0308 	and.w	r3, r3, #8
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d005      	beq.n	8005f48 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f3c:	4b53      	ldr	r3, [pc, #332]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	4a52      	ldr	r2, [pc, #328]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005f42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f46:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f48:	4b50      	ldr	r3, [pc, #320]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	494d      	ldr	r1, [pc, #308]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d040      	beq.n	8005fe8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d107      	bne.n	8005f7e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f6e:	4b47      	ldr	r3, [pc, #284]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d115      	bne.n	8005fa6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e07f      	b.n	800607e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d107      	bne.n	8005f96 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f86:	4b41      	ldr	r3, [pc, #260]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d109      	bne.n	8005fa6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e073      	b.n	800607e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f96:	4b3d      	ldr	r3, [pc, #244]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 0302 	and.w	r3, r3, #2
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d101      	bne.n	8005fa6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e06b      	b.n	800607e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005fa6:	4b39      	ldr	r3, [pc, #228]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f023 0203 	bic.w	r2, r3, #3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	4936      	ldr	r1, [pc, #216]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fb8:	f7fe faf4 	bl	80045a4 <HAL_GetTick>
 8005fbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fbe:	e00a      	b.n	8005fd6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fc0:	f7fe faf0 	bl	80045a4 <HAL_GetTick>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d901      	bls.n	8005fd6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	e053      	b.n	800607e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fd6:	4b2d      	ldr	r3, [pc, #180]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	f003 020c 	and.w	r2, r3, #12
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d1eb      	bne.n	8005fc0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fe8:	4b27      	ldr	r3, [pc, #156]	; (8006088 <HAL_RCC_ClockConfig+0x1c4>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 030f 	and.w	r3, r3, #15
 8005ff0:	683a      	ldr	r2, [r7, #0]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d210      	bcs.n	8006018 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ff6:	4b24      	ldr	r3, [pc, #144]	; (8006088 <HAL_RCC_ClockConfig+0x1c4>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f023 020f 	bic.w	r2, r3, #15
 8005ffe:	4922      	ldr	r1, [pc, #136]	; (8006088 <HAL_RCC_ClockConfig+0x1c4>)
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	4313      	orrs	r3, r2
 8006004:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006006:	4b20      	ldr	r3, [pc, #128]	; (8006088 <HAL_RCC_ClockConfig+0x1c4>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 030f 	and.w	r3, r3, #15
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	429a      	cmp	r2, r3
 8006012:	d001      	beq.n	8006018 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	e032      	b.n	800607e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0304 	and.w	r3, r3, #4
 8006020:	2b00      	cmp	r3, #0
 8006022:	d008      	beq.n	8006036 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006024:	4b19      	ldr	r3, [pc, #100]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	4916      	ldr	r1, [pc, #88]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8006032:	4313      	orrs	r3, r2
 8006034:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0308 	and.w	r3, r3, #8
 800603e:	2b00      	cmp	r3, #0
 8006040:	d009      	beq.n	8006056 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006042:	4b12      	ldr	r3, [pc, #72]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	00db      	lsls	r3, r3, #3
 8006050:	490e      	ldr	r1, [pc, #56]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 8006052:	4313      	orrs	r3, r2
 8006054:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006056:	f000 f821 	bl	800609c <HAL_RCC_GetSysClockFreq>
 800605a:	4602      	mov	r2, r0
 800605c:	4b0b      	ldr	r3, [pc, #44]	; (800608c <HAL_RCC_ClockConfig+0x1c8>)
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	091b      	lsrs	r3, r3, #4
 8006062:	f003 030f 	and.w	r3, r3, #15
 8006066:	490a      	ldr	r1, [pc, #40]	; (8006090 <HAL_RCC_ClockConfig+0x1cc>)
 8006068:	5ccb      	ldrb	r3, [r1, r3]
 800606a:	fa22 f303 	lsr.w	r3, r2, r3
 800606e:	4a09      	ldr	r2, [pc, #36]	; (8006094 <HAL_RCC_ClockConfig+0x1d0>)
 8006070:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006072:	4b09      	ldr	r3, [pc, #36]	; (8006098 <HAL_RCC_ClockConfig+0x1d4>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4618      	mov	r0, r3
 8006078:	f7fe fa50 	bl	800451c <HAL_InitTick>

  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	40023c00 	.word	0x40023c00
 800608c:	40023800 	.word	0x40023800
 8006090:	0800de04 	.word	0x0800de04
 8006094:	20000000 	.word	0x20000000
 8006098:	20000004 	.word	0x20000004

0800609c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800609c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060a0:	b094      	sub	sp, #80	; 0x50
 80060a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80060a4:	2300      	movs	r3, #0
 80060a6:	647b      	str	r3, [r7, #68]	; 0x44
 80060a8:	2300      	movs	r3, #0
 80060aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060ac:	2300      	movs	r3, #0
 80060ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80060b0:	2300      	movs	r3, #0
 80060b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060b4:	4b79      	ldr	r3, [pc, #484]	; (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	f003 030c 	and.w	r3, r3, #12
 80060bc:	2b08      	cmp	r3, #8
 80060be:	d00d      	beq.n	80060dc <HAL_RCC_GetSysClockFreq+0x40>
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	f200 80e1 	bhi.w	8006288 <HAL_RCC_GetSysClockFreq+0x1ec>
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d002      	beq.n	80060d0 <HAL_RCC_GetSysClockFreq+0x34>
 80060ca:	2b04      	cmp	r3, #4
 80060cc:	d003      	beq.n	80060d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80060ce:	e0db      	b.n	8006288 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060d0:	4b73      	ldr	r3, [pc, #460]	; (80062a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80060d2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80060d4:	e0db      	b.n	800628e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060d6:	4b73      	ldr	r3, [pc, #460]	; (80062a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80060d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80060da:	e0d8      	b.n	800628e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060dc:	4b6f      	ldr	r3, [pc, #444]	; (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060e4:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80060e6:	4b6d      	ldr	r3, [pc, #436]	; (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d063      	beq.n	80061ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060f2:	4b6a      	ldr	r3, [pc, #424]	; (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	099b      	lsrs	r3, r3, #6
 80060f8:	2200      	movs	r2, #0
 80060fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80060fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80060fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006100:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006104:	633b      	str	r3, [r7, #48]	; 0x30
 8006106:	2300      	movs	r3, #0
 8006108:	637b      	str	r3, [r7, #52]	; 0x34
 800610a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800610e:	4622      	mov	r2, r4
 8006110:	462b      	mov	r3, r5
 8006112:	f04f 0000 	mov.w	r0, #0
 8006116:	f04f 0100 	mov.w	r1, #0
 800611a:	0159      	lsls	r1, r3, #5
 800611c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006120:	0150      	lsls	r0, r2, #5
 8006122:	4602      	mov	r2, r0
 8006124:	460b      	mov	r3, r1
 8006126:	4621      	mov	r1, r4
 8006128:	1a51      	subs	r1, r2, r1
 800612a:	6139      	str	r1, [r7, #16]
 800612c:	4629      	mov	r1, r5
 800612e:	eb63 0301 	sbc.w	r3, r3, r1
 8006132:	617b      	str	r3, [r7, #20]
 8006134:	f04f 0200 	mov.w	r2, #0
 8006138:	f04f 0300 	mov.w	r3, #0
 800613c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006140:	4659      	mov	r1, fp
 8006142:	018b      	lsls	r3, r1, #6
 8006144:	4651      	mov	r1, sl
 8006146:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800614a:	4651      	mov	r1, sl
 800614c:	018a      	lsls	r2, r1, #6
 800614e:	4651      	mov	r1, sl
 8006150:	ebb2 0801 	subs.w	r8, r2, r1
 8006154:	4659      	mov	r1, fp
 8006156:	eb63 0901 	sbc.w	r9, r3, r1
 800615a:	f04f 0200 	mov.w	r2, #0
 800615e:	f04f 0300 	mov.w	r3, #0
 8006162:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006166:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800616a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800616e:	4690      	mov	r8, r2
 8006170:	4699      	mov	r9, r3
 8006172:	4623      	mov	r3, r4
 8006174:	eb18 0303 	adds.w	r3, r8, r3
 8006178:	60bb      	str	r3, [r7, #8]
 800617a:	462b      	mov	r3, r5
 800617c:	eb49 0303 	adc.w	r3, r9, r3
 8006180:	60fb      	str	r3, [r7, #12]
 8006182:	f04f 0200 	mov.w	r2, #0
 8006186:	f04f 0300 	mov.w	r3, #0
 800618a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800618e:	4629      	mov	r1, r5
 8006190:	024b      	lsls	r3, r1, #9
 8006192:	4621      	mov	r1, r4
 8006194:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006198:	4621      	mov	r1, r4
 800619a:	024a      	lsls	r2, r1, #9
 800619c:	4610      	mov	r0, r2
 800619e:	4619      	mov	r1, r3
 80061a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061a2:	2200      	movs	r2, #0
 80061a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80061a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80061ac:	f7fa f8a0 	bl	80002f0 <__aeabi_uldivmod>
 80061b0:	4602      	mov	r2, r0
 80061b2:	460b      	mov	r3, r1
 80061b4:	4613      	mov	r3, r2
 80061b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061b8:	e058      	b.n	800626c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061ba:	4b38      	ldr	r3, [pc, #224]	; (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	099b      	lsrs	r3, r3, #6
 80061c0:	2200      	movs	r2, #0
 80061c2:	4618      	mov	r0, r3
 80061c4:	4611      	mov	r1, r2
 80061c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80061ca:	623b      	str	r3, [r7, #32]
 80061cc:	2300      	movs	r3, #0
 80061ce:	627b      	str	r3, [r7, #36]	; 0x24
 80061d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80061d4:	4642      	mov	r2, r8
 80061d6:	464b      	mov	r3, r9
 80061d8:	f04f 0000 	mov.w	r0, #0
 80061dc:	f04f 0100 	mov.w	r1, #0
 80061e0:	0159      	lsls	r1, r3, #5
 80061e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061e6:	0150      	lsls	r0, r2, #5
 80061e8:	4602      	mov	r2, r0
 80061ea:	460b      	mov	r3, r1
 80061ec:	4641      	mov	r1, r8
 80061ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80061f2:	4649      	mov	r1, r9
 80061f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80061f8:	f04f 0200 	mov.w	r2, #0
 80061fc:	f04f 0300 	mov.w	r3, #0
 8006200:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006204:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006208:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800620c:	ebb2 040a 	subs.w	r4, r2, sl
 8006210:	eb63 050b 	sbc.w	r5, r3, fp
 8006214:	f04f 0200 	mov.w	r2, #0
 8006218:	f04f 0300 	mov.w	r3, #0
 800621c:	00eb      	lsls	r3, r5, #3
 800621e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006222:	00e2      	lsls	r2, r4, #3
 8006224:	4614      	mov	r4, r2
 8006226:	461d      	mov	r5, r3
 8006228:	4643      	mov	r3, r8
 800622a:	18e3      	adds	r3, r4, r3
 800622c:	603b      	str	r3, [r7, #0]
 800622e:	464b      	mov	r3, r9
 8006230:	eb45 0303 	adc.w	r3, r5, r3
 8006234:	607b      	str	r3, [r7, #4]
 8006236:	f04f 0200 	mov.w	r2, #0
 800623a:	f04f 0300 	mov.w	r3, #0
 800623e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006242:	4629      	mov	r1, r5
 8006244:	028b      	lsls	r3, r1, #10
 8006246:	4621      	mov	r1, r4
 8006248:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800624c:	4621      	mov	r1, r4
 800624e:	028a      	lsls	r2, r1, #10
 8006250:	4610      	mov	r0, r2
 8006252:	4619      	mov	r1, r3
 8006254:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006256:	2200      	movs	r2, #0
 8006258:	61bb      	str	r3, [r7, #24]
 800625a:	61fa      	str	r2, [r7, #28]
 800625c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006260:	f7fa f846 	bl	80002f0 <__aeabi_uldivmod>
 8006264:	4602      	mov	r2, r0
 8006266:	460b      	mov	r3, r1
 8006268:	4613      	mov	r3, r2
 800626a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800626c:	4b0b      	ldr	r3, [pc, #44]	; (800629c <HAL_RCC_GetSysClockFreq+0x200>)
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	0c1b      	lsrs	r3, r3, #16
 8006272:	f003 0303 	and.w	r3, r3, #3
 8006276:	3301      	adds	r3, #1
 8006278:	005b      	lsls	r3, r3, #1
 800627a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800627c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800627e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006280:	fbb2 f3f3 	udiv	r3, r2, r3
 8006284:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006286:	e002      	b.n	800628e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006288:	4b05      	ldr	r3, [pc, #20]	; (80062a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800628a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800628c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800628e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006290:	4618      	mov	r0, r3
 8006292:	3750      	adds	r7, #80	; 0x50
 8006294:	46bd      	mov	sp, r7
 8006296:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800629a:	bf00      	nop
 800629c:	40023800 	.word	0x40023800
 80062a0:	00f42400 	.word	0x00f42400
 80062a4:	007a1200 	.word	0x007a1200

080062a8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062a8:	b480      	push	{r7}
 80062aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062ac:	4b03      	ldr	r3, [pc, #12]	; (80062bc <HAL_RCC_GetHCLKFreq+0x14>)
 80062ae:	681b      	ldr	r3, [r3, #0]
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr
 80062ba:	bf00      	nop
 80062bc:	20000000 	.word	0x20000000

080062c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80062c4:	f7ff fff0 	bl	80062a8 <HAL_RCC_GetHCLKFreq>
 80062c8:	4602      	mov	r2, r0
 80062ca:	4b05      	ldr	r3, [pc, #20]	; (80062e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	0a9b      	lsrs	r3, r3, #10
 80062d0:	f003 0307 	and.w	r3, r3, #7
 80062d4:	4903      	ldr	r1, [pc, #12]	; (80062e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062d6:	5ccb      	ldrb	r3, [r1, r3]
 80062d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062dc:	4618      	mov	r0, r3
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	40023800 	.word	0x40023800
 80062e4:	0800de14 	.word	0x0800de14

080062e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80062ec:	f7ff ffdc 	bl	80062a8 <HAL_RCC_GetHCLKFreq>
 80062f0:	4602      	mov	r2, r0
 80062f2:	4b05      	ldr	r3, [pc, #20]	; (8006308 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	0b5b      	lsrs	r3, r3, #13
 80062f8:	f003 0307 	and.w	r3, r3, #7
 80062fc:	4903      	ldr	r1, [pc, #12]	; (800630c <HAL_RCC_GetPCLK2Freq+0x24>)
 80062fe:	5ccb      	ldrb	r3, [r1, r3]
 8006300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006304:	4618      	mov	r0, r3
 8006306:	bd80      	pop	{r7, pc}
 8006308:	40023800 	.word	0x40023800
 800630c:	0800de14 	.word	0x0800de14

08006310 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b088      	sub	sp, #32
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006318:	2300      	movs	r3, #0
 800631a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800631c:	2300      	movs	r3, #0
 800631e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006320:	2300      	movs	r3, #0
 8006322:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006324:	2300      	movs	r3, #0
 8006326:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006328:	2300      	movs	r3, #0
 800632a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0301 	and.w	r3, r3, #1
 8006334:	2b00      	cmp	r3, #0
 8006336:	d012      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006338:	4b69      	ldr	r3, [pc, #420]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	4a68      	ldr	r2, [pc, #416]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800633e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006342:	6093      	str	r3, [r2, #8]
 8006344:	4b66      	ldr	r3, [pc, #408]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006346:	689a      	ldr	r2, [r3, #8]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800634c:	4964      	ldr	r1, [pc, #400]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800634e:	4313      	orrs	r3, r2
 8006350:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800635a:	2301      	movs	r3, #1
 800635c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d017      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800636a:	4b5d      	ldr	r3, [pc, #372]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800636c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006370:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006378:	4959      	ldr	r1, [pc, #356]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800637a:	4313      	orrs	r3, r2
 800637c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006384:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006388:	d101      	bne.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800638a:	2301      	movs	r3, #1
 800638c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006396:	2301      	movs	r3, #1
 8006398:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d017      	beq.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80063a6:	4b4e      	ldr	r3, [pc, #312]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80063ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b4:	494a      	ldr	r1, [pc, #296]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063b6:	4313      	orrs	r3, r2
 80063b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063c4:	d101      	bne.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80063c6:	2301      	movs	r3, #1
 80063c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d101      	bne.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80063d2:	2301      	movs	r3, #1
 80063d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d001      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80063e2:	2301      	movs	r3, #1
 80063e4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0320 	and.w	r3, r3, #32
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 808b 	beq.w	800650a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80063f4:	4b3a      	ldr	r3, [pc, #232]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f8:	4a39      	ldr	r2, [pc, #228]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063fe:	6413      	str	r3, [r2, #64]	; 0x40
 8006400:	4b37      	ldr	r3, [pc, #220]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006408:	60bb      	str	r3, [r7, #8]
 800640a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800640c:	4b35      	ldr	r3, [pc, #212]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a34      	ldr	r2, [pc, #208]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006412:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006416:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006418:	f7fe f8c4 	bl	80045a4 <HAL_GetTick>
 800641c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800641e:	e008      	b.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006420:	f7fe f8c0 	bl	80045a4 <HAL_GetTick>
 8006424:	4602      	mov	r2, r0
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	2b64      	cmp	r3, #100	; 0x64
 800642c:	d901      	bls.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e38f      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006432:	4b2c      	ldr	r3, [pc, #176]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800643a:	2b00      	cmp	r3, #0
 800643c:	d0f0      	beq.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800643e:	4b28      	ldr	r3, [pc, #160]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006442:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006446:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d035      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	429a      	cmp	r2, r3
 800645a:	d02e      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800645c:	4b20      	ldr	r3, [pc, #128]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800645e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006460:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006464:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006466:	4b1e      	ldr	r3, [pc, #120]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800646a:	4a1d      	ldr	r2, [pc, #116]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800646c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006470:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006472:	4b1b      	ldr	r3, [pc, #108]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006476:	4a1a      	ldr	r2, [pc, #104]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006478:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800647c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800647e:	4a18      	ldr	r2, [pc, #96]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006484:	4b16      	ldr	r3, [pc, #88]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	2b01      	cmp	r3, #1
 800648e:	d114      	bne.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006490:	f7fe f888 	bl	80045a4 <HAL_GetTick>
 8006494:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006496:	e00a      	b.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006498:	f7fe f884 	bl	80045a4 <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d901      	bls.n	80064ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80064aa:	2303      	movs	r3, #3
 80064ac:	e351      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80064ae:	4b0c      	ldr	r3, [pc, #48]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064b2:	f003 0302 	and.w	r3, r3, #2
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d0ee      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064c6:	d111      	bne.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80064c8:	4b05      	ldr	r3, [pc, #20]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80064d4:	4b04      	ldr	r3, [pc, #16]	; (80064e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80064d6:	400b      	ands	r3, r1
 80064d8:	4901      	ldr	r1, [pc, #4]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064da:	4313      	orrs	r3, r2
 80064dc:	608b      	str	r3, [r1, #8]
 80064de:	e00b      	b.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80064e0:	40023800 	.word	0x40023800
 80064e4:	40007000 	.word	0x40007000
 80064e8:	0ffffcff 	.word	0x0ffffcff
 80064ec:	4bac      	ldr	r3, [pc, #688]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	4aab      	ldr	r2, [pc, #684]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064f2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80064f6:	6093      	str	r3, [r2, #8]
 80064f8:	4ba9      	ldr	r3, [pc, #676]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006500:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006504:	49a6      	ldr	r1, [pc, #664]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006506:	4313      	orrs	r3, r2
 8006508:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0310 	and.w	r3, r3, #16
 8006512:	2b00      	cmp	r3, #0
 8006514:	d010      	beq.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006516:	4ba2      	ldr	r3, [pc, #648]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006518:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800651c:	4aa0      	ldr	r2, [pc, #640]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800651e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006522:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006526:	4b9e      	ldr	r3, [pc, #632]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006528:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006530:	499b      	ldr	r1, [pc, #620]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006532:	4313      	orrs	r3, r2
 8006534:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00a      	beq.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006544:	4b96      	ldr	r3, [pc, #600]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006546:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800654a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006552:	4993      	ldr	r1, [pc, #588]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006554:	4313      	orrs	r3, r2
 8006556:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00a      	beq.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006566:	4b8e      	ldr	r3, [pc, #568]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006568:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800656c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006574:	498a      	ldr	r1, [pc, #552]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006576:	4313      	orrs	r3, r2
 8006578:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006584:	2b00      	cmp	r3, #0
 8006586:	d00a      	beq.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006588:	4b85      	ldr	r3, [pc, #532]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800658a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800658e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006596:	4982      	ldr	r1, [pc, #520]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006598:	4313      	orrs	r3, r2
 800659a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00a      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80065aa:	4b7d      	ldr	r3, [pc, #500]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065b8:	4979      	ldr	r1, [pc, #484]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065ba:	4313      	orrs	r3, r2
 80065bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00a      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065cc:	4b74      	ldr	r3, [pc, #464]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065d2:	f023 0203 	bic.w	r2, r3, #3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065da:	4971      	ldr	r1, [pc, #452]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065dc:	4313      	orrs	r3, r2
 80065de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00a      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80065ee:	4b6c      	ldr	r3, [pc, #432]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065f4:	f023 020c 	bic.w	r2, r3, #12
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065fc:	4968      	ldr	r1, [pc, #416]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065fe:	4313      	orrs	r3, r2
 8006600:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00a      	beq.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006610:	4b63      	ldr	r3, [pc, #396]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006616:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800661e:	4960      	ldr	r1, [pc, #384]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006620:	4313      	orrs	r3, r2
 8006622:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800662e:	2b00      	cmp	r3, #0
 8006630:	d00a      	beq.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006632:	4b5b      	ldr	r3, [pc, #364]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006638:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006640:	4957      	ldr	r1, [pc, #348]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006642:	4313      	orrs	r3, r2
 8006644:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006650:	2b00      	cmp	r3, #0
 8006652:	d00a      	beq.n	800666a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006654:	4b52      	ldr	r3, [pc, #328]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800665a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006662:	494f      	ldr	r1, [pc, #316]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006664:	4313      	orrs	r3, r2
 8006666:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006672:	2b00      	cmp	r3, #0
 8006674:	d00a      	beq.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006676:	4b4a      	ldr	r3, [pc, #296]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800667c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006684:	4946      	ldr	r1, [pc, #280]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006686:	4313      	orrs	r3, r2
 8006688:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006694:	2b00      	cmp	r3, #0
 8006696:	d00a      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006698:	4b41      	ldr	r3, [pc, #260]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800669a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800669e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066a6:	493e      	ldr	r1, [pc, #248]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066a8:	4313      	orrs	r3, r2
 80066aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00a      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80066ba:	4b39      	ldr	r3, [pc, #228]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066c8:	4935      	ldr	r1, [pc, #212]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066ca:	4313      	orrs	r3, r2
 80066cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d00a      	beq.n	80066f2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80066dc:	4b30      	ldr	r3, [pc, #192]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066e2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066ea:	492d      	ldr	r1, [pc, #180]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066ec:	4313      	orrs	r3, r2
 80066ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d011      	beq.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80066fe:	4b28      	ldr	r3, [pc, #160]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006700:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006704:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800670c:	4924      	ldr	r1, [pc, #144]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800670e:	4313      	orrs	r3, r2
 8006710:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006718:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800671c:	d101      	bne.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800671e:	2301      	movs	r3, #1
 8006720:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0308 	and.w	r3, r3, #8
 800672a:	2b00      	cmp	r3, #0
 800672c:	d001      	beq.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800672e:	2301      	movs	r3, #1
 8006730:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00a      	beq.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800673e:	4b18      	ldr	r3, [pc, #96]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006744:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800674c:	4914      	ldr	r1, [pc, #80]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800674e:	4313      	orrs	r3, r2
 8006750:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00b      	beq.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006760:	4b0f      	ldr	r3, [pc, #60]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006766:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006770:	490b      	ldr	r1, [pc, #44]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006772:	4313      	orrs	r3, r2
 8006774:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006780:	2b00      	cmp	r3, #0
 8006782:	d00f      	beq.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006784:	4b06      	ldr	r3, [pc, #24]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800678a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006794:	4902      	ldr	r1, [pc, #8]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006796:	4313      	orrs	r3, r2
 8006798:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800679c:	e002      	b.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800679e:	bf00      	nop
 80067a0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d00b      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80067b0:	4b8a      	ldr	r3, [pc, #552]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067b6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067c0:	4986      	ldr	r1, [pc, #536]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067c2:	4313      	orrs	r3, r2
 80067c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00b      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80067d4:	4b81      	ldr	r3, [pc, #516]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067da:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067e4:	497d      	ldr	r1, [pc, #500]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067e6:	4313      	orrs	r3, r2
 80067e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d006      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 80d6 	beq.w	80069ac <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006800:	4b76      	ldr	r3, [pc, #472]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a75      	ldr	r2, [pc, #468]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006806:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800680a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800680c:	f7fd feca 	bl	80045a4 <HAL_GetTick>
 8006810:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006812:	e008      	b.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006814:	f7fd fec6 	bl	80045a4 <HAL_GetTick>
 8006818:	4602      	mov	r2, r0
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	1ad3      	subs	r3, r2, r3
 800681e:	2b64      	cmp	r3, #100	; 0x64
 8006820:	d901      	bls.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	e195      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006826:	4b6d      	ldr	r3, [pc, #436]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1f0      	bne.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	2b00      	cmp	r3, #0
 800683c:	d021      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006842:	2b00      	cmp	r3, #0
 8006844:	d11d      	bne.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006846:	4b65      	ldr	r3, [pc, #404]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006848:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800684c:	0c1b      	lsrs	r3, r3, #16
 800684e:	f003 0303 	and.w	r3, r3, #3
 8006852:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006854:	4b61      	ldr	r3, [pc, #388]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006856:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800685a:	0e1b      	lsrs	r3, r3, #24
 800685c:	f003 030f 	and.w	r3, r3, #15
 8006860:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	019a      	lsls	r2, r3, #6
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	041b      	lsls	r3, r3, #16
 800686c:	431a      	orrs	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	061b      	lsls	r3, r3, #24
 8006872:	431a      	orrs	r2, r3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	071b      	lsls	r3, r3, #28
 800687a:	4958      	ldr	r1, [pc, #352]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800687c:	4313      	orrs	r3, r2
 800687e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800688a:	2b00      	cmp	r3, #0
 800688c:	d004      	beq.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006892:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006896:	d00a      	beq.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d02e      	beq.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068ac:	d129      	bne.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80068ae:	4b4b      	ldr	r3, [pc, #300]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068b4:	0c1b      	lsrs	r3, r3, #16
 80068b6:	f003 0303 	and.w	r3, r3, #3
 80068ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80068bc:	4b47      	ldr	r3, [pc, #284]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068c2:	0f1b      	lsrs	r3, r3, #28
 80068c4:	f003 0307 	and.w	r3, r3, #7
 80068c8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	019a      	lsls	r2, r3, #6
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	041b      	lsls	r3, r3, #16
 80068d4:	431a      	orrs	r2, r3
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	061b      	lsls	r3, r3, #24
 80068dc:	431a      	orrs	r2, r3
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	071b      	lsls	r3, r3, #28
 80068e2:	493e      	ldr	r1, [pc, #248]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80068ea:	4b3c      	ldr	r3, [pc, #240]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068f0:	f023 021f 	bic.w	r2, r3, #31
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f8:	3b01      	subs	r3, #1
 80068fa:	4938      	ldr	r1, [pc, #224]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068fc:	4313      	orrs	r3, r2
 80068fe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d01d      	beq.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800690e:	4b33      	ldr	r3, [pc, #204]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006910:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006914:	0e1b      	lsrs	r3, r3, #24
 8006916:	f003 030f 	and.w	r3, r3, #15
 800691a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800691c:	4b2f      	ldr	r3, [pc, #188]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800691e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006922:	0f1b      	lsrs	r3, r3, #28
 8006924:	f003 0307 	and.w	r3, r3, #7
 8006928:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	019a      	lsls	r2, r3, #6
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	041b      	lsls	r3, r3, #16
 8006936:	431a      	orrs	r2, r3
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	061b      	lsls	r3, r3, #24
 800693c:	431a      	orrs	r2, r3
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	071b      	lsls	r3, r3, #28
 8006942:	4926      	ldr	r1, [pc, #152]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006944:	4313      	orrs	r3, r2
 8006946:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006952:	2b00      	cmp	r3, #0
 8006954:	d011      	beq.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	019a      	lsls	r2, r3, #6
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	691b      	ldr	r3, [r3, #16]
 8006960:	041b      	lsls	r3, r3, #16
 8006962:	431a      	orrs	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	061b      	lsls	r3, r3, #24
 800696a:	431a      	orrs	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	071b      	lsls	r3, r3, #28
 8006972:	491a      	ldr	r1, [pc, #104]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006974:	4313      	orrs	r3, r2
 8006976:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800697a:	4b18      	ldr	r3, [pc, #96]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a17      	ldr	r2, [pc, #92]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006980:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006984:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006986:	f7fd fe0d 	bl	80045a4 <HAL_GetTick>
 800698a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800698c:	e008      	b.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800698e:	f7fd fe09 	bl	80045a4 <HAL_GetTick>
 8006992:	4602      	mov	r2, r0
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	2b64      	cmp	r3, #100	; 0x64
 800699a:	d901      	bls.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800699c:	2303      	movs	r3, #3
 800699e:	e0d8      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80069a0:	4b0e      	ldr	r3, [pc, #56]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d0f0      	beq.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	f040 80ce 	bne.w	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80069b4:	4b09      	ldr	r3, [pc, #36]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a08      	ldr	r2, [pc, #32]	; (80069dc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069c0:	f7fd fdf0 	bl	80045a4 <HAL_GetTick>
 80069c4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80069c6:	e00b      	b.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80069c8:	f7fd fdec 	bl	80045a4 <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	2b64      	cmp	r3, #100	; 0x64
 80069d4:	d904      	bls.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e0bb      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80069da:	bf00      	nop
 80069dc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80069e0:	4b5e      	ldr	r3, [pc, #376]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80069e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80069ec:	d0ec      	beq.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d003      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d009      	beq.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d02e      	beq.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d12a      	bne.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006a16:	4b51      	ldr	r3, [pc, #324]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a1c:	0c1b      	lsrs	r3, r3, #16
 8006a1e:	f003 0303 	and.w	r3, r3, #3
 8006a22:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a24:	4b4d      	ldr	r3, [pc, #308]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a2a:	0f1b      	lsrs	r3, r3, #28
 8006a2c:	f003 0307 	and.w	r3, r3, #7
 8006a30:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	019a      	lsls	r2, r3, #6
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	041b      	lsls	r3, r3, #16
 8006a3c:	431a      	orrs	r2, r3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	699b      	ldr	r3, [r3, #24]
 8006a42:	061b      	lsls	r3, r3, #24
 8006a44:	431a      	orrs	r2, r3
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	071b      	lsls	r3, r3, #28
 8006a4a:	4944      	ldr	r1, [pc, #272]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006a52:	4b42      	ldr	r3, [pc, #264]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a58:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a60:	3b01      	subs	r3, #1
 8006a62:	021b      	lsls	r3, r3, #8
 8006a64:	493d      	ldr	r1, [pc, #244]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a66:	4313      	orrs	r3, r2
 8006a68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d022      	beq.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a80:	d11d      	bne.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a82:	4b36      	ldr	r3, [pc, #216]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a88:	0e1b      	lsrs	r3, r3, #24
 8006a8a:	f003 030f 	and.w	r3, r3, #15
 8006a8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a90:	4b32      	ldr	r3, [pc, #200]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a96:	0f1b      	lsrs	r3, r3, #28
 8006a98:	f003 0307 	and.w	r3, r3, #7
 8006a9c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	019a      	lsls	r2, r3, #6
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6a1b      	ldr	r3, [r3, #32]
 8006aa8:	041b      	lsls	r3, r3, #16
 8006aaa:	431a      	orrs	r2, r3
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	061b      	lsls	r3, r3, #24
 8006ab0:	431a      	orrs	r2, r3
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	071b      	lsls	r3, r3, #28
 8006ab6:	4929      	ldr	r1, [pc, #164]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f003 0308 	and.w	r3, r3, #8
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d028      	beq.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006aca:	4b24      	ldr	r3, [pc, #144]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ad0:	0e1b      	lsrs	r3, r3, #24
 8006ad2:	f003 030f 	and.w	r3, r3, #15
 8006ad6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006ad8:	4b20      	ldr	r3, [pc, #128]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ade:	0c1b      	lsrs	r3, r3, #16
 8006ae0:	f003 0303 	and.w	r3, r3, #3
 8006ae4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	019a      	lsls	r2, r3, #6
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	041b      	lsls	r3, r3, #16
 8006af0:	431a      	orrs	r2, r3
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	061b      	lsls	r3, r3, #24
 8006af6:	431a      	orrs	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	69db      	ldr	r3, [r3, #28]
 8006afc:	071b      	lsls	r3, r3, #28
 8006afe:	4917      	ldr	r1, [pc, #92]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b00:	4313      	orrs	r3, r2
 8006b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006b06:	4b15      	ldr	r3, [pc, #84]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b14:	4911      	ldr	r1, [pc, #68]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b16:	4313      	orrs	r3, r2
 8006b18:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006b1c:	4b0f      	ldr	r3, [pc, #60]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a0e      	ldr	r2, [pc, #56]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b28:	f7fd fd3c 	bl	80045a4 <HAL_GetTick>
 8006b2c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006b2e:	e008      	b.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006b30:	f7fd fd38 	bl	80045a4 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	2b64      	cmp	r3, #100	; 0x64
 8006b3c:	d901      	bls.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e007      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006b42:	4b06      	ldr	r3, [pc, #24]	; (8006b5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006b4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b4e:	d1ef      	bne.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3720      	adds	r7, #32
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	40023800 	.word	0x40023800

08006b60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b082      	sub	sp, #8
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d101      	bne.n	8006b72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e040      	b.n	8006bf4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d106      	bne.n	8006b88 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f7fd fc34 	bl	80043f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2224      	movs	r2, #36	; 0x24
 8006b8c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f022 0201 	bic.w	r2, r2, #1
 8006b9c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f82c 	bl	8006bfc <UART_SetConfig>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d101      	bne.n	8006bae <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e022      	b.n	8006bf4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d002      	beq.n	8006bbc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 fa84 	bl	80070c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	685a      	ldr	r2, [r3, #4]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006bca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	689a      	ldr	r2, [r3, #8]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006bda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f042 0201 	orr.w	r2, r2, #1
 8006bea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f000 fb0b 	bl	8007208 <UART_CheckIdleState>
 8006bf2:	4603      	mov	r3, r0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3708      	adds	r7, #8
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b088      	sub	sp, #32
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c04:	2300      	movs	r3, #0
 8006c06:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	689a      	ldr	r2, [r3, #8]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	431a      	orrs	r2, r3
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	695b      	ldr	r3, [r3, #20]
 8006c16:	431a      	orrs	r2, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	69db      	ldr	r3, [r3, #28]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	4ba6      	ldr	r3, [pc, #664]	; (8006ec0 <UART_SetConfig+0x2c4>)
 8006c28:	4013      	ands	r3, r2
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	6812      	ldr	r2, [r2, #0]
 8006c2e:	6979      	ldr	r1, [r7, #20]
 8006c30:	430b      	orrs	r3, r1
 8006c32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	68da      	ldr	r2, [r3, #12]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6a1b      	ldr	r3, [r3, #32]
 8006c54:	697a      	ldr	r2, [r7, #20]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	430a      	orrs	r2, r1
 8006c6c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a94      	ldr	r2, [pc, #592]	; (8006ec4 <UART_SetConfig+0x2c8>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d120      	bne.n	8006cba <UART_SetConfig+0xbe>
 8006c78:	4b93      	ldr	r3, [pc, #588]	; (8006ec8 <UART_SetConfig+0x2cc>)
 8006c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c7e:	f003 0303 	and.w	r3, r3, #3
 8006c82:	2b03      	cmp	r3, #3
 8006c84:	d816      	bhi.n	8006cb4 <UART_SetConfig+0xb8>
 8006c86:	a201      	add	r2, pc, #4	; (adr r2, 8006c8c <UART_SetConfig+0x90>)
 8006c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8c:	08006c9d 	.word	0x08006c9d
 8006c90:	08006ca9 	.word	0x08006ca9
 8006c94:	08006ca3 	.word	0x08006ca3
 8006c98:	08006caf 	.word	0x08006caf
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	77fb      	strb	r3, [r7, #31]
 8006ca0:	e150      	b.n	8006f44 <UART_SetConfig+0x348>
 8006ca2:	2302      	movs	r3, #2
 8006ca4:	77fb      	strb	r3, [r7, #31]
 8006ca6:	e14d      	b.n	8006f44 <UART_SetConfig+0x348>
 8006ca8:	2304      	movs	r3, #4
 8006caa:	77fb      	strb	r3, [r7, #31]
 8006cac:	e14a      	b.n	8006f44 <UART_SetConfig+0x348>
 8006cae:	2308      	movs	r3, #8
 8006cb0:	77fb      	strb	r3, [r7, #31]
 8006cb2:	e147      	b.n	8006f44 <UART_SetConfig+0x348>
 8006cb4:	2310      	movs	r3, #16
 8006cb6:	77fb      	strb	r3, [r7, #31]
 8006cb8:	e144      	b.n	8006f44 <UART_SetConfig+0x348>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a83      	ldr	r2, [pc, #524]	; (8006ecc <UART_SetConfig+0x2d0>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d132      	bne.n	8006d2a <UART_SetConfig+0x12e>
 8006cc4:	4b80      	ldr	r3, [pc, #512]	; (8006ec8 <UART_SetConfig+0x2cc>)
 8006cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cca:	f003 030c 	and.w	r3, r3, #12
 8006cce:	2b0c      	cmp	r3, #12
 8006cd0:	d828      	bhi.n	8006d24 <UART_SetConfig+0x128>
 8006cd2:	a201      	add	r2, pc, #4	; (adr r2, 8006cd8 <UART_SetConfig+0xdc>)
 8006cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd8:	08006d0d 	.word	0x08006d0d
 8006cdc:	08006d25 	.word	0x08006d25
 8006ce0:	08006d25 	.word	0x08006d25
 8006ce4:	08006d25 	.word	0x08006d25
 8006ce8:	08006d19 	.word	0x08006d19
 8006cec:	08006d25 	.word	0x08006d25
 8006cf0:	08006d25 	.word	0x08006d25
 8006cf4:	08006d25 	.word	0x08006d25
 8006cf8:	08006d13 	.word	0x08006d13
 8006cfc:	08006d25 	.word	0x08006d25
 8006d00:	08006d25 	.word	0x08006d25
 8006d04:	08006d25 	.word	0x08006d25
 8006d08:	08006d1f 	.word	0x08006d1f
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	77fb      	strb	r3, [r7, #31]
 8006d10:	e118      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d12:	2302      	movs	r3, #2
 8006d14:	77fb      	strb	r3, [r7, #31]
 8006d16:	e115      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d18:	2304      	movs	r3, #4
 8006d1a:	77fb      	strb	r3, [r7, #31]
 8006d1c:	e112      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d1e:	2308      	movs	r3, #8
 8006d20:	77fb      	strb	r3, [r7, #31]
 8006d22:	e10f      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d24:	2310      	movs	r3, #16
 8006d26:	77fb      	strb	r3, [r7, #31]
 8006d28:	e10c      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a68      	ldr	r2, [pc, #416]	; (8006ed0 <UART_SetConfig+0x2d4>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d120      	bne.n	8006d76 <UART_SetConfig+0x17a>
 8006d34:	4b64      	ldr	r3, [pc, #400]	; (8006ec8 <UART_SetConfig+0x2cc>)
 8006d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d3a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006d3e:	2b30      	cmp	r3, #48	; 0x30
 8006d40:	d013      	beq.n	8006d6a <UART_SetConfig+0x16e>
 8006d42:	2b30      	cmp	r3, #48	; 0x30
 8006d44:	d814      	bhi.n	8006d70 <UART_SetConfig+0x174>
 8006d46:	2b20      	cmp	r3, #32
 8006d48:	d009      	beq.n	8006d5e <UART_SetConfig+0x162>
 8006d4a:	2b20      	cmp	r3, #32
 8006d4c:	d810      	bhi.n	8006d70 <UART_SetConfig+0x174>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d002      	beq.n	8006d58 <UART_SetConfig+0x15c>
 8006d52:	2b10      	cmp	r3, #16
 8006d54:	d006      	beq.n	8006d64 <UART_SetConfig+0x168>
 8006d56:	e00b      	b.n	8006d70 <UART_SetConfig+0x174>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	77fb      	strb	r3, [r7, #31]
 8006d5c:	e0f2      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d5e:	2302      	movs	r3, #2
 8006d60:	77fb      	strb	r3, [r7, #31]
 8006d62:	e0ef      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d64:	2304      	movs	r3, #4
 8006d66:	77fb      	strb	r3, [r7, #31]
 8006d68:	e0ec      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d6a:	2308      	movs	r3, #8
 8006d6c:	77fb      	strb	r3, [r7, #31]
 8006d6e:	e0e9      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d70:	2310      	movs	r3, #16
 8006d72:	77fb      	strb	r3, [r7, #31]
 8006d74:	e0e6      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a56      	ldr	r2, [pc, #344]	; (8006ed4 <UART_SetConfig+0x2d8>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d120      	bne.n	8006dc2 <UART_SetConfig+0x1c6>
 8006d80:	4b51      	ldr	r3, [pc, #324]	; (8006ec8 <UART_SetConfig+0x2cc>)
 8006d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d86:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006d8a:	2bc0      	cmp	r3, #192	; 0xc0
 8006d8c:	d013      	beq.n	8006db6 <UART_SetConfig+0x1ba>
 8006d8e:	2bc0      	cmp	r3, #192	; 0xc0
 8006d90:	d814      	bhi.n	8006dbc <UART_SetConfig+0x1c0>
 8006d92:	2b80      	cmp	r3, #128	; 0x80
 8006d94:	d009      	beq.n	8006daa <UART_SetConfig+0x1ae>
 8006d96:	2b80      	cmp	r3, #128	; 0x80
 8006d98:	d810      	bhi.n	8006dbc <UART_SetConfig+0x1c0>
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d002      	beq.n	8006da4 <UART_SetConfig+0x1a8>
 8006d9e:	2b40      	cmp	r3, #64	; 0x40
 8006da0:	d006      	beq.n	8006db0 <UART_SetConfig+0x1b4>
 8006da2:	e00b      	b.n	8006dbc <UART_SetConfig+0x1c0>
 8006da4:	2300      	movs	r3, #0
 8006da6:	77fb      	strb	r3, [r7, #31]
 8006da8:	e0cc      	b.n	8006f44 <UART_SetConfig+0x348>
 8006daa:	2302      	movs	r3, #2
 8006dac:	77fb      	strb	r3, [r7, #31]
 8006dae:	e0c9      	b.n	8006f44 <UART_SetConfig+0x348>
 8006db0:	2304      	movs	r3, #4
 8006db2:	77fb      	strb	r3, [r7, #31]
 8006db4:	e0c6      	b.n	8006f44 <UART_SetConfig+0x348>
 8006db6:	2308      	movs	r3, #8
 8006db8:	77fb      	strb	r3, [r7, #31]
 8006dba:	e0c3      	b.n	8006f44 <UART_SetConfig+0x348>
 8006dbc:	2310      	movs	r3, #16
 8006dbe:	77fb      	strb	r3, [r7, #31]
 8006dc0:	e0c0      	b.n	8006f44 <UART_SetConfig+0x348>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a44      	ldr	r2, [pc, #272]	; (8006ed8 <UART_SetConfig+0x2dc>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d125      	bne.n	8006e18 <UART_SetConfig+0x21c>
 8006dcc:	4b3e      	ldr	r3, [pc, #248]	; (8006ec8 <UART_SetConfig+0x2cc>)
 8006dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dd6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dda:	d017      	beq.n	8006e0c <UART_SetConfig+0x210>
 8006ddc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006de0:	d817      	bhi.n	8006e12 <UART_SetConfig+0x216>
 8006de2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006de6:	d00b      	beq.n	8006e00 <UART_SetConfig+0x204>
 8006de8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dec:	d811      	bhi.n	8006e12 <UART_SetConfig+0x216>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d003      	beq.n	8006dfa <UART_SetConfig+0x1fe>
 8006df2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006df6:	d006      	beq.n	8006e06 <UART_SetConfig+0x20a>
 8006df8:	e00b      	b.n	8006e12 <UART_SetConfig+0x216>
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	77fb      	strb	r3, [r7, #31]
 8006dfe:	e0a1      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e00:	2302      	movs	r3, #2
 8006e02:	77fb      	strb	r3, [r7, #31]
 8006e04:	e09e      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e06:	2304      	movs	r3, #4
 8006e08:	77fb      	strb	r3, [r7, #31]
 8006e0a:	e09b      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e0c:	2308      	movs	r3, #8
 8006e0e:	77fb      	strb	r3, [r7, #31]
 8006e10:	e098      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e12:	2310      	movs	r3, #16
 8006e14:	77fb      	strb	r3, [r7, #31]
 8006e16:	e095      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a2f      	ldr	r2, [pc, #188]	; (8006edc <UART_SetConfig+0x2e0>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d125      	bne.n	8006e6e <UART_SetConfig+0x272>
 8006e22:	4b29      	ldr	r3, [pc, #164]	; (8006ec8 <UART_SetConfig+0x2cc>)
 8006e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e28:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e2c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e30:	d017      	beq.n	8006e62 <UART_SetConfig+0x266>
 8006e32:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e36:	d817      	bhi.n	8006e68 <UART_SetConfig+0x26c>
 8006e38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e3c:	d00b      	beq.n	8006e56 <UART_SetConfig+0x25a>
 8006e3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e42:	d811      	bhi.n	8006e68 <UART_SetConfig+0x26c>
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d003      	beq.n	8006e50 <UART_SetConfig+0x254>
 8006e48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e4c:	d006      	beq.n	8006e5c <UART_SetConfig+0x260>
 8006e4e:	e00b      	b.n	8006e68 <UART_SetConfig+0x26c>
 8006e50:	2301      	movs	r3, #1
 8006e52:	77fb      	strb	r3, [r7, #31]
 8006e54:	e076      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e56:	2302      	movs	r3, #2
 8006e58:	77fb      	strb	r3, [r7, #31]
 8006e5a:	e073      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e5c:	2304      	movs	r3, #4
 8006e5e:	77fb      	strb	r3, [r7, #31]
 8006e60:	e070      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e62:	2308      	movs	r3, #8
 8006e64:	77fb      	strb	r3, [r7, #31]
 8006e66:	e06d      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e68:	2310      	movs	r3, #16
 8006e6a:	77fb      	strb	r3, [r7, #31]
 8006e6c:	e06a      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a1b      	ldr	r2, [pc, #108]	; (8006ee0 <UART_SetConfig+0x2e4>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d138      	bne.n	8006eea <UART_SetConfig+0x2ee>
 8006e78:	4b13      	ldr	r3, [pc, #76]	; (8006ec8 <UART_SetConfig+0x2cc>)
 8006e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e7e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006e82:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006e86:	d017      	beq.n	8006eb8 <UART_SetConfig+0x2bc>
 8006e88:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006e8c:	d82a      	bhi.n	8006ee4 <UART_SetConfig+0x2e8>
 8006e8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e92:	d00b      	beq.n	8006eac <UART_SetConfig+0x2b0>
 8006e94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e98:	d824      	bhi.n	8006ee4 <UART_SetConfig+0x2e8>
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d003      	beq.n	8006ea6 <UART_SetConfig+0x2aa>
 8006e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ea2:	d006      	beq.n	8006eb2 <UART_SetConfig+0x2b6>
 8006ea4:	e01e      	b.n	8006ee4 <UART_SetConfig+0x2e8>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	77fb      	strb	r3, [r7, #31]
 8006eaa:	e04b      	b.n	8006f44 <UART_SetConfig+0x348>
 8006eac:	2302      	movs	r3, #2
 8006eae:	77fb      	strb	r3, [r7, #31]
 8006eb0:	e048      	b.n	8006f44 <UART_SetConfig+0x348>
 8006eb2:	2304      	movs	r3, #4
 8006eb4:	77fb      	strb	r3, [r7, #31]
 8006eb6:	e045      	b.n	8006f44 <UART_SetConfig+0x348>
 8006eb8:	2308      	movs	r3, #8
 8006eba:	77fb      	strb	r3, [r7, #31]
 8006ebc:	e042      	b.n	8006f44 <UART_SetConfig+0x348>
 8006ebe:	bf00      	nop
 8006ec0:	efff69f3 	.word	0xefff69f3
 8006ec4:	40011000 	.word	0x40011000
 8006ec8:	40023800 	.word	0x40023800
 8006ecc:	40004400 	.word	0x40004400
 8006ed0:	40004800 	.word	0x40004800
 8006ed4:	40004c00 	.word	0x40004c00
 8006ed8:	40005000 	.word	0x40005000
 8006edc:	40011400 	.word	0x40011400
 8006ee0:	40007800 	.word	0x40007800
 8006ee4:	2310      	movs	r3, #16
 8006ee6:	77fb      	strb	r3, [r7, #31]
 8006ee8:	e02c      	b.n	8006f44 <UART_SetConfig+0x348>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a72      	ldr	r2, [pc, #456]	; (80070b8 <UART_SetConfig+0x4bc>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d125      	bne.n	8006f40 <UART_SetConfig+0x344>
 8006ef4:	4b71      	ldr	r3, [pc, #452]	; (80070bc <UART_SetConfig+0x4c0>)
 8006ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006efa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006efe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006f02:	d017      	beq.n	8006f34 <UART_SetConfig+0x338>
 8006f04:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006f08:	d817      	bhi.n	8006f3a <UART_SetConfig+0x33e>
 8006f0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f0e:	d00b      	beq.n	8006f28 <UART_SetConfig+0x32c>
 8006f10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f14:	d811      	bhi.n	8006f3a <UART_SetConfig+0x33e>
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d003      	beq.n	8006f22 <UART_SetConfig+0x326>
 8006f1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006f1e:	d006      	beq.n	8006f2e <UART_SetConfig+0x332>
 8006f20:	e00b      	b.n	8006f3a <UART_SetConfig+0x33e>
 8006f22:	2300      	movs	r3, #0
 8006f24:	77fb      	strb	r3, [r7, #31]
 8006f26:	e00d      	b.n	8006f44 <UART_SetConfig+0x348>
 8006f28:	2302      	movs	r3, #2
 8006f2a:	77fb      	strb	r3, [r7, #31]
 8006f2c:	e00a      	b.n	8006f44 <UART_SetConfig+0x348>
 8006f2e:	2304      	movs	r3, #4
 8006f30:	77fb      	strb	r3, [r7, #31]
 8006f32:	e007      	b.n	8006f44 <UART_SetConfig+0x348>
 8006f34:	2308      	movs	r3, #8
 8006f36:	77fb      	strb	r3, [r7, #31]
 8006f38:	e004      	b.n	8006f44 <UART_SetConfig+0x348>
 8006f3a:	2310      	movs	r3, #16
 8006f3c:	77fb      	strb	r3, [r7, #31]
 8006f3e:	e001      	b.n	8006f44 <UART_SetConfig+0x348>
 8006f40:	2310      	movs	r3, #16
 8006f42:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	69db      	ldr	r3, [r3, #28]
 8006f48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f4c:	d15b      	bne.n	8007006 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006f4e:	7ffb      	ldrb	r3, [r7, #31]
 8006f50:	2b08      	cmp	r3, #8
 8006f52:	d828      	bhi.n	8006fa6 <UART_SetConfig+0x3aa>
 8006f54:	a201      	add	r2, pc, #4	; (adr r2, 8006f5c <UART_SetConfig+0x360>)
 8006f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f5a:	bf00      	nop
 8006f5c:	08006f81 	.word	0x08006f81
 8006f60:	08006f89 	.word	0x08006f89
 8006f64:	08006f91 	.word	0x08006f91
 8006f68:	08006fa7 	.word	0x08006fa7
 8006f6c:	08006f97 	.word	0x08006f97
 8006f70:	08006fa7 	.word	0x08006fa7
 8006f74:	08006fa7 	.word	0x08006fa7
 8006f78:	08006fa7 	.word	0x08006fa7
 8006f7c:	08006f9f 	.word	0x08006f9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f80:	f7ff f99e 	bl	80062c0 <HAL_RCC_GetPCLK1Freq>
 8006f84:	61b8      	str	r0, [r7, #24]
        break;
 8006f86:	e013      	b.n	8006fb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f88:	f7ff f9ae 	bl	80062e8 <HAL_RCC_GetPCLK2Freq>
 8006f8c:	61b8      	str	r0, [r7, #24]
        break;
 8006f8e:	e00f      	b.n	8006fb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f90:	4b4b      	ldr	r3, [pc, #300]	; (80070c0 <UART_SetConfig+0x4c4>)
 8006f92:	61bb      	str	r3, [r7, #24]
        break;
 8006f94:	e00c      	b.n	8006fb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f96:	f7ff f881 	bl	800609c <HAL_RCC_GetSysClockFreq>
 8006f9a:	61b8      	str	r0, [r7, #24]
        break;
 8006f9c:	e008      	b.n	8006fb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fa2:	61bb      	str	r3, [r7, #24]
        break;
 8006fa4:	e004      	b.n	8006fb0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	77bb      	strb	r3, [r7, #30]
        break;
 8006fae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d074      	beq.n	80070a0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	005a      	lsls	r2, r3, #1
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	085b      	lsrs	r3, r3, #1
 8006fc0:	441a      	add	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	2b0f      	cmp	r3, #15
 8006fd0:	d916      	bls.n	8007000 <UART_SetConfig+0x404>
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fd8:	d212      	bcs.n	8007000 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	f023 030f 	bic.w	r3, r3, #15
 8006fe2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	085b      	lsrs	r3, r3, #1
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	f003 0307 	and.w	r3, r3, #7
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	89fb      	ldrh	r3, [r7, #14]
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	89fa      	ldrh	r2, [r7, #14]
 8006ffc:	60da      	str	r2, [r3, #12]
 8006ffe:	e04f      	b.n	80070a0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	77bb      	strb	r3, [r7, #30]
 8007004:	e04c      	b.n	80070a0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007006:	7ffb      	ldrb	r3, [r7, #31]
 8007008:	2b08      	cmp	r3, #8
 800700a:	d828      	bhi.n	800705e <UART_SetConfig+0x462>
 800700c:	a201      	add	r2, pc, #4	; (adr r2, 8007014 <UART_SetConfig+0x418>)
 800700e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007012:	bf00      	nop
 8007014:	08007039 	.word	0x08007039
 8007018:	08007041 	.word	0x08007041
 800701c:	08007049 	.word	0x08007049
 8007020:	0800705f 	.word	0x0800705f
 8007024:	0800704f 	.word	0x0800704f
 8007028:	0800705f 	.word	0x0800705f
 800702c:	0800705f 	.word	0x0800705f
 8007030:	0800705f 	.word	0x0800705f
 8007034:	08007057 	.word	0x08007057
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007038:	f7ff f942 	bl	80062c0 <HAL_RCC_GetPCLK1Freq>
 800703c:	61b8      	str	r0, [r7, #24]
        break;
 800703e:	e013      	b.n	8007068 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007040:	f7ff f952 	bl	80062e8 <HAL_RCC_GetPCLK2Freq>
 8007044:	61b8      	str	r0, [r7, #24]
        break;
 8007046:	e00f      	b.n	8007068 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007048:	4b1d      	ldr	r3, [pc, #116]	; (80070c0 <UART_SetConfig+0x4c4>)
 800704a:	61bb      	str	r3, [r7, #24]
        break;
 800704c:	e00c      	b.n	8007068 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800704e:	f7ff f825 	bl	800609c <HAL_RCC_GetSysClockFreq>
 8007052:	61b8      	str	r0, [r7, #24]
        break;
 8007054:	e008      	b.n	8007068 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007056:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800705a:	61bb      	str	r3, [r7, #24]
        break;
 800705c:	e004      	b.n	8007068 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800705e:	2300      	movs	r3, #0
 8007060:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	77bb      	strb	r3, [r7, #30]
        break;
 8007066:	bf00      	nop
    }

    if (pclk != 0U)
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d018      	beq.n	80070a0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	085a      	lsrs	r2, r3, #1
 8007074:	69bb      	ldr	r3, [r7, #24]
 8007076:	441a      	add	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007080:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	2b0f      	cmp	r3, #15
 8007086:	d909      	bls.n	800709c <UART_SetConfig+0x4a0>
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800708e:	d205      	bcs.n	800709c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	b29a      	uxth	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	60da      	str	r2, [r3, #12]
 800709a:	e001      	b.n	80070a0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2200      	movs	r2, #0
 80070aa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80070ac:	7fbb      	ldrb	r3, [r7, #30]
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3720      	adds	r7, #32
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	40007c00 	.word	0x40007c00
 80070bc:	40023800 	.word	0x40023800
 80070c0:	00f42400 	.word	0x00f42400

080070c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d0:	f003 0301 	and.w	r3, r3, #1
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00a      	beq.n	80070ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	430a      	orrs	r2, r1
 80070ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f2:	f003 0302 	and.w	r3, r3, #2
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d00a      	beq.n	8007110 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	430a      	orrs	r2, r1
 800710e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007114:	f003 0304 	and.w	r3, r3, #4
 8007118:	2b00      	cmp	r3, #0
 800711a:	d00a      	beq.n	8007132 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	430a      	orrs	r2, r1
 8007130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007136:	f003 0308 	and.w	r3, r3, #8
 800713a:	2b00      	cmp	r3, #0
 800713c:	d00a      	beq.n	8007154 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	430a      	orrs	r2, r1
 8007152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00a      	beq.n	8007176 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	430a      	orrs	r2, r1
 8007174:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717a:	f003 0320 	and.w	r3, r3, #32
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00a      	beq.n	8007198 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	430a      	orrs	r2, r1
 8007196:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d01a      	beq.n	80071da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	430a      	orrs	r2, r1
 80071b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071c2:	d10a      	bne.n	80071da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	430a      	orrs	r2, r1
 80071d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00a      	beq.n	80071fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	430a      	orrs	r2, r1
 80071fa:	605a      	str	r2, [r3, #4]
  }
}
 80071fc:	bf00      	nop
 80071fe:	370c      	adds	r7, #12
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b086      	sub	sp, #24
 800720c:	af02      	add	r7, sp, #8
 800720e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007218:	f7fd f9c4 	bl	80045a4 <HAL_GetTick>
 800721c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0308 	and.w	r3, r3, #8
 8007228:	2b08      	cmp	r3, #8
 800722a:	d10e      	bne.n	800724a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800722c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007230:	9300      	str	r3, [sp, #0]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2200      	movs	r2, #0
 8007236:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f831 	bl	80072a2 <UART_WaitOnFlagUntilTimeout>
 8007240:	4603      	mov	r3, r0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d001      	beq.n	800724a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e027      	b.n	800729a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f003 0304 	and.w	r3, r3, #4
 8007254:	2b04      	cmp	r3, #4
 8007256:	d10e      	bne.n	8007276 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007258:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800725c:	9300      	str	r3, [sp, #0]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2200      	movs	r2, #0
 8007262:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f81b 	bl	80072a2 <UART_WaitOnFlagUntilTimeout>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d001      	beq.n	8007276 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007272:	2303      	movs	r3, #3
 8007274:	e011      	b.n	800729a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2220      	movs	r2, #32
 800727a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2220      	movs	r2, #32
 8007280:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3710      	adds	r7, #16
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}

080072a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80072a2:	b580      	push	{r7, lr}
 80072a4:	b09c      	sub	sp, #112	; 0x70
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	60f8      	str	r0, [r7, #12]
 80072aa:	60b9      	str	r1, [r7, #8]
 80072ac:	603b      	str	r3, [r7, #0]
 80072ae:	4613      	mov	r3, r2
 80072b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072b2:	e0a7      	b.n	8007404 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ba:	f000 80a3 	beq.w	8007404 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072be:	f7fd f971 	bl	80045a4 <HAL_GetTick>
 80072c2:	4602      	mov	r2, r0
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	1ad3      	subs	r3, r2, r3
 80072c8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d302      	bcc.n	80072d4 <UART_WaitOnFlagUntilTimeout+0x32>
 80072ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d13f      	bne.n	8007354 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072dc:	e853 3f00 	ldrex	r3, [r3]
 80072e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80072e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80072e8:	667b      	str	r3, [r7, #100]	; 0x64
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	461a      	mov	r2, r3
 80072f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80072f4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80072f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80072fa:	e841 2300 	strex	r3, r2, [r1]
 80072fe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007300:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1e6      	bne.n	80072d4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	3308      	adds	r3, #8
 800730c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007310:	e853 3f00 	ldrex	r3, [r3]
 8007314:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007318:	f023 0301 	bic.w	r3, r3, #1
 800731c:	663b      	str	r3, [r7, #96]	; 0x60
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	3308      	adds	r3, #8
 8007324:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007326:	64ba      	str	r2, [r7, #72]	; 0x48
 8007328:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800732c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800732e:	e841 2300 	strex	r3, r2, [r1]
 8007332:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1e5      	bne.n	8007306 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2220      	movs	r2, #32
 800733e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2220      	movs	r2, #32
 8007344:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	e068      	b.n	8007426 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0304 	and.w	r3, r3, #4
 800735e:	2b00      	cmp	r3, #0
 8007360:	d050      	beq.n	8007404 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	69db      	ldr	r3, [r3, #28]
 8007368:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800736c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007370:	d148      	bne.n	8007404 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800737a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007384:	e853 3f00 	ldrex	r3, [r3]
 8007388:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800738a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007390:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	461a      	mov	r2, r3
 8007398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800739a:	637b      	str	r3, [r7, #52]	; 0x34
 800739c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80073a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073a2:	e841 2300 	strex	r3, r2, [r1]
 80073a6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80073a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1e6      	bne.n	800737c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	3308      	adds	r3, #8
 80073b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	e853 3f00 	ldrex	r3, [r3]
 80073bc:	613b      	str	r3, [r7, #16]
   return(result);
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	f023 0301 	bic.w	r3, r3, #1
 80073c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	3308      	adds	r3, #8
 80073cc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80073ce:	623a      	str	r2, [r7, #32]
 80073d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d2:	69f9      	ldr	r1, [r7, #28]
 80073d4:	6a3a      	ldr	r2, [r7, #32]
 80073d6:	e841 2300 	strex	r3, r2, [r1]
 80073da:	61bb      	str	r3, [r7, #24]
   return(result);
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d1e5      	bne.n	80073ae <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2220      	movs	r2, #32
 80073e6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2220      	movs	r2, #32
 80073ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2220      	movs	r2, #32
 80073f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2200      	movs	r2, #0
 80073fc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007400:	2303      	movs	r3, #3
 8007402:	e010      	b.n	8007426 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	69da      	ldr	r2, [r3, #28]
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	4013      	ands	r3, r2
 800740e:	68ba      	ldr	r2, [r7, #8]
 8007410:	429a      	cmp	r2, r3
 8007412:	bf0c      	ite	eq
 8007414:	2301      	moveq	r3, #1
 8007416:	2300      	movne	r3, #0
 8007418:	b2db      	uxtb	r3, r3
 800741a:	461a      	mov	r2, r3
 800741c:	79fb      	ldrb	r3, [r7, #7]
 800741e:	429a      	cmp	r2, r3
 8007420:	f43f af48 	beq.w	80072b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007424:	2300      	movs	r3, #0
}
 8007426:	4618      	mov	r0, r3
 8007428:	3770      	adds	r7, #112	; 0x70
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
	...

08007430 <model_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool model_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b082      	sub	sp, #8
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_model_activations_map, 1, params)) {
 800743a:	683a      	ldr	r2, [r7, #0]
 800743c:	2101      	movs	r1, #1
 800743e:	4889      	ldr	r0, [pc, #548]	; (8007664 <model_configure_activations+0x234>)
 8007440:	f000 fcfc 	bl	8007e3c <ai_platform_get_activations_map>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	f000 8102 	beq.w	8007650 <model_configure_activations+0x220>
    /* Updating activations (byte) offsets */
    
    input_1_output_array.data = AI_PTR(g_model_activations_map[0] + 54464);
 800744c:	4b85      	ldr	r3, [pc, #532]	; (8007664 <model_configure_activations+0x234>)
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 8007454:	4413      	add	r3, r2
 8007456:	4a84      	ldr	r2, [pc, #528]	; (8007668 <model_configure_activations+0x238>)
 8007458:	6093      	str	r3, [r2, #8]
    input_1_output_array.data_start = AI_PTR(g_model_activations_map[0] + 54464);
 800745a:	4b82      	ldr	r3, [pc, #520]	; (8007664 <model_configure_activations+0x234>)
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 8007462:	4413      	add	r3, r2
 8007464:	4a80      	ldr	r2, [pc, #512]	; (8007668 <model_configure_activations+0x238>)
 8007466:	60d3      	str	r3, [r2, #12]
    
    block_1_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 2176);
 8007468:	4b7e      	ldr	r3, [pc, #504]	; (8007664 <model_configure_activations+0x234>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f503 6308 	add.w	r3, r3, #2176	; 0x880
 8007470:	4a7e      	ldr	r2, [pc, #504]	; (800766c <model_configure_activations+0x23c>)
 8007472:	6093      	str	r3, [r2, #8]
    block_1_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 2176);
 8007474:	4b7b      	ldr	r3, [pc, #492]	; (8007664 <model_configure_activations+0x234>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f503 6308 	add.w	r3, r3, #2176	; 0x880
 800747c:	4a7b      	ldr	r2, [pc, #492]	; (800766c <model_configure_activations+0x23c>)
 800747e:	60d3      	str	r3, [r2, #12]
    
    activation_output_array.data = AI_PTR(g_model_activations_map[0] + 2176);
 8007480:	4b78      	ldr	r3, [pc, #480]	; (8007664 <model_configure_activations+0x234>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f503 6308 	add.w	r3, r3, #2176	; 0x880
 8007488:	4a79      	ldr	r2, [pc, #484]	; (8007670 <model_configure_activations+0x240>)
 800748a:	6093      	str	r3, [r2, #8]
    activation_output_array.data_start = AI_PTR(g_model_activations_map[0] + 2176);
 800748c:	4b75      	ldr	r3, [pc, #468]	; (8007664 <model_configure_activations+0x234>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f503 6308 	add.w	r3, r3, #2176	; 0x880
 8007494:	4a76      	ldr	r2, [pc, #472]	; (8007670 <model_configure_activations+0x240>)
 8007496:	60d3      	str	r3, [r2, #12]
    
    block_1_2_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 0);
 8007498:	4b72      	ldr	r3, [pc, #456]	; (8007664 <model_configure_activations+0x234>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a75      	ldr	r2, [pc, #468]	; (8007674 <model_configure_activations+0x244>)
 800749e:	6093      	str	r3, [r2, #8]
    block_1_2_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 0);
 80074a0:	4b70      	ldr	r3, [pc, #448]	; (8007664 <model_configure_activations+0x234>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a73      	ldr	r2, [pc, #460]	; (8007674 <model_configure_activations+0x244>)
 80074a6:	60d3      	str	r3, [r2, #12]
    
    block_2_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 24576);
 80074a8:	4b6e      	ldr	r3, [pc, #440]	; (8007664 <model_configure_activations+0x234>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80074b0:	4a71      	ldr	r2, [pc, #452]	; (8007678 <model_configure_activations+0x248>)
 80074b2:	6093      	str	r3, [r2, #8]
    block_2_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 24576);
 80074b4:	4b6b      	ldr	r3, [pc, #428]	; (8007664 <model_configure_activations+0x234>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80074bc:	4a6e      	ldr	r2, [pc, #440]	; (8007678 <model_configure_activations+0x248>)
 80074be:	60d3      	str	r3, [r2, #12]
    
    activation_1_output_array.data = AI_PTR(g_model_activations_map[0] + 45248);
 80074c0:	4b68      	ldr	r3, [pc, #416]	; (8007664 <model_configure_activations+0x234>)
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	f24b 03c0 	movw	r3, #45248	; 0xb0c0
 80074c8:	4413      	add	r3, r2
 80074ca:	4a6c      	ldr	r2, [pc, #432]	; (800767c <model_configure_activations+0x24c>)
 80074cc:	6093      	str	r3, [r2, #8]
    activation_1_output_array.data_start = AI_PTR(g_model_activations_map[0] + 45248);
 80074ce:	4b65      	ldr	r3, [pc, #404]	; (8007664 <model_configure_activations+0x234>)
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	f24b 03c0 	movw	r3, #45248	; 0xb0c0
 80074d6:	4413      	add	r3, r2
 80074d8:	4a68      	ldr	r2, [pc, #416]	; (800767c <model_configure_activations+0x24c>)
 80074da:	60d3      	str	r3, [r2, #12]
    
    block_2_2_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 27456);
 80074dc:	4b61      	ldr	r3, [pc, #388]	; (8007664 <model_configure_activations+0x234>)
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	f646 3340 	movw	r3, #27456	; 0x6b40
 80074e4:	4413      	add	r3, r2
 80074e6:	4a66      	ldr	r2, [pc, #408]	; (8007680 <model_configure_activations+0x250>)
 80074e8:	6093      	str	r3, [r2, #8]
    block_2_2_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 27456);
 80074ea:	4b5e      	ldr	r3, [pc, #376]	; (8007664 <model_configure_activations+0x234>)
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	f646 3340 	movw	r3, #27456	; 0x6b40
 80074f2:	4413      	add	r3, r2
 80074f4:	4a62      	ldr	r2, [pc, #392]	; (8007680 <model_configure_activations+0x250>)
 80074f6:	60d3      	str	r3, [r2, #12]
    
    block_2_output_output_array.data = AI_PTR(g_model_activations_map[0] + 0);
 80074f8:	4b5a      	ldr	r3, [pc, #360]	; (8007664 <model_configure_activations+0x234>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a61      	ldr	r2, [pc, #388]	; (8007684 <model_configure_activations+0x254>)
 80074fe:	6093      	str	r3, [r2, #8]
    block_2_output_output_array.data_start = AI_PTR(g_model_activations_map[0] + 0);
 8007500:	4b58      	ldr	r3, [pc, #352]	; (8007664 <model_configure_activations+0x234>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a5f      	ldr	r2, [pc, #380]	; (8007684 <model_configure_activations+0x254>)
 8007506:	60d3      	str	r3, [r2, #12]
    
    block_3_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 24576);
 8007508:	4b56      	ldr	r3, [pc, #344]	; (8007664 <model_configure_activations+0x234>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8007510:	4a5d      	ldr	r2, [pc, #372]	; (8007688 <model_configure_activations+0x258>)
 8007512:	6093      	str	r3, [r2, #8]
    block_3_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 24576);
 8007514:	4b53      	ldr	r3, [pc, #332]	; (8007664 <model_configure_activations+0x234>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800751c:	4a5a      	ldr	r2, [pc, #360]	; (8007688 <model_configure_activations+0x258>)
 800751e:	60d3      	str	r3, [r2, #12]
    
    activation_2_output_array.data = AI_PTR(g_model_activations_map[0] + 0);
 8007520:	4b50      	ldr	r3, [pc, #320]	; (8007664 <model_configure_activations+0x234>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a59      	ldr	r2, [pc, #356]	; (800768c <model_configure_activations+0x25c>)
 8007526:	6093      	str	r3, [r2, #8]
    activation_2_output_array.data_start = AI_PTR(g_model_activations_map[0] + 0);
 8007528:	4b4e      	ldr	r3, [pc, #312]	; (8007664 <model_configure_activations+0x234>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a57      	ldr	r2, [pc, #348]	; (800768c <model_configure_activations+0x25c>)
 800752e:	60d3      	str	r3, [r2, #12]
    
    block_3_2_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 12288);
 8007530:	4b4c      	ldr	r3, [pc, #304]	; (8007664 <model_configure_activations+0x234>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8007538:	4a55      	ldr	r2, [pc, #340]	; (8007690 <model_configure_activations+0x260>)
 800753a:	6093      	str	r3, [r2, #8]
    block_3_2_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 12288);
 800753c:	4b49      	ldr	r3, [pc, #292]	; (8007664 <model_configure_activations+0x234>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8007544:	4a52      	ldr	r2, [pc, #328]	; (8007690 <model_configure_activations+0x260>)
 8007546:	60d3      	str	r3, [r2, #12]
    
    block_4_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 0);
 8007548:	4b46      	ldr	r3, [pc, #280]	; (8007664 <model_configure_activations+0x234>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a51      	ldr	r2, [pc, #324]	; (8007694 <model_configure_activations+0x264>)
 800754e:	6093      	str	r3, [r2, #8]
    block_4_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 0);
 8007550:	4b44      	ldr	r3, [pc, #272]	; (8007664 <model_configure_activations+0x234>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a4f      	ldr	r2, [pc, #316]	; (8007694 <model_configure_activations+0x264>)
 8007556:	60d3      	str	r3, [r2, #12]
    
    activation_3_output_array.data = AI_PTR(g_model_activations_map[0] + 3072);
 8007558:	4b42      	ldr	r3, [pc, #264]	; (8007664 <model_configure_activations+0x234>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8007560:	4a4d      	ldr	r2, [pc, #308]	; (8007698 <model_configure_activations+0x268>)
 8007562:	6093      	str	r3, [r2, #8]
    activation_3_output_array.data_start = AI_PTR(g_model_activations_map[0] + 3072);
 8007564:	4b3f      	ldr	r3, [pc, #252]	; (8007664 <model_configure_activations+0x234>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800756c:	4a4a      	ldr	r2, [pc, #296]	; (8007698 <model_configure_activations+0x268>)
 800756e:	60d3      	str	r3, [r2, #12]
    
    block_4_2_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 6144);
 8007570:	4b3c      	ldr	r3, [pc, #240]	; (8007664 <model_configure_activations+0x234>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8007578:	4a48      	ldr	r2, [pc, #288]	; (800769c <model_configure_activations+0x26c>)
 800757a:	6093      	str	r3, [r2, #8]
    block_4_2_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 6144);
 800757c:	4b39      	ldr	r3, [pc, #228]	; (8007664 <model_configure_activations+0x234>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8007584:	4a45      	ldr	r2, [pc, #276]	; (800769c <model_configure_activations+0x26c>)
 8007586:	60d3      	str	r3, [r2, #12]
    
    block_4_output_output_array.data = AI_PTR(g_model_activations_map[0] + 0);
 8007588:	4b36      	ldr	r3, [pc, #216]	; (8007664 <model_configure_activations+0x234>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a44      	ldr	r2, [pc, #272]	; (80076a0 <model_configure_activations+0x270>)
 800758e:	6093      	str	r3, [r2, #8]
    block_4_output_output_array.data_start = AI_PTR(g_model_activations_map[0] + 0);
 8007590:	4b34      	ldr	r3, [pc, #208]	; (8007664 <model_configure_activations+0x234>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a42      	ldr	r2, [pc, #264]	; (80076a0 <model_configure_activations+0x270>)
 8007596:	60d3      	str	r3, [r2, #12]
    
    block_5_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 6144);
 8007598:	4b32      	ldr	r3, [pc, #200]	; (8007664 <model_configure_activations+0x234>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 80075a0:	4a40      	ldr	r2, [pc, #256]	; (80076a4 <model_configure_activations+0x274>)
 80075a2:	6093      	str	r3, [r2, #8]
    block_5_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 6144);
 80075a4:	4b2f      	ldr	r3, [pc, #188]	; (8007664 <model_configure_activations+0x234>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 80075ac:	4a3d      	ldr	r2, [pc, #244]	; (80076a4 <model_configure_activations+0x274>)
 80075ae:	60d3      	str	r3, [r2, #12]
    
    activation_4_output_array.data = AI_PTR(g_model_activations_map[0] + 0);
 80075b0:	4b2c      	ldr	r3, [pc, #176]	; (8007664 <model_configure_activations+0x234>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4a3c      	ldr	r2, [pc, #240]	; (80076a8 <model_configure_activations+0x278>)
 80075b6:	6093      	str	r3, [r2, #8]
    activation_4_output_array.data_start = AI_PTR(g_model_activations_map[0] + 0);
 80075b8:	4b2a      	ldr	r3, [pc, #168]	; (8007664 <model_configure_activations+0x234>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a3a      	ldr	r2, [pc, #232]	; (80076a8 <model_configure_activations+0x278>)
 80075be:	60d3      	str	r3, [r2, #12]
    
    block_5_2_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 3072);
 80075c0:	4b28      	ldr	r3, [pc, #160]	; (8007664 <model_configure_activations+0x234>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80075c8:	4a38      	ldr	r2, [pc, #224]	; (80076ac <model_configure_activations+0x27c>)
 80075ca:	6093      	str	r3, [r2, #8]
    block_5_2_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 3072);
 80075cc:	4b25      	ldr	r3, [pc, #148]	; (8007664 <model_configure_activations+0x234>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80075d4:	4a35      	ldr	r2, [pc, #212]	; (80076ac <model_configure_activations+0x27c>)
 80075d6:	60d3      	str	r3, [r2, #12]
    
    block_6_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 0);
 80075d8:	4b22      	ldr	r3, [pc, #136]	; (8007664 <model_configure_activations+0x234>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a34      	ldr	r2, [pc, #208]	; (80076b0 <model_configure_activations+0x280>)
 80075de:	6093      	str	r3, [r2, #8]
    block_6_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 0);
 80075e0:	4b20      	ldr	r3, [pc, #128]	; (8007664 <model_configure_activations+0x234>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a32      	ldr	r2, [pc, #200]	; (80076b0 <model_configure_activations+0x280>)
 80075e6:	60d3      	str	r3, [r2, #12]
    
    activation_5_output_array.data = AI_PTR(g_model_activations_map[0] + 768);
 80075e8:	4b1e      	ldr	r3, [pc, #120]	; (8007664 <model_configure_activations+0x234>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80075f0:	4a30      	ldr	r2, [pc, #192]	; (80076b4 <model_configure_activations+0x284>)
 80075f2:	6093      	str	r3, [r2, #8]
    activation_5_output_array.data_start = AI_PTR(g_model_activations_map[0] + 768);
 80075f4:	4b1b      	ldr	r3, [pc, #108]	; (8007664 <model_configure_activations+0x234>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80075fc:	4a2d      	ldr	r2, [pc, #180]	; (80076b4 <model_configure_activations+0x284>)
 80075fe:	60d3      	str	r3, [r2, #12]
    
    block_6_2_conv2d_output_array.data = AI_PTR(g_model_activations_map[0] + 0);
 8007600:	4b18      	ldr	r3, [pc, #96]	; (8007664 <model_configure_activations+0x234>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a2c      	ldr	r2, [pc, #176]	; (80076b8 <model_configure_activations+0x288>)
 8007606:	6093      	str	r3, [r2, #8]
    block_6_2_conv2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 0);
 8007608:	4b16      	ldr	r3, [pc, #88]	; (8007664 <model_configure_activations+0x234>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a2a      	ldr	r2, [pc, #168]	; (80076b8 <model_configure_activations+0x288>)
 800760e:	60d3      	str	r3, [r2, #12]
    
    global_average_pooling2d_output_array.data = AI_PTR(g_model_activations_map[0] + 256);
 8007610:	4b14      	ldr	r3, [pc, #80]	; (8007664 <model_configure_activations+0x234>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007618:	4a28      	ldr	r2, [pc, #160]	; (80076bc <model_configure_activations+0x28c>)
 800761a:	6093      	str	r3, [r2, #8]
    global_average_pooling2d_output_array.data_start = AI_PTR(g_model_activations_map[0] + 256);
 800761c:	4b11      	ldr	r3, [pc, #68]	; (8007664 <model_configure_activations+0x234>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007624:	4a25      	ldr	r2, [pc, #148]	; (80076bc <model_configure_activations+0x28c>)
 8007626:	60d3      	str	r3, [r2, #12]
    
    number_output_dense_output_array.data = AI_PTR(g_model_activations_map[0] + 0);
 8007628:	4b0e      	ldr	r3, [pc, #56]	; (8007664 <model_configure_activations+0x234>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a24      	ldr	r2, [pc, #144]	; (80076c0 <model_configure_activations+0x290>)
 800762e:	6093      	str	r3, [r2, #8]
    number_output_dense_output_array.data_start = AI_PTR(g_model_activations_map[0] + 0);
 8007630:	4b0c      	ldr	r3, [pc, #48]	; (8007664 <model_configure_activations+0x234>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a22      	ldr	r2, [pc, #136]	; (80076c0 <model_configure_activations+0x290>)
 8007636:	60d3      	str	r3, [r2, #12]
    
    number_output_output_array.data = AI_PTR(g_model_activations_map[0] + 20);
 8007638:	4b0a      	ldr	r3, [pc, #40]	; (8007664 <model_configure_activations+0x234>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	3314      	adds	r3, #20
 800763e:	4a21      	ldr	r2, [pc, #132]	; (80076c4 <model_configure_activations+0x294>)
 8007640:	6093      	str	r3, [r2, #8]
    number_output_output_array.data_start = AI_PTR(g_model_activations_map[0] + 20);
 8007642:	4b08      	ldr	r3, [pc, #32]	; (8007664 <model_configure_activations+0x234>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	3314      	adds	r3, #20
 8007648:	4a1e      	ldr	r2, [pc, #120]	; (80076c4 <model_configure_activations+0x294>)
 800764a:	60d3      	str	r3, [r2, #12]
    
    return true;
 800764c:	2301      	movs	r3, #1
 800764e:	e005      	b.n	800765c <model_configure_activations+0x22c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8007650:	2213      	movs	r2, #19
 8007652:	2130      	movs	r1, #48	; 0x30
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f000 fc49 	bl	8007eec <ai_platform_network_set_error>
  return false;
 800765a:	2300      	movs	r3, #0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3708      	adds	r7, #8
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	20003dac 	.word	0x20003dac
 8007668:	200002dc 	.word	0x200002dc
 800766c:	200002ec 	.word	0x200002ec
 8007670:	200002fc 	.word	0x200002fc
 8007674:	2000030c 	.word	0x2000030c
 8007678:	2000031c 	.word	0x2000031c
 800767c:	2000000c 	.word	0x2000000c
 8007680:	2000001c 	.word	0x2000001c
 8007684:	2000002c 	.word	0x2000002c
 8007688:	2000003c 	.word	0x2000003c
 800768c:	2000004c 	.word	0x2000004c
 8007690:	2000005c 	.word	0x2000005c
 8007694:	2000006c 	.word	0x2000006c
 8007698:	2000007c 	.word	0x2000007c
 800769c:	2000008c 	.word	0x2000008c
 80076a0:	2000009c 	.word	0x2000009c
 80076a4:	200000ac 	.word	0x200000ac
 80076a8:	200000bc 	.word	0x200000bc
 80076ac:	200000cc 	.word	0x200000cc
 80076b0:	200000dc 	.word	0x200000dc
 80076b4:	200000ec 	.word	0x200000ec
 80076b8:	200000fc 	.word	0x200000fc
 80076bc:	2000010c 	.word	0x2000010c
 80076c0:	2000011c 	.word	0x2000011c
 80076c4:	2000012c 	.word	0x2000012c

080076c8 <model_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool model_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b082      	sub	sp, #8
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_model_weights_map, 1, params)) {
 80076d2:	683a      	ldr	r2, [r7, #0]
 80076d4:	2101      	movs	r1, #1
 80076d6:	4897      	ldr	r0, [pc, #604]	; (8007934 <model_configure_weights+0x26c>)
 80076d8:	f000 fb58 	bl	8007d8c <ai_platform_get_weights_map>
 80076dc:	4603      	mov	r3, r0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	f000 8208 	beq.w	8007af4 <model_configure_weights+0x42c>
    /* Updating weights (byte) offsets */
    
    block_1_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 80076e4:	4b94      	ldr	r3, [pc, #592]	; (8007938 <model_configure_weights+0x270>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076ec:	4a92      	ldr	r2, [pc, #584]	; (8007938 <model_configure_weights+0x270>)
 80076ee:	6013      	str	r3, [r2, #0]
    block_1_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 0);
 80076f0:	4b90      	ldr	r3, [pc, #576]	; (8007934 <model_configure_weights+0x26c>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a90      	ldr	r2, [pc, #576]	; (8007938 <model_configure_weights+0x270>)
 80076f6:	6093      	str	r3, [r2, #8]
    block_1_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 0);
 80076f8:	4b8e      	ldr	r3, [pc, #568]	; (8007934 <model_configure_weights+0x26c>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a8e      	ldr	r2, [pc, #568]	; (8007938 <model_configure_weights+0x270>)
 80076fe:	60d3      	str	r3, [r2, #12]
    
    block_1_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8007700:	4b8e      	ldr	r3, [pc, #568]	; (800793c <model_configure_weights+0x274>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007708:	4a8c      	ldr	r2, [pc, #560]	; (800793c <model_configure_weights+0x274>)
 800770a:	6013      	str	r3, [r2, #0]
    block_1_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 576);
 800770c:	4b89      	ldr	r3, [pc, #548]	; (8007934 <model_configure_weights+0x26c>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8007714:	4a89      	ldr	r2, [pc, #548]	; (800793c <model_configure_weights+0x274>)
 8007716:	6093      	str	r3, [r2, #8]
    block_1_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 576);
 8007718:	4b86      	ldr	r3, [pc, #536]	; (8007934 <model_configure_weights+0x26c>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8007720:	4a86      	ldr	r2, [pc, #536]	; (800793c <model_configure_weights+0x274>)
 8007722:	60d3      	str	r3, [r2, #12]
    
    block_1_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8007724:	4b86      	ldr	r3, [pc, #536]	; (8007940 <model_configure_weights+0x278>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800772c:	4a84      	ldr	r2, [pc, #528]	; (8007940 <model_configure_weights+0x278>)
 800772e:	6013      	str	r3, [r2, #0]
    block_1_2_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 640);
 8007730:	4b80      	ldr	r3, [pc, #512]	; (8007934 <model_configure_weights+0x26c>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007738:	4a81      	ldr	r2, [pc, #516]	; (8007940 <model_configure_weights+0x278>)
 800773a:	6093      	str	r3, [r2, #8]
    block_1_2_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 640);
 800773c:	4b7d      	ldr	r3, [pc, #500]	; (8007934 <model_configure_weights+0x26c>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007744:	4a7e      	ldr	r2, [pc, #504]	; (8007940 <model_configure_weights+0x278>)
 8007746:	60d3      	str	r3, [r2, #12]
    
    block_1_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8007748:	4b7e      	ldr	r3, [pc, #504]	; (8007944 <model_configure_weights+0x27c>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007750:	4a7c      	ldr	r2, [pc, #496]	; (8007944 <model_configure_weights+0x27c>)
 8007752:	6013      	str	r3, [r2, #0]
    block_1_2_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 19072);
 8007754:	4b77      	ldr	r3, [pc, #476]	; (8007934 <model_configure_weights+0x26c>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f503 4395 	add.w	r3, r3, #19072	; 0x4a80
 800775c:	4a79      	ldr	r2, [pc, #484]	; (8007944 <model_configure_weights+0x27c>)
 800775e:	6093      	str	r3, [r2, #8]
    block_1_2_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 19072);
 8007760:	4b74      	ldr	r3, [pc, #464]	; (8007934 <model_configure_weights+0x26c>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f503 4395 	add.w	r3, r3, #19072	; 0x4a80
 8007768:	4a76      	ldr	r2, [pc, #472]	; (8007944 <model_configure_weights+0x27c>)
 800776a:	60d3      	str	r3, [r2, #12]
    
    block_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 800776c:	4b76      	ldr	r3, [pc, #472]	; (8007948 <model_configure_weights+0x280>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007774:	4a74      	ldr	r2, [pc, #464]	; (8007948 <model_configure_weights+0x280>)
 8007776:	6013      	str	r3, [r2, #0]
    block_2_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 19200);
 8007778:	4b6e      	ldr	r3, [pc, #440]	; (8007934 <model_configure_weights+0x26c>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f503 4396 	add.w	r3, r3, #19200	; 0x4b00
 8007780:	4a71      	ldr	r2, [pc, #452]	; (8007948 <model_configure_weights+0x280>)
 8007782:	6093      	str	r3, [r2, #8]
    block_2_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 19200);
 8007784:	4b6b      	ldr	r3, [pc, #428]	; (8007934 <model_configure_weights+0x26c>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f503 4396 	add.w	r3, r3, #19200	; 0x4b00
 800778c:	4a6e      	ldr	r2, [pc, #440]	; (8007948 <model_configure_weights+0x280>)
 800778e:	60d3      	str	r3, [r2, #12]
    
    block_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8007790:	4b6e      	ldr	r3, [pc, #440]	; (800794c <model_configure_weights+0x284>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007798:	4a6c      	ldr	r2, [pc, #432]	; (800794c <model_configure_weights+0x284>)
 800779a:	6013      	str	r3, [r2, #0]
    block_2_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 37632);
 800779c:	4b65      	ldr	r3, [pc, #404]	; (8007934 <model_configure_weights+0x26c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f503 4313 	add.w	r3, r3, #37632	; 0x9300
 80077a4:	4a69      	ldr	r2, [pc, #420]	; (800794c <model_configure_weights+0x284>)
 80077a6:	6093      	str	r3, [r2, #8]
    block_2_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 37632);
 80077a8:	4b62      	ldr	r3, [pc, #392]	; (8007934 <model_configure_weights+0x26c>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f503 4313 	add.w	r3, r3, #37632	; 0x9300
 80077b0:	4a66      	ldr	r2, [pc, #408]	; (800794c <model_configure_weights+0x284>)
 80077b2:	60d3      	str	r3, [r2, #12]
    
    block_2_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 80077b4:	4b66      	ldr	r3, [pc, #408]	; (8007950 <model_configure_weights+0x288>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80077bc:	4a64      	ldr	r2, [pc, #400]	; (8007950 <model_configure_weights+0x288>)
 80077be:	6013      	str	r3, [r2, #0]
    block_2_2_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 37696);
 80077c0:	4b5c      	ldr	r3, [pc, #368]	; (8007934 <model_configure_weights+0x26c>)
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	f249 3340 	movw	r3, #37696	; 0x9340
 80077c8:	4413      	add	r3, r2
 80077ca:	4a61      	ldr	r2, [pc, #388]	; (8007950 <model_configure_weights+0x288>)
 80077cc:	6093      	str	r3, [r2, #8]
    block_2_2_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 37696);
 80077ce:	4b59      	ldr	r3, [pc, #356]	; (8007934 <model_configure_weights+0x26c>)
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	f249 3340 	movw	r3, #37696	; 0x9340
 80077d6:	4413      	add	r3, r2
 80077d8:	4a5d      	ldr	r2, [pc, #372]	; (8007950 <model_configure_weights+0x288>)
 80077da:	60d3      	str	r3, [r2, #12]
    
    block_2_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 80077dc:	4b5d      	ldr	r3, [pc, #372]	; (8007954 <model_configure_weights+0x28c>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80077e4:	4a5b      	ldr	r2, [pc, #364]	; (8007954 <model_configure_weights+0x28c>)
 80077e6:	6013      	str	r3, [r2, #0]
    block_2_2_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 56128);
 80077e8:	4b52      	ldr	r3, [pc, #328]	; (8007934 <model_configure_weights+0x26c>)
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	f64d 3340 	movw	r3, #56128	; 0xdb40
 80077f0:	4413      	add	r3, r2
 80077f2:	4a58      	ldr	r2, [pc, #352]	; (8007954 <model_configure_weights+0x28c>)
 80077f4:	6093      	str	r3, [r2, #8]
    block_2_2_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 56128);
 80077f6:	4b4f      	ldr	r3, [pc, #316]	; (8007934 <model_configure_weights+0x26c>)
 80077f8:	681a      	ldr	r2, [r3, #0]
 80077fa:	f64d 3340 	movw	r3, #56128	; 0xdb40
 80077fe:	4413      	add	r3, r2
 8007800:	4a54      	ldr	r2, [pc, #336]	; (8007954 <model_configure_weights+0x28c>)
 8007802:	60d3      	str	r3, [r2, #12]
    
    block_3_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8007804:	4b54      	ldr	r3, [pc, #336]	; (8007958 <model_configure_weights+0x290>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800780c:	4a52      	ldr	r2, [pc, #328]	; (8007958 <model_configure_weights+0x290>)
 800780e:	6013      	str	r3, [r2, #0]
    block_3_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 56256);
 8007810:	4b48      	ldr	r3, [pc, #288]	; (8007934 <model_configure_weights+0x26c>)
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	f64d 33c0 	movw	r3, #56256	; 0xdbc0
 8007818:	4413      	add	r3, r2
 800781a:	4a4f      	ldr	r2, [pc, #316]	; (8007958 <model_configure_weights+0x290>)
 800781c:	6093      	str	r3, [r2, #8]
    block_3_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 56256);
 800781e:	4b45      	ldr	r3, [pc, #276]	; (8007934 <model_configure_weights+0x26c>)
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	f64d 33c0 	movw	r3, #56256	; 0xdbc0
 8007826:	4413      	add	r3, r2
 8007828:	4a4b      	ldr	r2, [pc, #300]	; (8007958 <model_configure_weights+0x290>)
 800782a:	60d3      	str	r3, [r2, #12]
    
    block_3_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 800782c:	4b4b      	ldr	r3, [pc, #300]	; (800795c <model_configure_weights+0x294>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007834:	4a49      	ldr	r2, [pc, #292]	; (800795c <model_configure_weights+0x294>)
 8007836:	6013      	str	r3, [r2, #0]
    block_3_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 74688);
 8007838:	4b3e      	ldr	r3, [pc, #248]	; (8007934 <model_configure_weights+0x26c>)
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	4b48      	ldr	r3, [pc, #288]	; (8007960 <model_configure_weights+0x298>)
 800783e:	4413      	add	r3, r2
 8007840:	4a46      	ldr	r2, [pc, #280]	; (800795c <model_configure_weights+0x294>)
 8007842:	6093      	str	r3, [r2, #8]
    block_3_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 74688);
 8007844:	4b3b      	ldr	r3, [pc, #236]	; (8007934 <model_configure_weights+0x26c>)
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	4b45      	ldr	r3, [pc, #276]	; (8007960 <model_configure_weights+0x298>)
 800784a:	4413      	add	r3, r2
 800784c:	4a43      	ldr	r2, [pc, #268]	; (800795c <model_configure_weights+0x294>)
 800784e:	60d3      	str	r3, [r2, #12]
    
    block_3_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8007850:	4b44      	ldr	r3, [pc, #272]	; (8007964 <model_configure_weights+0x29c>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007858:	4a42      	ldr	r2, [pc, #264]	; (8007964 <model_configure_weights+0x29c>)
 800785a:	6013      	str	r3, [r2, #0]
    block_3_2_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 74752);
 800785c:	4b35      	ldr	r3, [pc, #212]	; (8007934 <model_configure_weights+0x26c>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
 8007864:	4a3f      	ldr	r2, [pc, #252]	; (8007964 <model_configure_weights+0x29c>)
 8007866:	6093      	str	r3, [r2, #8]
    block_3_2_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 74752);
 8007868:	4b32      	ldr	r3, [pc, #200]	; (8007934 <model_configure_weights+0x26c>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
 8007870:	4a3c      	ldr	r2, [pc, #240]	; (8007964 <model_configure_weights+0x29c>)
 8007872:	60d3      	str	r3, [r2, #12]
    
    block_3_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8007874:	4b3c      	ldr	r3, [pc, #240]	; (8007968 <model_configure_weights+0x2a0>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800787c:	4a3a      	ldr	r2, [pc, #232]	; (8007968 <model_configure_weights+0x2a0>)
 800787e:	6013      	str	r3, [r2, #0]
    block_3_2_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 93184);
 8007880:	4b2c      	ldr	r3, [pc, #176]	; (8007934 <model_configure_weights+0x26c>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f503 33b6 	add.w	r3, r3, #93184	; 0x16c00
 8007888:	4a37      	ldr	r2, [pc, #220]	; (8007968 <model_configure_weights+0x2a0>)
 800788a:	6093      	str	r3, [r2, #8]
    block_3_2_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 93184);
 800788c:	4b29      	ldr	r3, [pc, #164]	; (8007934 <model_configure_weights+0x26c>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f503 33b6 	add.w	r3, r3, #93184	; 0x16c00
 8007894:	4a34      	ldr	r2, [pc, #208]	; (8007968 <model_configure_weights+0x2a0>)
 8007896:	60d3      	str	r3, [r2, #12]
    
    block_4_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8007898:	4b34      	ldr	r3, [pc, #208]	; (800796c <model_configure_weights+0x2a4>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80078a0:	4a32      	ldr	r2, [pc, #200]	; (800796c <model_configure_weights+0x2a4>)
 80078a2:	6013      	str	r3, [r2, #0]
    block_4_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 93312);
 80078a4:	4b23      	ldr	r3, [pc, #140]	; (8007934 <model_configure_weights+0x26c>)
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	4b31      	ldr	r3, [pc, #196]	; (8007970 <model_configure_weights+0x2a8>)
 80078aa:	4413      	add	r3, r2
 80078ac:	4a2f      	ldr	r2, [pc, #188]	; (800796c <model_configure_weights+0x2a4>)
 80078ae:	6093      	str	r3, [r2, #8]
    block_4_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 93312);
 80078b0:	4b20      	ldr	r3, [pc, #128]	; (8007934 <model_configure_weights+0x26c>)
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	4b2e      	ldr	r3, [pc, #184]	; (8007970 <model_configure_weights+0x2a8>)
 80078b6:	4413      	add	r3, r2
 80078b8:	4a2c      	ldr	r2, [pc, #176]	; (800796c <model_configure_weights+0x2a4>)
 80078ba:	60d3      	str	r3, [r2, #12]
    
    block_4_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 80078bc:	4b2d      	ldr	r3, [pc, #180]	; (8007974 <model_configure_weights+0x2ac>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80078c4:	4a2b      	ldr	r2, [pc, #172]	; (8007974 <model_configure_weights+0x2ac>)
 80078c6:	6013      	str	r3, [r2, #0]
    block_4_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 111744);
 80078c8:	4b1a      	ldr	r3, [pc, #104]	; (8007934 <model_configure_weights+0x26c>)
 80078ca:	681a      	ldr	r2, [r3, #0]
 80078cc:	4b2a      	ldr	r3, [pc, #168]	; (8007978 <model_configure_weights+0x2b0>)
 80078ce:	4413      	add	r3, r2
 80078d0:	4a28      	ldr	r2, [pc, #160]	; (8007974 <model_configure_weights+0x2ac>)
 80078d2:	6093      	str	r3, [r2, #8]
    block_4_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 111744);
 80078d4:	4b17      	ldr	r3, [pc, #92]	; (8007934 <model_configure_weights+0x26c>)
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	4b27      	ldr	r3, [pc, #156]	; (8007978 <model_configure_weights+0x2b0>)
 80078da:	4413      	add	r3, r2
 80078dc:	4a25      	ldr	r2, [pc, #148]	; (8007974 <model_configure_weights+0x2ac>)
 80078de:	60d3      	str	r3, [r2, #12]
    
    block_4_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 80078e0:	4b26      	ldr	r3, [pc, #152]	; (800797c <model_configure_weights+0x2b4>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80078e8:	4a24      	ldr	r2, [pc, #144]	; (800797c <model_configure_weights+0x2b4>)
 80078ea:	6013      	str	r3, [r2, #0]
    block_4_2_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 111808);
 80078ec:	4b11      	ldr	r3, [pc, #68]	; (8007934 <model_configure_weights+0x26c>)
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	4b23      	ldr	r3, [pc, #140]	; (8007980 <model_configure_weights+0x2b8>)
 80078f2:	4413      	add	r3, r2
 80078f4:	4a21      	ldr	r2, [pc, #132]	; (800797c <model_configure_weights+0x2b4>)
 80078f6:	6093      	str	r3, [r2, #8]
    block_4_2_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 111808);
 80078f8:	4b0e      	ldr	r3, [pc, #56]	; (8007934 <model_configure_weights+0x26c>)
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	4b20      	ldr	r3, [pc, #128]	; (8007980 <model_configure_weights+0x2b8>)
 80078fe:	4413      	add	r3, r2
 8007900:	4a1e      	ldr	r2, [pc, #120]	; (800797c <model_configure_weights+0x2b4>)
 8007902:	60d3      	str	r3, [r2, #12]
    
    block_4_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8007904:	4b1f      	ldr	r3, [pc, #124]	; (8007984 <model_configure_weights+0x2bc>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800790c:	4a1d      	ldr	r2, [pc, #116]	; (8007984 <model_configure_weights+0x2bc>)
 800790e:	6013      	str	r3, [r2, #0]
    block_4_2_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 130240);
 8007910:	4b08      	ldr	r3, [pc, #32]	; (8007934 <model_configure_weights+0x26c>)
 8007912:	681a      	ldr	r2, [r3, #0]
 8007914:	4b1c      	ldr	r3, [pc, #112]	; (8007988 <model_configure_weights+0x2c0>)
 8007916:	4413      	add	r3, r2
 8007918:	4a1a      	ldr	r2, [pc, #104]	; (8007984 <model_configure_weights+0x2bc>)
 800791a:	6093      	str	r3, [r2, #8]
    block_4_2_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 130240);
 800791c:	4b05      	ldr	r3, [pc, #20]	; (8007934 <model_configure_weights+0x26c>)
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	4b19      	ldr	r3, [pc, #100]	; (8007988 <model_configure_weights+0x2c0>)
 8007922:	4413      	add	r3, r2
 8007924:	4a17      	ldr	r2, [pc, #92]	; (8007984 <model_configure_weights+0x2bc>)
 8007926:	60d3      	str	r3, [r2, #12]
    
    block_5_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8007928:	4b18      	ldr	r3, [pc, #96]	; (800798c <model_configure_weights+0x2c4>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007930:	e02e      	b.n	8007990 <model_configure_weights+0x2c8>
 8007932:	bf00      	nop
 8007934:	20003db0 	.word	0x20003db0
 8007938:	2000013c 	.word	0x2000013c
 800793c:	2000014c 	.word	0x2000014c
 8007940:	2000015c 	.word	0x2000015c
 8007944:	2000016c 	.word	0x2000016c
 8007948:	2000017c 	.word	0x2000017c
 800794c:	2000018c 	.word	0x2000018c
 8007950:	2000019c 	.word	0x2000019c
 8007954:	200001ac 	.word	0x200001ac
 8007958:	200001bc 	.word	0x200001bc
 800795c:	200001cc 	.word	0x200001cc
 8007960:	000123c0 	.word	0x000123c0
 8007964:	200001dc 	.word	0x200001dc
 8007968:	200001ec 	.word	0x200001ec
 800796c:	200001fc 	.word	0x200001fc
 8007970:	00016c80 	.word	0x00016c80
 8007974:	2000020c 	.word	0x2000020c
 8007978:	0001b480 	.word	0x0001b480
 800797c:	2000021c 	.word	0x2000021c
 8007980:	0001b4c0 	.word	0x0001b4c0
 8007984:	2000022c 	.word	0x2000022c
 8007988:	0001fcc0 	.word	0x0001fcc0
 800798c:	2000023c 	.word	0x2000023c
 8007990:	4a5d      	ldr	r2, [pc, #372]	; (8007b08 <model_configure_weights+0x440>)
 8007992:	6013      	str	r3, [r2, #0]
    block_5_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 130368);
 8007994:	4b5d      	ldr	r3, [pc, #372]	; (8007b0c <model_configure_weights+0x444>)
 8007996:	681a      	ldr	r2, [r3, #0]
 8007998:	4b5d      	ldr	r3, [pc, #372]	; (8007b10 <model_configure_weights+0x448>)
 800799a:	4413      	add	r3, r2
 800799c:	4a5a      	ldr	r2, [pc, #360]	; (8007b08 <model_configure_weights+0x440>)
 800799e:	6093      	str	r3, [r2, #8]
    block_5_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 130368);
 80079a0:	4b5a      	ldr	r3, [pc, #360]	; (8007b0c <model_configure_weights+0x444>)
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	4b5a      	ldr	r3, [pc, #360]	; (8007b10 <model_configure_weights+0x448>)
 80079a6:	4413      	add	r3, r2
 80079a8:	4a57      	ldr	r2, [pc, #348]	; (8007b08 <model_configure_weights+0x440>)
 80079aa:	60d3      	str	r3, [r2, #12]
    
    block_5_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 80079ac:	4b59      	ldr	r3, [pc, #356]	; (8007b14 <model_configure_weights+0x44c>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80079b4:	4a57      	ldr	r2, [pc, #348]	; (8007b14 <model_configure_weights+0x44c>)
 80079b6:	6013      	str	r3, [r2, #0]
    block_5_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 148800);
 80079b8:	4b54      	ldr	r3, [pc, #336]	; (8007b0c <model_configure_weights+0x444>)
 80079ba:	681a      	ldr	r2, [r3, #0]
 80079bc:	4b56      	ldr	r3, [pc, #344]	; (8007b18 <model_configure_weights+0x450>)
 80079be:	4413      	add	r3, r2
 80079c0:	4a54      	ldr	r2, [pc, #336]	; (8007b14 <model_configure_weights+0x44c>)
 80079c2:	6093      	str	r3, [r2, #8]
    block_5_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 148800);
 80079c4:	4b51      	ldr	r3, [pc, #324]	; (8007b0c <model_configure_weights+0x444>)
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	4b53      	ldr	r3, [pc, #332]	; (8007b18 <model_configure_weights+0x450>)
 80079ca:	4413      	add	r3, r2
 80079cc:	4a51      	ldr	r2, [pc, #324]	; (8007b14 <model_configure_weights+0x44c>)
 80079ce:	60d3      	str	r3, [r2, #12]
    
    block_5_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 80079d0:	4b52      	ldr	r3, [pc, #328]	; (8007b1c <model_configure_weights+0x454>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80079d8:	4a50      	ldr	r2, [pc, #320]	; (8007b1c <model_configure_weights+0x454>)
 80079da:	6013      	str	r3, [r2, #0]
    block_5_2_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 148864);
 80079dc:	4b4b      	ldr	r3, [pc, #300]	; (8007b0c <model_configure_weights+0x444>)
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	4b4f      	ldr	r3, [pc, #316]	; (8007b20 <model_configure_weights+0x458>)
 80079e2:	4413      	add	r3, r2
 80079e4:	4a4d      	ldr	r2, [pc, #308]	; (8007b1c <model_configure_weights+0x454>)
 80079e6:	6093      	str	r3, [r2, #8]
    block_5_2_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 148864);
 80079e8:	4b48      	ldr	r3, [pc, #288]	; (8007b0c <model_configure_weights+0x444>)
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	4b4c      	ldr	r3, [pc, #304]	; (8007b20 <model_configure_weights+0x458>)
 80079ee:	4413      	add	r3, r2
 80079f0:	4a4a      	ldr	r2, [pc, #296]	; (8007b1c <model_configure_weights+0x454>)
 80079f2:	60d3      	str	r3, [r2, #12]
    
    block_5_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 80079f4:	4b4b      	ldr	r3, [pc, #300]	; (8007b24 <model_configure_weights+0x45c>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80079fc:	4a49      	ldr	r2, [pc, #292]	; (8007b24 <model_configure_weights+0x45c>)
 80079fe:	6013      	str	r3, [r2, #0]
    block_5_2_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 167296);
 8007a00:	4b42      	ldr	r3, [pc, #264]	; (8007b0c <model_configure_weights+0x444>)
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	4b48      	ldr	r3, [pc, #288]	; (8007b28 <model_configure_weights+0x460>)
 8007a06:	4413      	add	r3, r2
 8007a08:	4a46      	ldr	r2, [pc, #280]	; (8007b24 <model_configure_weights+0x45c>)
 8007a0a:	6093      	str	r3, [r2, #8]
    block_5_2_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 167296);
 8007a0c:	4b3f      	ldr	r3, [pc, #252]	; (8007b0c <model_configure_weights+0x444>)
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	4b45      	ldr	r3, [pc, #276]	; (8007b28 <model_configure_weights+0x460>)
 8007a12:	4413      	add	r3, r2
 8007a14:	4a43      	ldr	r2, [pc, #268]	; (8007b24 <model_configure_weights+0x45c>)
 8007a16:	60d3      	str	r3, [r2, #12]
    
    block_6_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8007a18:	4b44      	ldr	r3, [pc, #272]	; (8007b2c <model_configure_weights+0x464>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007a20:	4a42      	ldr	r2, [pc, #264]	; (8007b2c <model_configure_weights+0x464>)
 8007a22:	6013      	str	r3, [r2, #0]
    block_6_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 167424);
 8007a24:	4b39      	ldr	r3, [pc, #228]	; (8007b0c <model_configure_weights+0x444>)
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	4b41      	ldr	r3, [pc, #260]	; (8007b30 <model_configure_weights+0x468>)
 8007a2a:	4413      	add	r3, r2
 8007a2c:	4a3f      	ldr	r2, [pc, #252]	; (8007b2c <model_configure_weights+0x464>)
 8007a2e:	6093      	str	r3, [r2, #8]
    block_6_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 167424);
 8007a30:	4b36      	ldr	r3, [pc, #216]	; (8007b0c <model_configure_weights+0x444>)
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	4b3e      	ldr	r3, [pc, #248]	; (8007b30 <model_configure_weights+0x468>)
 8007a36:	4413      	add	r3, r2
 8007a38:	4a3c      	ldr	r2, [pc, #240]	; (8007b2c <model_configure_weights+0x464>)
 8007a3a:	60d3      	str	r3, [r2, #12]
    
    block_6_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8007a3c:	4b3d      	ldr	r3, [pc, #244]	; (8007b34 <model_configure_weights+0x46c>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007a44:	4a3b      	ldr	r2, [pc, #236]	; (8007b34 <model_configure_weights+0x46c>)
 8007a46:	6013      	str	r3, [r2, #0]
    block_6_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 185856);
 8007a48:	4b30      	ldr	r3, [pc, #192]	; (8007b0c <model_configure_weights+0x444>)
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	4b3a      	ldr	r3, [pc, #232]	; (8007b38 <model_configure_weights+0x470>)
 8007a4e:	4413      	add	r3, r2
 8007a50:	4a38      	ldr	r2, [pc, #224]	; (8007b34 <model_configure_weights+0x46c>)
 8007a52:	6093      	str	r3, [r2, #8]
    block_6_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 185856);
 8007a54:	4b2d      	ldr	r3, [pc, #180]	; (8007b0c <model_configure_weights+0x444>)
 8007a56:	681a      	ldr	r2, [r3, #0]
 8007a58:	4b37      	ldr	r3, [pc, #220]	; (8007b38 <model_configure_weights+0x470>)
 8007a5a:	4413      	add	r3, r2
 8007a5c:	4a35      	ldr	r2, [pc, #212]	; (8007b34 <model_configure_weights+0x46c>)
 8007a5e:	60d3      	str	r3, [r2, #12]
    
    block_6_2_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8007a60:	4b36      	ldr	r3, [pc, #216]	; (8007b3c <model_configure_weights+0x474>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007a68:	4a34      	ldr	r2, [pc, #208]	; (8007b3c <model_configure_weights+0x474>)
 8007a6a:	6013      	str	r3, [r2, #0]
    block_6_2_conv2d_weights_array.data = AI_PTR(g_model_weights_map[0] + 185920);
 8007a6c:	4b27      	ldr	r3, [pc, #156]	; (8007b0c <model_configure_weights+0x444>)
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	4b33      	ldr	r3, [pc, #204]	; (8007b40 <model_configure_weights+0x478>)
 8007a72:	4413      	add	r3, r2
 8007a74:	4a31      	ldr	r2, [pc, #196]	; (8007b3c <model_configure_weights+0x474>)
 8007a76:	6093      	str	r3, [r2, #8]
    block_6_2_conv2d_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 185920);
 8007a78:	4b24      	ldr	r3, [pc, #144]	; (8007b0c <model_configure_weights+0x444>)
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	4b30      	ldr	r3, [pc, #192]	; (8007b40 <model_configure_weights+0x478>)
 8007a7e:	4413      	add	r3, r2
 8007a80:	4a2e      	ldr	r2, [pc, #184]	; (8007b3c <model_configure_weights+0x474>)
 8007a82:	60d3      	str	r3, [r2, #12]
    
    block_6_2_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8007a84:	4b2f      	ldr	r3, [pc, #188]	; (8007b44 <model_configure_weights+0x47c>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007a8c:	4a2d      	ldr	r2, [pc, #180]	; (8007b44 <model_configure_weights+0x47c>)
 8007a8e:	6013      	str	r3, [r2, #0]
    block_6_2_conv2d_bias_array.data = AI_PTR(g_model_weights_map[0] + 204352);
 8007a90:	4b1e      	ldr	r3, [pc, #120]	; (8007b0c <model_configure_weights+0x444>)
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	4b2c      	ldr	r3, [pc, #176]	; (8007b48 <model_configure_weights+0x480>)
 8007a96:	4413      	add	r3, r2
 8007a98:	4a2a      	ldr	r2, [pc, #168]	; (8007b44 <model_configure_weights+0x47c>)
 8007a9a:	6093      	str	r3, [r2, #8]
    block_6_2_conv2d_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 204352);
 8007a9c:	4b1b      	ldr	r3, [pc, #108]	; (8007b0c <model_configure_weights+0x444>)
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	4b29      	ldr	r3, [pc, #164]	; (8007b48 <model_configure_weights+0x480>)
 8007aa2:	4413      	add	r3, r2
 8007aa4:	4a27      	ldr	r2, [pc, #156]	; (8007b44 <model_configure_weights+0x47c>)
 8007aa6:	60d3      	str	r3, [r2, #12]
    
    number_output_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8007aa8:	4b28      	ldr	r3, [pc, #160]	; (8007b4c <model_configure_weights+0x484>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007ab0:	4a26      	ldr	r2, [pc, #152]	; (8007b4c <model_configure_weights+0x484>)
 8007ab2:	6013      	str	r3, [r2, #0]
    number_output_dense_weights_array.data = AI_PTR(g_model_weights_map[0] + 204480);
 8007ab4:	4b15      	ldr	r3, [pc, #84]	; (8007b0c <model_configure_weights+0x444>)
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	4b25      	ldr	r3, [pc, #148]	; (8007b50 <model_configure_weights+0x488>)
 8007aba:	4413      	add	r3, r2
 8007abc:	4a23      	ldr	r2, [pc, #140]	; (8007b4c <model_configure_weights+0x484>)
 8007abe:	6093      	str	r3, [r2, #8]
    number_output_dense_weights_array.data_start = AI_PTR(g_model_weights_map[0] + 204480);
 8007ac0:	4b12      	ldr	r3, [pc, #72]	; (8007b0c <model_configure_weights+0x444>)
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	4b22      	ldr	r3, [pc, #136]	; (8007b50 <model_configure_weights+0x488>)
 8007ac6:	4413      	add	r3, r2
 8007ac8:	4a20      	ldr	r2, [pc, #128]	; (8007b4c <model_configure_weights+0x484>)
 8007aca:	60d3      	str	r3, [r2, #12]
    
    number_output_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8007acc:	4b21      	ldr	r3, [pc, #132]	; (8007b54 <model_configure_weights+0x48c>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007ad4:	4a1f      	ldr	r2, [pc, #124]	; (8007b54 <model_configure_weights+0x48c>)
 8007ad6:	6013      	str	r3, [r2, #0]
    number_output_dense_bias_array.data = AI_PTR(g_model_weights_map[0] + 205120);
 8007ad8:	4b0c      	ldr	r3, [pc, #48]	; (8007b0c <model_configure_weights+0x444>)
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	4b1e      	ldr	r3, [pc, #120]	; (8007b58 <model_configure_weights+0x490>)
 8007ade:	4413      	add	r3, r2
 8007ae0:	4a1c      	ldr	r2, [pc, #112]	; (8007b54 <model_configure_weights+0x48c>)
 8007ae2:	6093      	str	r3, [r2, #8]
    number_output_dense_bias_array.data_start = AI_PTR(g_model_weights_map[0] + 205120);
 8007ae4:	4b09      	ldr	r3, [pc, #36]	; (8007b0c <model_configure_weights+0x444>)
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	4b1b      	ldr	r3, [pc, #108]	; (8007b58 <model_configure_weights+0x490>)
 8007aea:	4413      	add	r3, r2
 8007aec:	4a19      	ldr	r2, [pc, #100]	; (8007b54 <model_configure_weights+0x48c>)
 8007aee:	60d3      	str	r3, [r2, #12]
    
    return true;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e005      	b.n	8007b00 <model_configure_weights+0x438>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8007af4:	2212      	movs	r2, #18
 8007af6:	2130      	movs	r1, #48	; 0x30
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f000 f9f7 	bl	8007eec <ai_platform_network_set_error>
  return false;
 8007afe:	2300      	movs	r3, #0
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	3708      	adds	r7, #8
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd80      	pop	{r7, pc}
 8007b08:	2000023c 	.word	0x2000023c
 8007b0c:	20003db0 	.word	0x20003db0
 8007b10:	0001fd40 	.word	0x0001fd40
 8007b14:	2000024c 	.word	0x2000024c
 8007b18:	00024540 	.word	0x00024540
 8007b1c:	2000025c 	.word	0x2000025c
 8007b20:	00024580 	.word	0x00024580
 8007b24:	2000026c 	.word	0x2000026c
 8007b28:	00028d80 	.word	0x00028d80
 8007b2c:	2000027c 	.word	0x2000027c
 8007b30:	00028e00 	.word	0x00028e00
 8007b34:	2000028c 	.word	0x2000028c
 8007b38:	0002d600 	.word	0x0002d600
 8007b3c:	2000029c 	.word	0x2000029c
 8007b40:	0002d640 	.word	0x0002d640
 8007b44:	200002ac 	.word	0x200002ac
 8007b48:	00031e40 	.word	0x00031e40
 8007b4c:	200002bc 	.word	0x200002bc
 8007b50:	00031ec0 	.word	0x00031ec0
 8007b54:	200002cc 	.word	0x200002cc
 8007b58:	00032140 	.word	0x00032140

08007b5c <ai_model_create>:
}

AI_API_ENTRY
ai_error ai_model_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b084      	sub	sp, #16
 8007b60:	af02      	add	r7, sp, #8
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8007b66:	2300      	movs	r3, #0
 8007b68:	9301      	str	r3, [sp, #4]
 8007b6a:	2305      	movs	r3, #5
 8007b6c:	9300      	str	r3, [sp, #0]
 8007b6e:	2301      	movs	r3, #1
 8007b70:	4a04      	ldr	r2, [pc, #16]	; (8007b84 <ai_model_create+0x28>)
 8007b72:	6839      	ldr	r1, [r7, #0]
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 f9bf 	bl	8007ef8 <ai_platform_network_create>
 8007b7a:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3708      	adds	r7, #8
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	20001a88 	.word	0x20001a88

08007b88 <ai_model_init>:
}

AI_API_ENTRY
ai_bool ai_model_init(
  ai_handle network, const ai_network_params* params)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8007b92:	6839      	ldr	r1, [r7, #0]
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fb89 	bl	80082ac <ai_platform_network_init>
 8007b9a:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d101      	bne.n	8007ba6 <ai_model_init+0x1e>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	e028      	b.n	8007bf8 <ai_model_init+0x70>

  ai_bool ok = true;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	72fb      	strb	r3, [r7, #11]
  ok &= model_configure_weights(net_ctx, params);
 8007baa:	6839      	ldr	r1, [r7, #0]
 8007bac:	68f8      	ldr	r0, [r7, #12]
 8007bae:	f7ff fd8b 	bl	80076c8 <model_configure_weights>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	7afb      	ldrb	r3, [r7, #11]
 8007bb8:	4013      	ands	r3, r2
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	bf14      	ite	ne
 8007bbe:	2301      	movne	r3, #1
 8007bc0:	2300      	moveq	r3, #0
 8007bc2:	72fb      	strb	r3, [r7, #11]
  ok &= model_configure_activations(net_ctx, params);
 8007bc4:	6839      	ldr	r1, [r7, #0]
 8007bc6:	68f8      	ldr	r0, [r7, #12]
 8007bc8:	f7ff fc32 	bl	8007430 <model_configure_activations>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	461a      	mov	r2, r3
 8007bd0:	7afb      	ldrb	r3, [r7, #11]
 8007bd2:	4013      	ands	r3, r2
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	bf14      	ite	ne
 8007bd8:	2301      	movne	r3, #1
 8007bda:	2300      	moveq	r3, #0
 8007bdc:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 fd00 	bl	80085e4 <ai_platform_network_post_init>
 8007be4:	4603      	mov	r3, r0
 8007be6:	461a      	mov	r2, r3
 8007be8:	7afb      	ldrb	r3, [r7, #11]
 8007bea:	4013      	ands	r3, r2
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	bf14      	ite	ne
 8007bf0:	2301      	movne	r3, #1
 8007bf2:	2300      	moveq	r3, #0
 8007bf4:	72fb      	strb	r3, [r7, #11]

  return ok;
 8007bf6:	7afb      	ldrb	r3, [r7, #11]
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3710      	adds	r7, #16
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <ai_model_run>:


AI_API_ENTRY
ai_i32 ai_model_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	68b9      	ldr	r1, [r7, #8]
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 fe11 	bl	8008838 <ai_platform_network_process>
 8007c16:	4603      	mov	r3, r0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3710      	adds	r7, #16
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <ai_model_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_model_data_activations_buffer_get(const ai_handle ptr)
{
 8007c20:	b4b0      	push	{r4, r5, r7}
 8007c22:	b08f      	sub	sp, #60	; 0x3c
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8007c2a:	4b15      	ldr	r3, [pc, #84]	; (8007c80 <ai_model_data_activations_buffer_get+0x60>)
 8007c2c:	61fb      	str	r3, [r7, #28]
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	623b      	str	r3, [r7, #32]
 8007c32:	2300      	movs	r3, #0
 8007c34:	627b      	str	r3, [r7, #36]	; 0x24
 8007c36:	2300      	movs	r3, #0
 8007c38:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c3a:	f24e 03c0 	movw	r3, #57536	; 0xe0c0
 8007c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c40:	2301      	movs	r3, #1
 8007c42:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8007c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c48:	2204      	movs	r2, #4
 8007c4a:	f362 231f 	bfi	r3, r2, #8, #24
 8007c4e:	633b      	str	r3, [r7, #48]	; 0x30
 8007c50:	4b0c      	ldr	r3, [pc, #48]	; (8007c84 <ai_model_data_activations_buffer_get+0x64>)
 8007c52:	f107 040c 	add.w	r4, r7, #12
 8007c56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007c58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8007c5c:	f107 030c 	add.w	r3, r7, #12
 8007c60:	637b      	str	r3, [r7, #52]	; 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_MODEL_DATA_ACTIVATIONS_SIZE, 1, AI_MODEL_DATA_ACTIVATIONS_COUNT),
    AI_MODEL_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	461d      	mov	r5, r3
 8007c66:	f107 041c 	add.w	r4, r7, #28
 8007c6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007c6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007c6e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8007c72:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	373c      	adds	r7, #60	; 0x3c
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bcb0      	pop	{r4, r5, r7}
 8007c7e:	4770      	bx	lr
 8007c80:	00040440 	.word	0x00040440
 8007c84:	0800ddd4 	.word	0x0800ddd4

08007c88 <ai_model_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_model_data_weights_buffer_get(const ai_handle ptr)
{
 8007c88:	b4b0      	push	{r4, r5, r7}
 8007c8a:	b08f      	sub	sp, #60	; 0x3c
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8007c92:	4b15      	ldr	r3, [pc, #84]	; (8007ce8 <ai_model_data_weights_buffer_get+0x60>)
 8007c94:	61fb      	str	r3, [r7, #28]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	623b      	str	r3, [r7, #32]
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ca2:	4b12      	ldr	r3, [pc, #72]	; (8007cec <ai_model_data_weights_buffer_get+0x64>)
 8007ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8007cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cae:	2204      	movs	r2, #4
 8007cb0:	f362 231f 	bfi	r3, r2, #8, #24
 8007cb4:	633b      	str	r3, [r7, #48]	; 0x30
 8007cb6:	4b0e      	ldr	r3, [pc, #56]	; (8007cf0 <ai_model_data_weights_buffer_get+0x68>)
 8007cb8:	f107 040c 	add.w	r4, r7, #12
 8007cbc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007cbe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8007cc2:	f107 030c 	add.w	r3, r7, #12
 8007cc6:	637b      	str	r3, [r7, #52]	; 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_MODEL_DATA_WEIGHTS_SIZE, 1, AI_MODEL_DATA_WEIGHTS_COUNT),
    AI_MODEL_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	461d      	mov	r5, r3
 8007ccc:	f107 041c 	add.w	r4, r7, #28
 8007cd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007cd2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007cd4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8007cd8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	373c      	adds	r7, #60	; 0x3c
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bcb0      	pop	{r4, r5, r7}
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	40040440 	.word	0x40040440
 8007cec:	00032154 	.word	0x00032154
 8007cf0:	0800dde4 	.word	0x0800dde4

08007cf4 <ai_model_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_model_data_weights_get(void)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_model_weights_table);
 8007cf8:	4b02      	ldr	r3, [pc, #8]	; (8007d04 <ai_model_data_weights_get+0x10>)

}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr
 8007d04:	20001b2c 	.word	0x20001b2c

08007d08 <ai_buffer_get_size>:
 8007d08:	b368      	cbz	r0, 8007d66 <ai_buffer_get_size+0x5e>
 8007d0a:	4b17      	ldr	r3, [pc, #92]	; (8007d68 <ai_buffer_get_size+0x60>)
 8007d0c:	4a17      	ldr	r2, [pc, #92]	; (8007d6c <ai_buffer_get_size+0x64>)
 8007d0e:	b410      	push	{r4}
 8007d10:	6804      	ldr	r4, [r0, #0]
 8007d12:	4023      	ands	r3, r4
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d123      	bne.n	8007d60 <ai_buffer_get_size+0x58>
 8007d18:	b311      	cbz	r1, 8007d60 <ai_buffer_get_size+0x58>
 8007d1a:	6984      	ldr	r4, [r0, #24]
 8007d1c:	6862      	ldr	r2, [r4, #4]
 8007d1e:	321f      	adds	r2, #31
 8007d20:	f022 021f 	bic.w	r2, r2, #31
 8007d24:	7d03      	ldrb	r3, [r0, #20]
 8007d26:	6941      	ldr	r1, [r0, #20]
 8007d28:	f1a3 0301 	sub.w	r3, r3, #1
 8007d2c:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8007d30:	fab3 f383 	clz	r3, r3
 8007d34:	095b      	lsrs	r3, r3, #5
 8007d36:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8007d3a:	da0c      	bge.n	8007d56 <ai_buffer_get_size+0x4e>
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d103      	bne.n	8007d48 <ai_buffer_get_size+0x40>
 8007d40:	2802      	cmp	r0, #2
 8007d42:	f04f 0302 	mov.w	r3, #2
 8007d46:	d006      	beq.n	8007d56 <ai_buffer_get_size+0x4e>
 8007d48:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	4298      	cmp	r0, r3
 8007d50:	fb01 f202 	mul.w	r2, r1, r2
 8007d54:	d1f2      	bne.n	8007d3c <ai_buffer_get_size+0x34>
 8007d56:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8007d5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d5e:	4770      	bx	lr
 8007d60:	6984      	ldr	r4, [r0, #24]
 8007d62:	6862      	ldr	r2, [r4, #4]
 8007d64:	e7de      	b.n	8007d24 <ai_buffer_get_size+0x1c>
 8007d66:	4770      	bx	lr
 8007d68:	017fffff 	.word	0x017fffff
 8007d6c:	000400c0 	.word	0x000400c0

08007d70 <ai_buffer_array_sane>:
 8007d70:	b138      	cbz	r0, 8007d82 <ai_buffer_array_sane+0x12>
 8007d72:	6843      	ldr	r3, [r0, #4]
 8007d74:	b123      	cbz	r3, 8007d80 <ai_buffer_array_sane+0x10>
 8007d76:	8840      	ldrh	r0, [r0, #2]
 8007d78:	3800      	subs	r0, #0
 8007d7a:	bf18      	it	ne
 8007d7c:	2001      	movne	r0, #1
 8007d7e:	4770      	bx	lr
 8007d80:	4618      	mov	r0, r3
 8007d82:	4770      	bx	lr

08007d84 <_ai_platform_acquire_crc>:
 8007d84:	2001      	movs	r0, #1
 8007d86:	4770      	bx	lr

08007d88 <_ai_platform_release_crc>:
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop

08007d8c <ai_platform_get_weights_map>:
 8007d8c:	2900      	cmp	r1, #0
 8007d8e:	bf18      	it	ne
 8007d90:	2800      	cmpne	r0, #0
 8007d92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d94:	bf0c      	ite	eq
 8007d96:	2401      	moveq	r4, #1
 8007d98:	2400      	movne	r4, #0
 8007d9a:	2a00      	cmp	r2, #0
 8007d9c:	bf08      	it	eq
 8007d9e:	f044 0401 	orreq.w	r4, r4, #1
 8007da2:	b114      	cbz	r4, 8007daa <ai_platform_get_weights_map+0x1e>
 8007da4:	2400      	movs	r4, #0
 8007da6:	4620      	mov	r0, r4
 8007da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007daa:	4616      	mov	r6, r2
 8007dac:	4b22      	ldr	r3, [pc, #136]	; (8007e38 <ai_platform_get_weights_map+0xac>)
 8007dae:	6812      	ldr	r2, [r2, #0]
 8007db0:	4605      	mov	r5, r0
 8007db2:	460f      	mov	r7, r1
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d022      	beq.n	8007dfe <ai_platform_get_weights_map+0x72>
 8007db8:	6870      	ldr	r0, [r6, #4]
 8007dba:	2800      	cmp	r0, #0
 8007dbc:	d0f2      	beq.n	8007da4 <ai_platform_get_weights_map+0x18>
 8007dbe:	6806      	ldr	r6, [r0, #0]
 8007dc0:	429e      	cmp	r6, r3
 8007dc2:	d006      	beq.n	8007dd2 <ai_platform_get_weights_map+0x46>
 8007dc4:	f1a1 0401 	sub.w	r4, r1, #1
 8007dc8:	6028      	str	r0, [r5, #0]
 8007dca:	fab4 f484 	clz	r4, r4
 8007dce:	0964      	lsrs	r4, r4, #5
 8007dd0:	e7e9      	b.n	8007da6 <ai_platform_get_weights_map+0x1a>
 8007dd2:	3d04      	subs	r5, #4
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	e000      	b.n	8007ddc <ai_platform_get_weights_map+0x50>
 8007dda:	4619      	mov	r1, r3
 8007ddc:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8007de0:	42b3      	cmp	r3, r6
 8007de2:	d025      	beq.n	8007e30 <ai_platform_get_weights_map+0xa4>
 8007de4:	f845 3f04 	str.w	r3, [r5, #4]!
 8007de8:	1c4b      	adds	r3, r1, #1
 8007dea:	429f      	cmp	r7, r3
 8007dec:	d8f5      	bhi.n	8007dda <ai_platform_get_weights_map+0x4e>
 8007dee:	d1da      	bne.n	8007da6 <ai_platform_get_weights_map+0x1a>
 8007df0:	3102      	adds	r1, #2
 8007df2:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8007df6:	42b3      	cmp	r3, r6
 8007df8:	d1d5      	bne.n	8007da6 <ai_platform_get_weights_map+0x1a>
 8007dfa:	2401      	movs	r4, #1
 8007dfc:	e7d3      	b.n	8007da6 <ai_platform_get_weights_map+0x1a>
 8007dfe:	1d30      	adds	r0, r6, #4
 8007e00:	f7ff ffb6 	bl	8007d70 <ai_buffer_array_sane>
 8007e04:	2800      	cmp	r0, #0
 8007e06:	d0cd      	beq.n	8007da4 <ai_platform_get_weights_map+0x18>
 8007e08:	88f3      	ldrh	r3, [r6, #6]
 8007e0a:	429f      	cmp	r7, r3
 8007e0c:	d1ca      	bne.n	8007da4 <ai_platform_get_weights_map+0x18>
 8007e0e:	3d04      	subs	r5, #4
 8007e10:	4622      	mov	r2, r4
 8007e12:	68b3      	ldr	r3, [r6, #8]
 8007e14:	4423      	add	r3, r4
 8007e16:	341c      	adds	r4, #28
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	b123      	cbz	r3, 8007e26 <ai_platform_get_weights_map+0x9a>
 8007e1c:	3201      	adds	r2, #1
 8007e1e:	f845 3f04 	str.w	r3, [r5, #4]!
 8007e22:	4297      	cmp	r7, r2
 8007e24:	d8f5      	bhi.n	8007e12 <ai_platform_get_weights_map+0x86>
 8007e26:	1abc      	subs	r4, r7, r2
 8007e28:	fab4 f484 	clz	r4, r4
 8007e2c:	0964      	lsrs	r4, r4, #5
 8007e2e:	e7ba      	b.n	8007da6 <ai_platform_get_weights_map+0x1a>
 8007e30:	428f      	cmp	r7, r1
 8007e32:	d1b8      	bne.n	8007da6 <ai_platform_get_weights_map+0x1a>
 8007e34:	e7e1      	b.n	8007dfa <ai_platform_get_weights_map+0x6e>
 8007e36:	bf00      	nop
 8007e38:	a1facade 	.word	0xa1facade

08007e3c <ai_platform_get_activations_map>:
 8007e3c:	2900      	cmp	r1, #0
 8007e3e:	bf18      	it	ne
 8007e40:	2800      	cmpne	r0, #0
 8007e42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e44:	bf0c      	ite	eq
 8007e46:	2401      	moveq	r4, #1
 8007e48:	2400      	movne	r4, #0
 8007e4a:	2a00      	cmp	r2, #0
 8007e4c:	bf08      	it	eq
 8007e4e:	f044 0401 	orreq.w	r4, r4, #1
 8007e52:	b114      	cbz	r4, 8007e5a <ai_platform_get_activations_map+0x1e>
 8007e54:	2400      	movs	r4, #0
 8007e56:	4620      	mov	r0, r4
 8007e58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e5a:	4616      	mov	r6, r2
 8007e5c:	4b22      	ldr	r3, [pc, #136]	; (8007ee8 <ai_platform_get_activations_map+0xac>)
 8007e5e:	6812      	ldr	r2, [r2, #0]
 8007e60:	4605      	mov	r5, r0
 8007e62:	460f      	mov	r7, r1
 8007e64:	429a      	cmp	r2, r3
 8007e66:	d022      	beq.n	8007eae <ai_platform_get_activations_map+0x72>
 8007e68:	6a30      	ldr	r0, [r6, #32]
 8007e6a:	2800      	cmp	r0, #0
 8007e6c:	d0f2      	beq.n	8007e54 <ai_platform_get_activations_map+0x18>
 8007e6e:	6806      	ldr	r6, [r0, #0]
 8007e70:	429e      	cmp	r6, r3
 8007e72:	d006      	beq.n	8007e82 <ai_platform_get_activations_map+0x46>
 8007e74:	f1a1 0401 	sub.w	r4, r1, #1
 8007e78:	6028      	str	r0, [r5, #0]
 8007e7a:	fab4 f484 	clz	r4, r4
 8007e7e:	0964      	lsrs	r4, r4, #5
 8007e80:	e7e9      	b.n	8007e56 <ai_platform_get_activations_map+0x1a>
 8007e82:	3d04      	subs	r5, #4
 8007e84:	4602      	mov	r2, r0
 8007e86:	4621      	mov	r1, r4
 8007e88:	e000      	b.n	8007e8c <ai_platform_get_activations_map+0x50>
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8007e90:	42b3      	cmp	r3, r6
 8007e92:	d026      	beq.n	8007ee2 <ai_platform_get_activations_map+0xa6>
 8007e94:	f845 3f04 	str.w	r3, [r5, #4]!
 8007e98:	1c4b      	adds	r3, r1, #1
 8007e9a:	429f      	cmp	r7, r3
 8007e9c:	d8f5      	bhi.n	8007e8a <ai_platform_get_activations_map+0x4e>
 8007e9e:	d1da      	bne.n	8007e56 <ai_platform_get_activations_map+0x1a>
 8007ea0:	3102      	adds	r1, #2
 8007ea2:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8007ea6:	42b3      	cmp	r3, r6
 8007ea8:	d1d5      	bne.n	8007e56 <ai_platform_get_activations_map+0x1a>
 8007eaa:	2401      	movs	r4, #1
 8007eac:	e7d3      	b.n	8007e56 <ai_platform_get_activations_map+0x1a>
 8007eae:	f106 000c 	add.w	r0, r6, #12
 8007eb2:	f7ff ff5d 	bl	8007d70 <ai_buffer_array_sane>
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	d0cc      	beq.n	8007e54 <ai_platform_get_activations_map+0x18>
 8007eba:	89f3      	ldrh	r3, [r6, #14]
 8007ebc:	429f      	cmp	r7, r3
 8007ebe:	d1c9      	bne.n	8007e54 <ai_platform_get_activations_map+0x18>
 8007ec0:	3d04      	subs	r5, #4
 8007ec2:	4622      	mov	r2, r4
 8007ec4:	6933      	ldr	r3, [r6, #16]
 8007ec6:	4423      	add	r3, r4
 8007ec8:	341c      	adds	r4, #28
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	b123      	cbz	r3, 8007ed8 <ai_platform_get_activations_map+0x9c>
 8007ece:	3201      	adds	r2, #1
 8007ed0:	f845 3f04 	str.w	r3, [r5, #4]!
 8007ed4:	4297      	cmp	r7, r2
 8007ed6:	d8f5      	bhi.n	8007ec4 <ai_platform_get_activations_map+0x88>
 8007ed8:	1abc      	subs	r4, r7, r2
 8007eda:	fab4 f484 	clz	r4, r4
 8007ede:	0964      	lsrs	r4, r4, #5
 8007ee0:	e7b9      	b.n	8007e56 <ai_platform_get_activations_map+0x1a>
 8007ee2:	428f      	cmp	r7, r1
 8007ee4:	d1b7      	bne.n	8007e56 <ai_platform_get_activations_map+0x1a>
 8007ee6:	e7e0      	b.n	8007eaa <ai_platform_get_activations_map+0x6e>
 8007ee8:	a1facade 	.word	0xa1facade

08007eec <ai_platform_network_set_error>:
 8007eec:	b110      	cbz	r0, 8007ef4 <ai_platform_network_set_error+0x8>
 8007eee:	3010      	adds	r0, #16
 8007ef0:	f000 bf80 	b.w	8008df4 <core_set_error>
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop

08007ef8 <ai_platform_network_create>:
 8007ef8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007efc:	b083      	sub	sp, #12
 8007efe:	4604      	mov	r4, r0
 8007f00:	4615      	mov	r5, r2
 8007f02:	461e      	mov	r6, r3
 8007f04:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8007f08:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8007f0c:	f7ff ff3a 	bl	8007d84 <_ai_platform_acquire_crc>
 8007f10:	2800      	cmp	r0, #0
 8007f12:	f000 80bd 	beq.w	8008090 <ai_platform_network_create+0x198>
 8007f16:	4ba5      	ldr	r3, [pc, #660]	; (80081ac <ai_platform_network_create+0x2b4>)
 8007f18:	f46f 6c8a 	mvn.w	ip, #1104	; 0x450
 8007f1c:	4601      	mov	r1, r0
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f24:	eb03 020c 	add.w	r2, r3, ip
 8007f28:	2a01      	cmp	r2, #1
 8007f2a:	f240 80a8 	bls.w	800807e <ai_platform_network_create+0x186>
 8007f2e:	f240 4249 	movw	r2, #1097	; 0x449
 8007f32:	4293      	cmp	r3, r2
 8007f34:	f000 80a3 	beq.w	800807e <ai_platform_network_create+0x186>
 8007f38:	4a9d      	ldr	r2, [pc, #628]	; (80081b0 <ai_platform_network_create+0x2b8>)
 8007f3a:	6813      	ldr	r3, [r2, #0]
 8007f3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f40:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007f44:	f000 80b9 	beq.w	80080ba <ai_platform_network_create+0x1c2>
 8007f48:	6813      	ldr	r3, [r2, #0]
 8007f4a:	f240 4c83 	movw	ip, #1155	; 0x483
 8007f4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f52:	4563      	cmp	r3, ip
 8007f54:	f000 80a1 	beq.w	800809a <ai_platform_network_create+0x1a2>
 8007f58:	6813      	ldr	r3, [r2, #0]
 8007f5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f5e:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8007f62:	f000 8153 	beq.w	800820c <ai_platform_network_create+0x314>
 8007f66:	6813      	ldr	r3, [r2, #0]
 8007f68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	f040 808d 	bne.w	800808c <ai_platform_network_create+0x194>
 8007f72:	4a90      	ldr	r2, [pc, #576]	; (80081b4 <ai_platform_network_create+0x2bc>)
 8007f74:	2318      	movs	r3, #24
 8007f76:	6093      	str	r3, [r2, #8]
 8007f78:	6893      	ldr	r3, [r2, #8]
 8007f7a:	2b18      	cmp	r3, #24
 8007f7c:	f040 8086 	bne.w	800808c <ai_platform_network_create+0x194>
 8007f80:	2301      	movs	r3, #1
 8007f82:	6093      	str	r3, [r2, #8]
 8007f84:	6893      	ldr	r3, [r2, #8]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d1fc      	bne.n	8007f84 <ai_platform_network_create+0x8c>
 8007f8a:	4608      	mov	r0, r1
 8007f8c:	f7ff fefc 	bl	8007d88 <_ai_platform_release_crc>
 8007f90:	f7ff fef8 	bl	8007d84 <_ai_platform_acquire_crc>
 8007f94:	4b85      	ldr	r3, [pc, #532]	; (80081ac <ai_platform_network_create+0x2b4>)
 8007f96:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fa0:	189a      	adds	r2, r3, r2
 8007fa2:	2a01      	cmp	r2, #1
 8007fa4:	f240 809f 	bls.w	80080e6 <ai_platform_network_create+0x1ee>
 8007fa8:	f240 4249 	movw	r2, #1097	; 0x449
 8007fac:	4293      	cmp	r3, r2
 8007fae:	f000 809a 	beq.w	80080e6 <ai_platform_network_create+0x1ee>
 8007fb2:	4a7f      	ldr	r2, [pc, #508]	; (80081b0 <ai_platform_network_create+0x2b8>)
 8007fb4:	6813      	ldr	r3, [r2, #0]
 8007fb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fba:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007fbe:	f000 80a0 	beq.w	8008102 <ai_platform_network_create+0x20a>
 8007fc2:	6813      	ldr	r3, [r2, #0]
 8007fc4:	f240 4183 	movw	r1, #1155	; 0x483
 8007fc8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fcc:	428b      	cmp	r3, r1
 8007fce:	f000 80bf 	beq.w	8008150 <ai_platform_network_create+0x258>
 8007fd2:	6813      	ldr	r3, [r2, #0]
 8007fd4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fd8:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8007fdc:	f000 8123 	beq.w	8008226 <ai_platform_network_create+0x32e>
 8007fe0:	6813      	ldr	r3, [r2, #0]
 8007fe2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	f000 80c4 	beq.w	8008174 <ai_platform_network_create+0x27c>
 8007fec:	f7ff fecc 	bl	8007d88 <_ai_platform_release_crc>
 8007ff0:	2c00      	cmp	r4, #0
 8007ff2:	f000 80aa 	beq.w	800814a <ai_platform_network_create+0x252>
 8007ff6:	4b70      	ldr	r3, [pc, #448]	; (80081b8 <ai_platform_network_create+0x2c0>)
 8007ff8:	602b      	str	r3, [r5, #0]
 8007ffa:	6025      	str	r5, [r4, #0]
 8007ffc:	f000 fef8 	bl	8008df0 <core_init>
 8008000:	2800      	cmp	r0, #0
 8008002:	f000 8090 	beq.w	8008126 <ai_platform_network_create+0x22e>
 8008006:	f7ff febd 	bl	8007d84 <_ai_platform_acquire_crc>
 800800a:	4b68      	ldr	r3, [pc, #416]	; (80081ac <ai_platform_network_create+0x2b4>)
 800800c:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008016:	185a      	adds	r2, r3, r1
 8008018:	2a01      	cmp	r2, #1
 800801a:	f240 80b9 	bls.w	8008190 <ai_platform_network_create+0x298>
 800801e:	f240 4249 	movw	r2, #1097	; 0x449
 8008022:	4293      	cmp	r3, r2
 8008024:	f000 80b4 	beq.w	8008190 <ai_platform_network_create+0x298>
 8008028:	4a61      	ldr	r2, [pc, #388]	; (80081b0 <ai_platform_network_create+0x2b8>)
 800802a:	6813      	ldr	r3, [r2, #0]
 800802c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008030:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8008034:	f000 80c8 	beq.w	80081c8 <ai_platform_network_create+0x2d0>
 8008038:	6813      	ldr	r3, [r2, #0]
 800803a:	f240 4183 	movw	r1, #1155	; 0x483
 800803e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008042:	428b      	cmp	r3, r1
 8008044:	f000 8107 	beq.w	8008256 <ai_platform_network_create+0x35e>
 8008048:	6813      	ldr	r3, [r2, #0]
 800804a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800804e:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8008052:	f000 8111 	beq.w	8008278 <ai_platform_network_create+0x380>
 8008056:	6813      	ldr	r3, [r2, #0]
 8008058:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800805c:	2b00      	cmp	r3, #0
 800805e:	f040 80c3 	bne.w	80081e8 <ai_platform_network_create+0x2f0>
 8008062:	4b54      	ldr	r3, [pc, #336]	; (80081b4 <ai_platform_network_create+0x2bc>)
 8008064:	2201      	movs	r2, #1
 8008066:	609a      	str	r2, [r3, #8]
 8008068:	689a      	ldr	r2, [r3, #8]
 800806a:	2a00      	cmp	r2, #0
 800806c:	d1fc      	bne.n	8008068 <ai_platform_network_create+0x170>
 800806e:	4a53      	ldr	r2, [pc, #332]	; (80081bc <ai_platform_network_create+0x2c4>)
 8008070:	601a      	str	r2, [r3, #0]
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	4b52      	ldr	r3, [pc, #328]	; (80081c0 <ai_platform_network_create+0x2c8>)
 8008076:	429a      	cmp	r2, r3
 8008078:	f000 80b6 	beq.w	80081e8 <ai_platform_network_create+0x2f0>
 800807c:	e7fe      	b.n	800807c <ai_platform_network_create+0x184>
 800807e:	4b4d      	ldr	r3, [pc, #308]	; (80081b4 <ai_platform_network_create+0x2bc>)
 8008080:	2218      	movs	r2, #24
 8008082:	609a      	str	r2, [r3, #8]
 8008084:	689a      	ldr	r2, [r3, #8]
 8008086:	2a18      	cmp	r2, #24
 8008088:	d027      	beq.n	80080da <ai_platform_network_create+0x1e2>
 800808a:	4608      	mov	r0, r1
 800808c:	f7ff fe7c 	bl	8007d88 <_ai_platform_release_crc>
 8008090:	f244 1033 	movw	r0, #16691	; 0x4133
 8008094:	b003      	add	sp, #12
 8008096:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800809a:	4a4a      	ldr	r2, [pc, #296]	; (80081c4 <ai_platform_network_create+0x2cc>)
 800809c:	2318      	movs	r3, #24
 800809e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80080a2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80080a6:	2b18      	cmp	r3, #24
 80080a8:	d1f0      	bne.n	800808c <ai_platform_network_create+0x194>
 80080aa:	2301      	movs	r3, #1
 80080ac:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80080b0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d1fb      	bne.n	80080b0 <ai_platform_network_create+0x1b8>
 80080b8:	e767      	b.n	8007f8a <ai_platform_network_create+0x92>
 80080ba:	4a42      	ldr	r2, [pc, #264]	; (80081c4 <ai_platform_network_create+0x2cc>)
 80080bc:	2318      	movs	r3, #24
 80080be:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80080c2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80080c6:	2b18      	cmp	r3, #24
 80080c8:	d1e0      	bne.n	800808c <ai_platform_network_create+0x194>
 80080ca:	2301      	movs	r3, #1
 80080cc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80080d0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1fb      	bne.n	80080d0 <ai_platform_network_create+0x1d8>
 80080d8:	e757      	b.n	8007f8a <ai_platform_network_create+0x92>
 80080da:	2201      	movs	r2, #1
 80080dc:	609a      	str	r2, [r3, #8]
 80080de:	689a      	ldr	r2, [r3, #8]
 80080e0:	2a00      	cmp	r2, #0
 80080e2:	d1fc      	bne.n	80080de <ai_platform_network_create+0x1e6>
 80080e4:	e751      	b.n	8007f8a <ai_platform_network_create+0x92>
 80080e6:	4a33      	ldr	r2, [pc, #204]	; (80081b4 <ai_platform_network_create+0x2bc>)
 80080e8:	2301      	movs	r3, #1
 80080ea:	6093      	str	r3, [r2, #8]
 80080ec:	6891      	ldr	r1, [r2, #8]
 80080ee:	2900      	cmp	r1, #0
 80080f0:	d1fc      	bne.n	80080ec <ai_platform_network_create+0x1f4>
 80080f2:	4b32      	ldr	r3, [pc, #200]	; (80081bc <ai_platform_network_create+0x2c4>)
 80080f4:	6013      	str	r3, [r2, #0]
 80080f6:	4b32      	ldr	r3, [pc, #200]	; (80081c0 <ai_platform_network_create+0x2c8>)
 80080f8:	6812      	ldr	r2, [r2, #0]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	f43f af76 	beq.w	8007fec <ai_platform_network_create+0xf4>
 8008100:	e7fe      	b.n	8008100 <ai_platform_network_create+0x208>
 8008102:	4a30      	ldr	r2, [pc, #192]	; (80081c4 <ai_platform_network_create+0x2cc>)
 8008104:	2301      	movs	r3, #1
 8008106:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800810a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800810e:	2b00      	cmp	r3, #0
 8008110:	d1fb      	bne.n	800810a <ai_platform_network_create+0x212>
 8008112:	4b2a      	ldr	r3, [pc, #168]	; (80081bc <ai_platform_network_create+0x2c4>)
 8008114:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008118:	4b29      	ldr	r3, [pc, #164]	; (80081c0 <ai_platform_network_create+0x2c8>)
 800811a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800811e:	429a      	cmp	r2, r3
 8008120:	f43f af64 	beq.w	8007fec <ai_platform_network_create+0xf4>
 8008124:	e7fe      	b.n	8008124 <ai_platform_network_create+0x22c>
 8008126:	f04f 0930 	mov.w	r9, #48	; 0x30
 800812a:	2300      	movs	r3, #0
 800812c:	6023      	str	r3, [r4, #0]
 800812e:	2410      	movs	r4, #16
 8008130:	4642      	mov	r2, r8
 8008132:	4639      	mov	r1, r7
 8008134:	4630      	mov	r0, r6
 8008136:	f002 fd0f 	bl	800ab58 <ai_version_get>
 800813a:	4603      	mov	r3, r0
 800813c:	2000      	movs	r0, #0
 800813e:	64ab      	str	r3, [r5, #72]	; 0x48
 8008140:	f369 0007 	bfi	r0, r9, #0, #8
 8008144:	f364 201f 	bfi	r0, r4, #8, #24
 8008148:	e7a4      	b.n	8008094 <ai_platform_network_create+0x19c>
 800814a:	f241 0010 	movw	r0, #4112	; 0x1010
 800814e:	e7a1      	b.n	8008094 <ai_platform_network_create+0x19c>
 8008150:	4a1c      	ldr	r2, [pc, #112]	; (80081c4 <ai_platform_network_create+0x2cc>)
 8008152:	2301      	movs	r3, #1
 8008154:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008158:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800815c:	2b00      	cmp	r3, #0
 800815e:	d1fb      	bne.n	8008158 <ai_platform_network_create+0x260>
 8008160:	4b16      	ldr	r3, [pc, #88]	; (80081bc <ai_platform_network_create+0x2c4>)
 8008162:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008166:	4b16      	ldr	r3, [pc, #88]	; (80081c0 <ai_platform_network_create+0x2c8>)
 8008168:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800816c:	429a      	cmp	r2, r3
 800816e:	f43f af3d 	beq.w	8007fec <ai_platform_network_create+0xf4>
 8008172:	e7fe      	b.n	8008172 <ai_platform_network_create+0x27a>
 8008174:	4a0f      	ldr	r2, [pc, #60]	; (80081b4 <ai_platform_network_create+0x2bc>)
 8008176:	2301      	movs	r3, #1
 8008178:	6093      	str	r3, [r2, #8]
 800817a:	6893      	ldr	r3, [r2, #8]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d1fc      	bne.n	800817a <ai_platform_network_create+0x282>
 8008180:	4b0e      	ldr	r3, [pc, #56]	; (80081bc <ai_platform_network_create+0x2c4>)
 8008182:	6013      	str	r3, [r2, #0]
 8008184:	4b0e      	ldr	r3, [pc, #56]	; (80081c0 <ai_platform_network_create+0x2c8>)
 8008186:	6812      	ldr	r2, [r2, #0]
 8008188:	429a      	cmp	r2, r3
 800818a:	f43f af2f 	beq.w	8007fec <ai_platform_network_create+0xf4>
 800818e:	e7fe      	b.n	800818e <ai_platform_network_create+0x296>
 8008190:	4a08      	ldr	r2, [pc, #32]	; (80081b4 <ai_platform_network_create+0x2bc>)
 8008192:	2301      	movs	r3, #1
 8008194:	6093      	str	r3, [r2, #8]
 8008196:	6893      	ldr	r3, [r2, #8]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1fc      	bne.n	8008196 <ai_platform_network_create+0x29e>
 800819c:	4b07      	ldr	r3, [pc, #28]	; (80081bc <ai_platform_network_create+0x2c4>)
 800819e:	6013      	str	r3, [r2, #0]
 80081a0:	4b07      	ldr	r3, [pc, #28]	; (80081c0 <ai_platform_network_create+0x2c8>)
 80081a2:	6812      	ldr	r2, [r2, #0]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d01f      	beq.n	80081e8 <ai_platform_network_create+0x2f0>
 80081a8:	e7fe      	b.n	80081a8 <ai_platform_network_create+0x2b0>
 80081aa:	bf00      	nop
 80081ac:	e0042000 	.word	0xe0042000
 80081b0:	5c001000 	.word	0x5c001000
 80081b4:	40023000 	.word	0x40023000
 80081b8:	a1c00100 	.word	0xa1c00100
 80081bc:	f407a5c2 	.word	0xf407a5c2
 80081c0:	b5e8b5cd 	.word	0xb5e8b5cd
 80081c4:	58024000 	.word	0x58024000
 80081c8:	4a33      	ldr	r2, [pc, #204]	; (8008298 <ai_platform_network_create+0x3a0>)
 80081ca:	2301      	movs	r3, #1
 80081cc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80081d0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d1fb      	bne.n	80081d0 <ai_platform_network_create+0x2d8>
 80081d8:	4b30      	ldr	r3, [pc, #192]	; (800829c <ai_platform_network_create+0x3a4>)
 80081da:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80081de:	4b30      	ldr	r3, [pc, #192]	; (80082a0 <ai_platform_network_create+0x3a8>)
 80081e0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d12c      	bne.n	8008242 <ai_platform_network_create+0x34a>
 80081e8:	f7ff fdce 	bl	8007d88 <_ai_platform_release_crc>
 80081ec:	2200      	movs	r2, #0
 80081ee:	4639      	mov	r1, r7
 80081f0:	4630      	mov	r0, r6
 80081f2:	f002 fcb1 	bl	800ab58 <ai_version_get>
 80081f6:	4681      	mov	r9, r0
 80081f8:	2200      	movs	r2, #0
 80081fa:	2105      	movs	r1, #5
 80081fc:	2001      	movs	r0, #1
 80081fe:	f002 fcab 	bl	800ab58 <ai_version_get>
 8008202:	4581      	cmp	r9, r0
 8008204:	d01e      	beq.n	8008244 <ai_platform_network_create+0x34c>
 8008206:	f04f 0901 	mov.w	r9, #1
 800820a:	e78e      	b.n	800812a <ai_platform_network_create+0x232>
 800820c:	4b25      	ldr	r3, [pc, #148]	; (80082a4 <ai_platform_network_create+0x3ac>)
 800820e:	2218      	movs	r2, #24
 8008210:	609a      	str	r2, [r3, #8]
 8008212:	689a      	ldr	r2, [r3, #8]
 8008214:	2a18      	cmp	r2, #24
 8008216:	f47f af39 	bne.w	800808c <ai_platform_network_create+0x194>
 800821a:	2201      	movs	r2, #1
 800821c:	609a      	str	r2, [r3, #8]
 800821e:	689a      	ldr	r2, [r3, #8]
 8008220:	2a00      	cmp	r2, #0
 8008222:	d1fc      	bne.n	800821e <ai_platform_network_create+0x326>
 8008224:	e6b1      	b.n	8007f8a <ai_platform_network_create+0x92>
 8008226:	4a1f      	ldr	r2, [pc, #124]	; (80082a4 <ai_platform_network_create+0x3ac>)
 8008228:	2301      	movs	r3, #1
 800822a:	6093      	str	r3, [r2, #8]
 800822c:	6893      	ldr	r3, [r2, #8]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1fc      	bne.n	800822c <ai_platform_network_create+0x334>
 8008232:	4b1a      	ldr	r3, [pc, #104]	; (800829c <ai_platform_network_create+0x3a4>)
 8008234:	6013      	str	r3, [r2, #0]
 8008236:	4b1a      	ldr	r3, [pc, #104]	; (80082a0 <ai_platform_network_create+0x3a8>)
 8008238:	6812      	ldr	r2, [r2, #0]
 800823a:	429a      	cmp	r2, r3
 800823c:	f43f aed6 	beq.w	8007fec <ai_platform_network_create+0xf4>
 8008240:	e7fe      	b.n	8008240 <ai_platform_network_create+0x348>
 8008242:	e7fe      	b.n	8008242 <ai_platform_network_create+0x34a>
 8008244:	4b18      	ldr	r3, [pc, #96]	; (80082a8 <ai_platform_network_create+0x3b0>)
 8008246:	a801      	add	r0, sp, #4
 8008248:	9301      	str	r3, [sp, #4]
 800824a:	f000 fddf 	bl	8008e0c <ai_check_custom_types>
 800824e:	b300      	cbz	r0, 8008292 <ai_platform_network_create+0x39a>
 8008250:	2400      	movs	r4, #0
 8008252:	46a1      	mov	r9, r4
 8008254:	e76c      	b.n	8008130 <ai_platform_network_create+0x238>
 8008256:	4b10      	ldr	r3, [pc, #64]	; (8008298 <ai_platform_network_create+0x3a0>)
 8008258:	2201      	movs	r2, #1
 800825a:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 800825e:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
 8008262:	2a00      	cmp	r2, #0
 8008264:	d1fb      	bne.n	800825e <ai_platform_network_create+0x366>
 8008266:	4a0d      	ldr	r2, [pc, #52]	; (800829c <ai_platform_network_create+0x3a4>)
 8008268:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 800826c:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 8008270:	4b0b      	ldr	r3, [pc, #44]	; (80082a0 <ai_platform_network_create+0x3a8>)
 8008272:	429a      	cmp	r2, r3
 8008274:	d0b8      	beq.n	80081e8 <ai_platform_network_create+0x2f0>
 8008276:	e7fe      	b.n	8008276 <ai_platform_network_create+0x37e>
 8008278:	4b0a      	ldr	r3, [pc, #40]	; (80082a4 <ai_platform_network_create+0x3ac>)
 800827a:	2201      	movs	r2, #1
 800827c:	609a      	str	r2, [r3, #8]
 800827e:	689a      	ldr	r2, [r3, #8]
 8008280:	2a00      	cmp	r2, #0
 8008282:	d1fc      	bne.n	800827e <ai_platform_network_create+0x386>
 8008284:	4a05      	ldr	r2, [pc, #20]	; (800829c <ai_platform_network_create+0x3a4>)
 8008286:	601a      	str	r2, [r3, #0]
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	4b05      	ldr	r3, [pc, #20]	; (80082a0 <ai_platform_network_create+0x3a8>)
 800828c:	429a      	cmp	r2, r3
 800828e:	d0ab      	beq.n	80081e8 <ai_platform_network_create+0x2f0>
 8008290:	e7fe      	b.n	8008290 <ai_platform_network_create+0x398>
 8008292:	f04f 0902 	mov.w	r9, #2
 8008296:	e748      	b.n	800812a <ai_platform_network_create+0x232>
 8008298:	58024000 	.word	0x58024000
 800829c:	f407a5c2 	.word	0xf407a5c2
 80082a0:	b5e8b5cd 	.word	0xb5e8b5cd
 80082a4:	40023000 	.word	0x40023000
 80082a8:	84048403 	.word	0x84048403

080082ac <ai_platform_network_init>:
 80082ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082b0:	2800      	cmp	r0, #0
 80082b2:	d052      	beq.n	800835a <ai_platform_network_init+0xae>
 80082b4:	4bab      	ldr	r3, [pc, #684]	; (8008564 <ai_platform_network_init+0x2b8>)
 80082b6:	4604      	mov	r4, r0
 80082b8:	6802      	ldr	r2, [r0, #0]
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d14d      	bne.n	800835a <ai_platform_network_init+0xae>
 80082be:	460d      	mov	r5, r1
 80082c0:	f7ff fd60 	bl	8007d84 <_ai_platform_acquire_crc>
 80082c4:	4ba8      	ldr	r3, [pc, #672]	; (8008568 <ai_platform_network_init+0x2bc>)
 80082c6:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80082d0:	189a      	adds	r2, r3, r2
 80082d2:	2a01      	cmp	r2, #1
 80082d4:	f240 809b 	bls.w	800840e <ai_platform_network_init+0x162>
 80082d8:	f240 4249 	movw	r2, #1097	; 0x449
 80082dc:	4293      	cmp	r3, r2
 80082de:	f000 8096 	beq.w	800840e <ai_platform_network_init+0x162>
 80082e2:	4aa2      	ldr	r2, [pc, #648]	; (800856c <ai_platform_network_init+0x2c0>)
 80082e4:	6813      	ldr	r3, [r2, #0]
 80082e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80082ea:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80082ee:	f000 809d 	beq.w	800842c <ai_platform_network_init+0x180>
 80082f2:	6813      	ldr	r3, [r2, #0]
 80082f4:	f240 4183 	movw	r1, #1155	; 0x483
 80082f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80082fc:	428b      	cmp	r3, r1
 80082fe:	f000 80e4 	beq.w	80084ca <ai_platform_network_init+0x21e>
 8008302:	6813      	ldr	r3, [r2, #0]
 8008304:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008308:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800830c:	f000 811b 	beq.w	8008546 <ai_platform_network_init+0x29a>
 8008310:	6813      	ldr	r3, [r2, #0]
 8008312:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008316:	2b00      	cmp	r3, #0
 8008318:	f000 80f9 	beq.w	800850e <ai_platform_network_init+0x262>
 800831c:	f7ff fd34 	bl	8007d88 <_ai_platform_release_crc>
 8008320:	2d00      	cmp	r5, #0
 8008322:	f000 8147 	beq.w	80085b4 <ai_platform_network_init+0x308>
 8008326:	4b92      	ldr	r3, [pc, #584]	; (8008570 <ai_platform_network_init+0x2c4>)
 8008328:	682a      	ldr	r2, [r5, #0]
 800832a:	429a      	cmp	r2, r3
 800832c:	f040 8090 	bne.w	8008450 <ai_platform_network_init+0x1a4>
 8008330:	692b      	ldr	r3, [r5, #16]
 8008332:	89ae      	ldrh	r6, [r5, #12]
 8008334:	f8b5 c00e 	ldrh.w	ip, [r5, #14]
 8008338:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 800833c:	62a3      	str	r3, [r4, #40]	; 0x28
 800833e:	e9c4 1207 	strd	r1, r2, [r4, #28]
 8008342:	2303      	movs	r3, #3
 8008344:	84a6      	strh	r6, [r4, #36]	; 0x24
 8008346:	4626      	mov	r6, r4
 8008348:	4620      	mov	r0, r4
 800834a:	f8a4 c026 	strh.w	ip, [r4, #38]	; 0x26
 800834e:	60e3      	str	r3, [r4, #12]
 8008350:	f000 fd84 	bl	8008e5c <ai_layers_init_all>
 8008354:	4630      	mov	r0, r6
 8008356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800835a:	f7ff fd13 	bl	8007d84 <_ai_platform_acquire_crc>
 800835e:	4b82      	ldr	r3, [pc, #520]	; (8008568 <ai_platform_network_init+0x2bc>)
 8008360:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800836a:	185a      	adds	r2, r3, r1
 800836c:	2a01      	cmp	r2, #1
 800836e:	d92b      	bls.n	80083c8 <ai_platform_network_init+0x11c>
 8008370:	f240 4249 	movw	r2, #1097	; 0x449
 8008374:	4293      	cmp	r3, r2
 8008376:	d027      	beq.n	80083c8 <ai_platform_network_init+0x11c>
 8008378:	4a7c      	ldr	r2, [pc, #496]	; (800856c <ai_platform_network_init+0x2c0>)
 800837a:	6813      	ldr	r3, [r2, #0]
 800837c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008380:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8008384:	d02d      	beq.n	80083e2 <ai_platform_network_init+0x136>
 8008386:	6813      	ldr	r3, [r2, #0]
 8008388:	f240 4183 	movw	r1, #1155	; 0x483
 800838c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008390:	428b      	cmp	r3, r1
 8008392:	f000 8089 	beq.w	80084a8 <ai_platform_network_init+0x1fc>
 8008396:	6813      	ldr	r3, [r2, #0]
 8008398:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800839c:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80083a0:	f000 80c3 	beq.w	800852a <ai_platform_network_init+0x27e>
 80083a4:	6813      	ldr	r3, [r2, #0]
 80083a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d129      	bne.n	8008402 <ai_platform_network_init+0x156>
 80083ae:	4a71      	ldr	r2, [pc, #452]	; (8008574 <ai_platform_network_init+0x2c8>)
 80083b0:	2301      	movs	r3, #1
 80083b2:	6093      	str	r3, [r2, #8]
 80083b4:	6893      	ldr	r3, [r2, #8]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1fc      	bne.n	80083b4 <ai_platform_network_init+0x108>
 80083ba:	496f      	ldr	r1, [pc, #444]	; (8008578 <ai_platform_network_init+0x2cc>)
 80083bc:	4b6f      	ldr	r3, [pc, #444]	; (800857c <ai_platform_network_init+0x2d0>)
 80083be:	6011      	str	r1, [r2, #0]
 80083c0:	6812      	ldr	r2, [r2, #0]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d01d      	beq.n	8008402 <ai_platform_network_init+0x156>
 80083c6:	e7fe      	b.n	80083c6 <ai_platform_network_init+0x11a>
 80083c8:	4a6a      	ldr	r2, [pc, #424]	; (8008574 <ai_platform_network_init+0x2c8>)
 80083ca:	2301      	movs	r3, #1
 80083cc:	6093      	str	r3, [r2, #8]
 80083ce:	6893      	ldr	r3, [r2, #8]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d1fc      	bne.n	80083ce <ai_platform_network_init+0x122>
 80083d4:	4968      	ldr	r1, [pc, #416]	; (8008578 <ai_platform_network_init+0x2cc>)
 80083d6:	4b69      	ldr	r3, [pc, #420]	; (800857c <ai_platform_network_init+0x2d0>)
 80083d8:	6011      	str	r1, [r2, #0]
 80083da:	6812      	ldr	r2, [r2, #0]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d010      	beq.n	8008402 <ai_platform_network_init+0x156>
 80083e0:	e7fe      	b.n	80083e0 <ai_platform_network_init+0x134>
 80083e2:	4a67      	ldr	r2, [pc, #412]	; (8008580 <ai_platform_network_init+0x2d4>)
 80083e4:	2301      	movs	r3, #1
 80083e6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80083ea:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d1fb      	bne.n	80083ea <ai_platform_network_init+0x13e>
 80083f2:	4961      	ldr	r1, [pc, #388]	; (8008578 <ai_platform_network_init+0x2cc>)
 80083f4:	4b61      	ldr	r3, [pc, #388]	; (800857c <ai_platform_network_init+0x2d0>)
 80083f6:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80083fa:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80083fe:	429a      	cmp	r2, r3
 8008400:	d113      	bne.n	800842a <ai_platform_network_init+0x17e>
 8008402:	2600      	movs	r6, #0
 8008404:	f7ff fcc0 	bl	8007d88 <_ai_platform_release_crc>
 8008408:	4630      	mov	r0, r6
 800840a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800840e:	4a59      	ldr	r2, [pc, #356]	; (8008574 <ai_platform_network_init+0x2c8>)
 8008410:	2301      	movs	r3, #1
 8008412:	6093      	str	r3, [r2, #8]
 8008414:	6893      	ldr	r3, [r2, #8]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1fc      	bne.n	8008414 <ai_platform_network_init+0x168>
 800841a:	4b57      	ldr	r3, [pc, #348]	; (8008578 <ai_platform_network_init+0x2cc>)
 800841c:	6013      	str	r3, [r2, #0]
 800841e:	4b57      	ldr	r3, [pc, #348]	; (800857c <ai_platform_network_init+0x2d0>)
 8008420:	6812      	ldr	r2, [r2, #0]
 8008422:	429a      	cmp	r2, r3
 8008424:	f43f af7a 	beq.w	800831c <ai_platform_network_init+0x70>
 8008428:	e7fe      	b.n	8008428 <ai_platform_network_init+0x17c>
 800842a:	e7fe      	b.n	800842a <ai_platform_network_init+0x17e>
 800842c:	4a54      	ldr	r2, [pc, #336]	; (8008580 <ai_platform_network_init+0x2d4>)
 800842e:	2301      	movs	r3, #1
 8008430:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008434:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008438:	2b00      	cmp	r3, #0
 800843a:	d1fb      	bne.n	8008434 <ai_platform_network_init+0x188>
 800843c:	4b4e      	ldr	r3, [pc, #312]	; (8008578 <ai_platform_network_init+0x2cc>)
 800843e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008442:	4b4e      	ldr	r3, [pc, #312]	; (800857c <ai_platform_network_init+0x2d0>)
 8008444:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008448:	429a      	cmp	r2, r3
 800844a:	f43f af67 	beq.w	800831c <ai_platform_network_init+0x70>
 800844e:	e7fe      	b.n	800844e <ai_platform_network_init+0x1a2>
 8008450:	2101      	movs	r1, #1
 8008452:	4628      	mov	r0, r5
 8008454:	f105 081c 	add.w	r8, r5, #28
 8008458:	686e      	ldr	r6, [r5, #4]
 800845a:	f7ff fc55 	bl	8007d08 <ai_buffer_get_size>
 800845e:	4607      	mov	r7, r0
 8008460:	2101      	movs	r1, #1
 8008462:	4640      	mov	r0, r8
 8008464:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8008468:	f7ff fc4e 	bl	8007d08 <ai_buffer_get_size>
 800846c:	2f00      	cmp	r7, #0
 800846e:	d13e      	bne.n	80084ee <ai_platform_network_init+0x242>
 8008470:	2800      	cmp	r0, #0
 8008472:	f000 808e 	beq.w	8008592 <ai_platform_network_init+0x2e6>
 8008476:	f1b9 0f00 	cmp.w	r9, #0
 800847a:	f000 8094 	beq.w	80085a6 <ai_platform_network_init+0x2fa>
 800847e:	f04f 0c01 	mov.w	ip, #1
 8008482:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8008484:	2600      	movs	r6, #0
 8008486:	83e7      	strh	r7, [r4, #30]
 8008488:	4563      	cmp	r3, ip
 800848a:	83a6      	strh	r6, [r4, #28]
 800848c:	d37a      	bcc.n	8008584 <ai_platform_network_init+0x2d8>
 800848e:	f1bc 0f00 	cmp.w	ip, #0
 8008492:	f000 809c 	beq.w	80085ce <ai_platform_network_init+0x322>
 8008496:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8008498:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 800849c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800849e:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 80084a2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80084a6:	e74c      	b.n	8008342 <ai_platform_network_init+0x96>
 80084a8:	4a35      	ldr	r2, [pc, #212]	; (8008580 <ai_platform_network_init+0x2d4>)
 80084aa:	2301      	movs	r3, #1
 80084ac:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80084b0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d1fb      	bne.n	80084b0 <ai_platform_network_init+0x204>
 80084b8:	492f      	ldr	r1, [pc, #188]	; (8008578 <ai_platform_network_init+0x2cc>)
 80084ba:	4b30      	ldr	r3, [pc, #192]	; (800857c <ai_platform_network_init+0x2d0>)
 80084bc:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80084c0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80084c4:	429a      	cmp	r2, r3
 80084c6:	d09c      	beq.n	8008402 <ai_platform_network_init+0x156>
 80084c8:	e7fe      	b.n	80084c8 <ai_platform_network_init+0x21c>
 80084ca:	4a2d      	ldr	r2, [pc, #180]	; (8008580 <ai_platform_network_init+0x2d4>)
 80084cc:	2301      	movs	r3, #1
 80084ce:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80084d2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d1fb      	bne.n	80084d2 <ai_platform_network_init+0x226>
 80084da:	4b27      	ldr	r3, [pc, #156]	; (8008578 <ai_platform_network_init+0x2cc>)
 80084dc:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80084e0:	4b26      	ldr	r3, [pc, #152]	; (800857c <ai_platform_network_init+0x2d0>)
 80084e2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80084e6:	429a      	cmp	r2, r3
 80084e8:	f43f af18 	beq.w	800831c <ai_platform_network_init+0x70>
 80084ec:	e7fe      	b.n	80084ec <ai_platform_network_init+0x240>
 80084ee:	2800      	cmp	r0, #0
 80084f0:	d153      	bne.n	800859a <ai_platform_network_init+0x2ee>
 80084f2:	4680      	mov	r8, r0
 80084f4:	4684      	mov	ip, r0
 80084f6:	2e00      	cmp	r6, #0
 80084f8:	d063      	beq.n	80085c2 <ai_platform_network_init+0x316>
 80084fa:	8be6      	ldrh	r6, [r4, #30]
 80084fc:	2e00      	cmp	r6, #0
 80084fe:	d168      	bne.n	80085d2 <ai_platform_network_init+0x326>
 8008500:	2212      	movs	r2, #18
 8008502:	2116      	movs	r1, #22
 8008504:	f104 0010 	add.w	r0, r4, #16
 8008508:	f000 fc74 	bl	8008df4 <core_set_error>
 800850c:	e77c      	b.n	8008408 <ai_platform_network_init+0x15c>
 800850e:	4a19      	ldr	r2, [pc, #100]	; (8008574 <ai_platform_network_init+0x2c8>)
 8008510:	2301      	movs	r3, #1
 8008512:	6093      	str	r3, [r2, #8]
 8008514:	6893      	ldr	r3, [r2, #8]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1fc      	bne.n	8008514 <ai_platform_network_init+0x268>
 800851a:	4b17      	ldr	r3, [pc, #92]	; (8008578 <ai_platform_network_init+0x2cc>)
 800851c:	6013      	str	r3, [r2, #0]
 800851e:	4b17      	ldr	r3, [pc, #92]	; (800857c <ai_platform_network_init+0x2d0>)
 8008520:	6812      	ldr	r2, [r2, #0]
 8008522:	429a      	cmp	r2, r3
 8008524:	f43f aefa 	beq.w	800831c <ai_platform_network_init+0x70>
 8008528:	e7fe      	b.n	8008528 <ai_platform_network_init+0x27c>
 800852a:	4a12      	ldr	r2, [pc, #72]	; (8008574 <ai_platform_network_init+0x2c8>)
 800852c:	2301      	movs	r3, #1
 800852e:	6093      	str	r3, [r2, #8]
 8008530:	6893      	ldr	r3, [r2, #8]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d1fc      	bne.n	8008530 <ai_platform_network_init+0x284>
 8008536:	4910      	ldr	r1, [pc, #64]	; (8008578 <ai_platform_network_init+0x2cc>)
 8008538:	4b10      	ldr	r3, [pc, #64]	; (800857c <ai_platform_network_init+0x2d0>)
 800853a:	6011      	str	r1, [r2, #0]
 800853c:	6812      	ldr	r2, [r2, #0]
 800853e:	429a      	cmp	r2, r3
 8008540:	f43f af5f 	beq.w	8008402 <ai_platform_network_init+0x156>
 8008544:	e7fe      	b.n	8008544 <ai_platform_network_init+0x298>
 8008546:	4a0b      	ldr	r2, [pc, #44]	; (8008574 <ai_platform_network_init+0x2c8>)
 8008548:	2301      	movs	r3, #1
 800854a:	6093      	str	r3, [r2, #8]
 800854c:	6893      	ldr	r3, [r2, #8]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1fc      	bne.n	800854c <ai_platform_network_init+0x2a0>
 8008552:	4b09      	ldr	r3, [pc, #36]	; (8008578 <ai_platform_network_init+0x2cc>)
 8008554:	6013      	str	r3, [r2, #0]
 8008556:	4b09      	ldr	r3, [pc, #36]	; (800857c <ai_platform_network_init+0x2d0>)
 8008558:	6812      	ldr	r2, [r2, #0]
 800855a:	429a      	cmp	r2, r3
 800855c:	f43f aede 	beq.w	800831c <ai_platform_network_init+0x70>
 8008560:	e7fe      	b.n	8008560 <ai_platform_network_init+0x2b4>
 8008562:	bf00      	nop
 8008564:	a1c00100 	.word	0xa1c00100
 8008568:	e0042000 	.word	0xe0042000
 800856c:	5c001000 	.word	0x5c001000
 8008570:	a1facade 	.word	0xa1facade
 8008574:	40023000 	.word	0x40023000
 8008578:	f407a5c2 	.word	0xf407a5c2
 800857c:	b5e8b5cd 	.word	0xb5e8b5cd
 8008580:	58024000 	.word	0x58024000
 8008584:	2213      	movs	r2, #19
 8008586:	2116      	movs	r1, #22
 8008588:	f104 0010 	add.w	r0, r4, #16
 800858c:	f000 fc32 	bl	8008df4 <core_set_error>
 8008590:	e73a      	b.n	8008408 <ai_platform_network_init+0x15c>
 8008592:	4607      	mov	r7, r0
 8008594:	4680      	mov	r8, r0
 8008596:	4684      	mov	ip, r0
 8008598:	e773      	b.n	8008482 <ai_platform_network_init+0x1d6>
 800859a:	f1b9 0f00 	cmp.w	r9, #0
 800859e:	d002      	beq.n	80085a6 <ai_platform_network_init+0x2fa>
 80085a0:	f04f 0c01 	mov.w	ip, #1
 80085a4:	e7a7      	b.n	80084f6 <ai_platform_network_init+0x24a>
 80085a6:	2110      	movs	r1, #16
 80085a8:	2213      	movs	r2, #19
 80085aa:	2600      	movs	r6, #0
 80085ac:	1860      	adds	r0, r4, r1
 80085ae:	f000 fc21 	bl	8008df4 <core_set_error>
 80085b2:	e729      	b.n	8008408 <ai_platform_network_init+0x15c>
 80085b4:	2110      	movs	r1, #16
 80085b6:	2211      	movs	r2, #17
 80085b8:	462e      	mov	r6, r5
 80085ba:	1860      	adds	r0, r4, r1
 80085bc:	f000 fc1a 	bl	8008df4 <core_set_error>
 80085c0:	e722      	b.n	8008408 <ai_platform_network_init+0x15c>
 80085c2:	2110      	movs	r1, #16
 80085c4:	2212      	movs	r2, #18
 80085c6:	1860      	adds	r0, r4, r1
 80085c8:	f000 fc14 	bl	8008df4 <core_set_error>
 80085cc:	e71c      	b.n	8008408 <ai_platform_network_init+0x15c>
 80085ce:	4666      	mov	r6, ip
 80085d0:	e6b7      	b.n	8008342 <ai_platform_network_init+0x96>
 80085d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80085d4:	6a26      	ldr	r6, [r4, #32]
 80085d6:	2701      	movs	r7, #1
 80085d8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80085da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80085de:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 80085e2:	e74e      	b.n	8008482 <ai_platform_network_init+0x1d6>

080085e4 <ai_platform_network_post_init>:
 80085e4:	b538      	push	{r3, r4, r5, lr}
 80085e6:	2800      	cmp	r0, #0
 80085e8:	d04e      	beq.n	8008688 <ai_platform_network_post_init+0xa4>
 80085ea:	4b8c      	ldr	r3, [pc, #560]	; (800881c <ai_platform_network_post_init+0x238>)
 80085ec:	4604      	mov	r4, r0
 80085ee:	6802      	ldr	r2, [r0, #0]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d149      	bne.n	8008688 <ai_platform_network_post_init+0xa4>
 80085f4:	f7ff fbc6 	bl	8007d84 <_ai_platform_acquire_crc>
 80085f8:	4b89      	ldr	r3, [pc, #548]	; (8008820 <ai_platform_network_post_init+0x23c>)
 80085fa:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008604:	189a      	adds	r2, r3, r2
 8008606:	2a01      	cmp	r2, #1
 8008608:	f240 8095 	bls.w	8008736 <ai_platform_network_post_init+0x152>
 800860c:	f240 4249 	movw	r2, #1097	; 0x449
 8008610:	4293      	cmp	r3, r2
 8008612:	f000 8090 	beq.w	8008736 <ai_platform_network_post_init+0x152>
 8008616:	4a83      	ldr	r2, [pc, #524]	; (8008824 <ai_platform_network_post_init+0x240>)
 8008618:	6813      	ldr	r3, [r2, #0]
 800861a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800861e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8008622:	f000 8096 	beq.w	8008752 <ai_platform_network_post_init+0x16e>
 8008626:	6813      	ldr	r3, [r2, #0]
 8008628:	f240 4183 	movw	r1, #1155	; 0x483
 800862c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008630:	428b      	cmp	r3, r1
 8008632:	f000 80b8 	beq.w	80087a6 <ai_platform_network_post_init+0x1c2>
 8008636:	6813      	ldr	r3, [r2, #0]
 8008638:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800863c:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8008640:	f000 80de 	beq.w	8008800 <ai_platform_network_post_init+0x21c>
 8008644:	6813      	ldr	r3, [r2, #0]
 8008646:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800864a:	2b00      	cmp	r3, #0
 800864c:	f000 80bd 	beq.w	80087ca <ai_platform_network_post_init+0x1e6>
 8008650:	f7ff fb9a 	bl	8007d88 <_ai_platform_release_crc>
 8008654:	68e3      	ldr	r3, [r4, #12]
 8008656:	f013 0502 	ands.w	r5, r3, #2
 800865a:	f000 808c 	beq.w	8008776 <ai_platform_network_post_init+0x192>
 800865e:	4620      	mov	r0, r4
 8008660:	f000 fc0a 	bl	8008e78 <ai_layers_post_init_all>
 8008664:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008666:	b16b      	cbz	r3, 8008684 <ai_platform_network_post_init+0xa0>
 8008668:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800866a:	e007      	b.n	800867c <ai_platform_network_post_init+0x98>
 800866c:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8008670:	4798      	blx	r3
 8008672:	692b      	ldr	r3, [r5, #16]
 8008674:	b133      	cbz	r3, 8008684 <ai_platform_network_post_init+0xa0>
 8008676:	42ab      	cmp	r3, r5
 8008678:	461d      	mov	r5, r3
 800867a:	d003      	beq.n	8008684 <ai_platform_network_post_init+0xa0>
 800867c:	4629      	mov	r1, r5
 800867e:	2000      	movs	r0, #0
 8008680:	2d00      	cmp	r5, #0
 8008682:	d1f3      	bne.n	800866c <ai_platform_network_post_init+0x88>
 8008684:	2001      	movs	r0, #1
 8008686:	bd38      	pop	{r3, r4, r5, pc}
 8008688:	f7ff fb7c 	bl	8007d84 <_ai_platform_acquire_crc>
 800868c:	4b64      	ldr	r3, [pc, #400]	; (8008820 <ai_platform_network_post_init+0x23c>)
 800868e:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008698:	185a      	adds	r2, r3, r1
 800869a:	2a01      	cmp	r2, #1
 800869c:	d92a      	bls.n	80086f4 <ai_platform_network_post_init+0x110>
 800869e:	f240 4249 	movw	r2, #1097	; 0x449
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d026      	beq.n	80086f4 <ai_platform_network_post_init+0x110>
 80086a6:	4a5f      	ldr	r2, [pc, #380]	; (8008824 <ai_platform_network_post_init+0x240>)
 80086a8:	6813      	ldr	r3, [r2, #0]
 80086aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80086ae:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80086b2:	d02c      	beq.n	800870e <ai_platform_network_post_init+0x12a>
 80086b4:	6813      	ldr	r3, [r2, #0]
 80086b6:	f240 4183 	movw	r1, #1155	; 0x483
 80086ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80086be:	428b      	cmp	r3, r1
 80086c0:	d060      	beq.n	8008784 <ai_platform_network_post_init+0x1a0>
 80086c2:	6813      	ldr	r3, [r2, #0]
 80086c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80086c8:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80086cc:	f000 808b 	beq.w	80087e6 <ai_platform_network_post_init+0x202>
 80086d0:	6813      	ldr	r3, [r2, #0]
 80086d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d129      	bne.n	800872e <ai_platform_network_post_init+0x14a>
 80086da:	4a53      	ldr	r2, [pc, #332]	; (8008828 <ai_platform_network_post_init+0x244>)
 80086dc:	2301      	movs	r3, #1
 80086de:	6093      	str	r3, [r2, #8]
 80086e0:	6893      	ldr	r3, [r2, #8]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d1fc      	bne.n	80086e0 <ai_platform_network_post_init+0xfc>
 80086e6:	4951      	ldr	r1, [pc, #324]	; (800882c <ai_platform_network_post_init+0x248>)
 80086e8:	4b51      	ldr	r3, [pc, #324]	; (8008830 <ai_platform_network_post_init+0x24c>)
 80086ea:	6011      	str	r1, [r2, #0]
 80086ec:	6812      	ldr	r2, [r2, #0]
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d01d      	beq.n	800872e <ai_platform_network_post_init+0x14a>
 80086f2:	e7fe      	b.n	80086f2 <ai_platform_network_post_init+0x10e>
 80086f4:	4a4c      	ldr	r2, [pc, #304]	; (8008828 <ai_platform_network_post_init+0x244>)
 80086f6:	2301      	movs	r3, #1
 80086f8:	6093      	str	r3, [r2, #8]
 80086fa:	6893      	ldr	r3, [r2, #8]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d1fc      	bne.n	80086fa <ai_platform_network_post_init+0x116>
 8008700:	494a      	ldr	r1, [pc, #296]	; (800882c <ai_platform_network_post_init+0x248>)
 8008702:	4b4b      	ldr	r3, [pc, #300]	; (8008830 <ai_platform_network_post_init+0x24c>)
 8008704:	6011      	str	r1, [r2, #0]
 8008706:	6812      	ldr	r2, [r2, #0]
 8008708:	429a      	cmp	r2, r3
 800870a:	d010      	beq.n	800872e <ai_platform_network_post_init+0x14a>
 800870c:	e7fe      	b.n	800870c <ai_platform_network_post_init+0x128>
 800870e:	4a49      	ldr	r2, [pc, #292]	; (8008834 <ai_platform_network_post_init+0x250>)
 8008710:	2301      	movs	r3, #1
 8008712:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008716:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1fb      	bne.n	8008716 <ai_platform_network_post_init+0x132>
 800871e:	4943      	ldr	r1, [pc, #268]	; (800882c <ai_platform_network_post_init+0x248>)
 8008720:	4b43      	ldr	r3, [pc, #268]	; (8008830 <ai_platform_network_post_init+0x24c>)
 8008722:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8008726:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800872a:	429a      	cmp	r2, r3
 800872c:	d110      	bne.n	8008750 <ai_platform_network_post_init+0x16c>
 800872e:	f7ff fb2b 	bl	8007d88 <_ai_platform_release_crc>
 8008732:	2000      	movs	r0, #0
 8008734:	bd38      	pop	{r3, r4, r5, pc}
 8008736:	4a3c      	ldr	r2, [pc, #240]	; (8008828 <ai_platform_network_post_init+0x244>)
 8008738:	2301      	movs	r3, #1
 800873a:	6093      	str	r3, [r2, #8]
 800873c:	6893      	ldr	r3, [r2, #8]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d1fc      	bne.n	800873c <ai_platform_network_post_init+0x158>
 8008742:	493a      	ldr	r1, [pc, #232]	; (800882c <ai_platform_network_post_init+0x248>)
 8008744:	4b3a      	ldr	r3, [pc, #232]	; (8008830 <ai_platform_network_post_init+0x24c>)
 8008746:	6011      	str	r1, [r2, #0]
 8008748:	6812      	ldr	r2, [r2, #0]
 800874a:	429a      	cmp	r2, r3
 800874c:	d080      	beq.n	8008650 <ai_platform_network_post_init+0x6c>
 800874e:	e7fe      	b.n	800874e <ai_platform_network_post_init+0x16a>
 8008750:	e7fe      	b.n	8008750 <ai_platform_network_post_init+0x16c>
 8008752:	4a38      	ldr	r2, [pc, #224]	; (8008834 <ai_platform_network_post_init+0x250>)
 8008754:	2301      	movs	r3, #1
 8008756:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800875a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800875e:	2b00      	cmp	r3, #0
 8008760:	d1fb      	bne.n	800875a <ai_platform_network_post_init+0x176>
 8008762:	4932      	ldr	r1, [pc, #200]	; (800882c <ai_platform_network_post_init+0x248>)
 8008764:	4b32      	ldr	r3, [pc, #200]	; (8008830 <ai_platform_network_post_init+0x24c>)
 8008766:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800876a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800876e:	429a      	cmp	r2, r3
 8008770:	f43f af6e 	beq.w	8008650 <ai_platform_network_post_init+0x6c>
 8008774:	e7fe      	b.n	8008774 <ai_platform_network_post_init+0x190>
 8008776:	2210      	movs	r2, #16
 8008778:	2111      	movs	r1, #17
 800877a:	18a0      	adds	r0, r4, r2
 800877c:	f000 fb3a 	bl	8008df4 <core_set_error>
 8008780:	4628      	mov	r0, r5
 8008782:	bd38      	pop	{r3, r4, r5, pc}
 8008784:	4a2b      	ldr	r2, [pc, #172]	; (8008834 <ai_platform_network_post_init+0x250>)
 8008786:	2301      	movs	r3, #1
 8008788:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800878c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008790:	2b00      	cmp	r3, #0
 8008792:	d1fb      	bne.n	800878c <ai_platform_network_post_init+0x1a8>
 8008794:	4925      	ldr	r1, [pc, #148]	; (800882c <ai_platform_network_post_init+0x248>)
 8008796:	4b26      	ldr	r3, [pc, #152]	; (8008830 <ai_platform_network_post_init+0x24c>)
 8008798:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800879c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d0c4      	beq.n	800872e <ai_platform_network_post_init+0x14a>
 80087a4:	e7fe      	b.n	80087a4 <ai_platform_network_post_init+0x1c0>
 80087a6:	4a23      	ldr	r2, [pc, #140]	; (8008834 <ai_platform_network_post_init+0x250>)
 80087a8:	2301      	movs	r3, #1
 80087aa:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80087ae:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1fb      	bne.n	80087ae <ai_platform_network_post_init+0x1ca>
 80087b6:	491d      	ldr	r1, [pc, #116]	; (800882c <ai_platform_network_post_init+0x248>)
 80087b8:	4b1d      	ldr	r3, [pc, #116]	; (8008830 <ai_platform_network_post_init+0x24c>)
 80087ba:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80087be:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80087c2:	429a      	cmp	r2, r3
 80087c4:	f43f af44 	beq.w	8008650 <ai_platform_network_post_init+0x6c>
 80087c8:	e7fe      	b.n	80087c8 <ai_platform_network_post_init+0x1e4>
 80087ca:	4a17      	ldr	r2, [pc, #92]	; (8008828 <ai_platform_network_post_init+0x244>)
 80087cc:	2301      	movs	r3, #1
 80087ce:	6093      	str	r3, [r2, #8]
 80087d0:	6893      	ldr	r3, [r2, #8]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d1fc      	bne.n	80087d0 <ai_platform_network_post_init+0x1ec>
 80087d6:	4915      	ldr	r1, [pc, #84]	; (800882c <ai_platform_network_post_init+0x248>)
 80087d8:	4b15      	ldr	r3, [pc, #84]	; (8008830 <ai_platform_network_post_init+0x24c>)
 80087da:	6011      	str	r1, [r2, #0]
 80087dc:	6812      	ldr	r2, [r2, #0]
 80087de:	429a      	cmp	r2, r3
 80087e0:	f43f af36 	beq.w	8008650 <ai_platform_network_post_init+0x6c>
 80087e4:	e7fe      	b.n	80087e4 <ai_platform_network_post_init+0x200>
 80087e6:	4a10      	ldr	r2, [pc, #64]	; (8008828 <ai_platform_network_post_init+0x244>)
 80087e8:	2301      	movs	r3, #1
 80087ea:	6093      	str	r3, [r2, #8]
 80087ec:	6893      	ldr	r3, [r2, #8]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d1fc      	bne.n	80087ec <ai_platform_network_post_init+0x208>
 80087f2:	490e      	ldr	r1, [pc, #56]	; (800882c <ai_platform_network_post_init+0x248>)
 80087f4:	4b0e      	ldr	r3, [pc, #56]	; (8008830 <ai_platform_network_post_init+0x24c>)
 80087f6:	6011      	str	r1, [r2, #0]
 80087f8:	6812      	ldr	r2, [r2, #0]
 80087fa:	429a      	cmp	r2, r3
 80087fc:	d097      	beq.n	800872e <ai_platform_network_post_init+0x14a>
 80087fe:	e7fe      	b.n	80087fe <ai_platform_network_post_init+0x21a>
 8008800:	4a09      	ldr	r2, [pc, #36]	; (8008828 <ai_platform_network_post_init+0x244>)
 8008802:	2301      	movs	r3, #1
 8008804:	6093      	str	r3, [r2, #8]
 8008806:	6893      	ldr	r3, [r2, #8]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d1fc      	bne.n	8008806 <ai_platform_network_post_init+0x222>
 800880c:	4907      	ldr	r1, [pc, #28]	; (800882c <ai_platform_network_post_init+0x248>)
 800880e:	4b08      	ldr	r3, [pc, #32]	; (8008830 <ai_platform_network_post_init+0x24c>)
 8008810:	6011      	str	r1, [r2, #0]
 8008812:	6812      	ldr	r2, [r2, #0]
 8008814:	429a      	cmp	r2, r3
 8008816:	f43f af1b 	beq.w	8008650 <ai_platform_network_post_init+0x6c>
 800881a:	e7fe      	b.n	800881a <ai_platform_network_post_init+0x236>
 800881c:	a1c00100 	.word	0xa1c00100
 8008820:	e0042000 	.word	0xe0042000
 8008824:	5c001000 	.word	0x5c001000
 8008828:	40023000 	.word	0x40023000
 800882c:	f407a5c2 	.word	0xf407a5c2
 8008830:	b5e8b5cd 	.word	0xb5e8b5cd
 8008834:	58024000 	.word	0x58024000

08008838 <ai_platform_network_process>:
 8008838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800883c:	b085      	sub	sp, #20
 800883e:	460e      	mov	r6, r1
 8008840:	4605      	mov	r5, r0
 8008842:	9201      	str	r2, [sp, #4]
 8008844:	b120      	cbz	r0, 8008850 <ai_platform_network_process+0x18>
 8008846:	4b24      	ldr	r3, [pc, #144]	; (80088d8 <ai_platform_network_process+0xa0>)
 8008848:	6802      	ldr	r2, [r0, #0]
 800884a:	429a      	cmp	r2, r3
 800884c:	bf18      	it	ne
 800884e:	2500      	movne	r5, #0
 8008850:	f7ff fa98 	bl	8007d84 <_ai_platform_acquire_crc>
 8008854:	4b21      	ldr	r3, [pc, #132]	; (80088dc <ai_platform_network_process+0xa4>)
 8008856:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008860:	185a      	adds	r2, r3, r1
 8008862:	2a01      	cmp	r2, #1
 8008864:	d92b      	bls.n	80088be <ai_platform_network_process+0x86>
 8008866:	f240 4249 	movw	r2, #1097	; 0x449
 800886a:	4293      	cmp	r3, r2
 800886c:	d027      	beq.n	80088be <ai_platform_network_process+0x86>
 800886e:	4a1c      	ldr	r2, [pc, #112]	; (80088e0 <ai_platform_network_process+0xa8>)
 8008870:	6813      	ldr	r3, [r2, #0]
 8008872:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008876:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800887a:	d039      	beq.n	80088f0 <ai_platform_network_process+0xb8>
 800887c:	6813      	ldr	r3, [r2, #0]
 800887e:	f240 4183 	movw	r1, #1155	; 0x483
 8008882:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008886:	428b      	cmp	r3, r1
 8008888:	f000 819c 	beq.w	8008bc4 <ai_platform_network_process+0x38c>
 800888c:	6813      	ldr	r3, [r2, #0]
 800888e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008892:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8008896:	f000 8179 	beq.w	8008b8c <ai_platform_network_process+0x354>
 800889a:	6813      	ldr	r3, [r2, #0]
 800889c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d136      	bne.n	8008912 <ai_platform_network_process+0xda>
 80088a4:	4a0f      	ldr	r2, [pc, #60]	; (80088e4 <ai_platform_network_process+0xac>)
 80088a6:	2301      	movs	r3, #1
 80088a8:	6093      	str	r3, [r2, #8]
 80088aa:	6893      	ldr	r3, [r2, #8]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d1fc      	bne.n	80088aa <ai_platform_network_process+0x72>
 80088b0:	4b0d      	ldr	r3, [pc, #52]	; (80088e8 <ai_platform_network_process+0xb0>)
 80088b2:	6013      	str	r3, [r2, #0]
 80088b4:	4b0d      	ldr	r3, [pc, #52]	; (80088ec <ai_platform_network_process+0xb4>)
 80088b6:	6812      	ldr	r2, [r2, #0]
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d02a      	beq.n	8008912 <ai_platform_network_process+0xda>
 80088bc:	e7fe      	b.n	80088bc <ai_platform_network_process+0x84>
 80088be:	4a09      	ldr	r2, [pc, #36]	; (80088e4 <ai_platform_network_process+0xac>)
 80088c0:	2301      	movs	r3, #1
 80088c2:	6093      	str	r3, [r2, #8]
 80088c4:	6893      	ldr	r3, [r2, #8]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d1fc      	bne.n	80088c4 <ai_platform_network_process+0x8c>
 80088ca:	4b07      	ldr	r3, [pc, #28]	; (80088e8 <ai_platform_network_process+0xb0>)
 80088cc:	6013      	str	r3, [r2, #0]
 80088ce:	4b07      	ldr	r3, [pc, #28]	; (80088ec <ai_platform_network_process+0xb4>)
 80088d0:	6812      	ldr	r2, [r2, #0]
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d01d      	beq.n	8008912 <ai_platform_network_process+0xda>
 80088d6:	e7fe      	b.n	80088d6 <ai_platform_network_process+0x9e>
 80088d8:	a1c00100 	.word	0xa1c00100
 80088dc:	e0042000 	.word	0xe0042000
 80088e0:	5c001000 	.word	0x5c001000
 80088e4:	40023000 	.word	0x40023000
 80088e8:	f407a5c2 	.word	0xf407a5c2
 80088ec:	b5e8b5cd 	.word	0xb5e8b5cd
 80088f0:	4ab0      	ldr	r2, [pc, #704]	; (8008bb4 <ai_platform_network_process+0x37c>)
 80088f2:	2301      	movs	r3, #1
 80088f4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80088f8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d1fb      	bne.n	80088f8 <ai_platform_network_process+0xc0>
 8008900:	4bad      	ldr	r3, [pc, #692]	; (8008bb8 <ai_platform_network_process+0x380>)
 8008902:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008906:	4bad      	ldr	r3, [pc, #692]	; (8008bbc <ai_platform_network_process+0x384>)
 8008908:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800890c:	429a      	cmp	r2, r3
 800890e:	f040 812b 	bne.w	8008b68 <ai_platform_network_process+0x330>
 8008912:	f7ff fa39 	bl	8007d88 <_ai_platform_release_crc>
 8008916:	2d00      	cmp	r5, #0
 8008918:	f000 8172 	beq.w	8008c00 <ai_platform_network_process+0x3c8>
 800891c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 800891e:	2b00      	cmp	r3, #0
 8008920:	f000 8123 	beq.w	8008b6a <ai_platform_network_process+0x332>
 8008924:	68eb      	ldr	r3, [r5, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 800892c:	f003 0303 	and.w	r3, r3, #3
 8008930:	616a      	str	r2, [r5, #20]
 8008932:	2b03      	cmp	r3, #3
 8008934:	f040 811f 	bne.w	8008b76 <ai_platform_network_process+0x33e>
 8008938:	2e00      	cmp	r6, #0
 800893a:	f000 8156 	beq.w	8008bea <ai_platform_network_process+0x3b2>
 800893e:	fab8 f788 	clz	r7, r8
 8008942:	097f      	lsrs	r7, r7, #5
 8008944:	f1b8 0f00 	cmp.w	r8, #0
 8008948:	f000 814f 	beq.w	8008bea <ai_platform_network_process+0x3b2>
 800894c:	f8b8 3000 	ldrh.w	r3, [r8]
 8008950:	2b00      	cmp	r3, #0
 8008952:	f000 814a 	beq.w	8008bea <ai_platform_network_process+0x3b2>
 8008956:	69b3      	ldr	r3, [r6, #24]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	e9cd 3502 	strd	r3, r5, [sp, #8]
 800895e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d072      	beq.n	8008a4c <ai_platform_network_process+0x214>
 8008966:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 800896a:	2c00      	cmp	r4, #0
 800896c:	d06e      	beq.n	8008a4c <ai_platform_network_process+0x214>
 800896e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008972:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8008976:	f8d3 a000 	ldr.w	sl, [r3]
 800897a:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 800897e:	f000 8133 	beq.w	8008be8 <ai_platform_network_process+0x3b0>
 8008982:	69a3      	ldr	r3, [r4, #24]
 8008984:	2101      	movs	r1, #1
 8008986:	4630      	mov	r0, r6
 8008988:	685d      	ldr	r5, [r3, #4]
 800898a:	f7ff f9bd 	bl	8007d08 <ai_buffer_get_size>
 800898e:	4285      	cmp	r5, r0
 8008990:	f0c0 8138 	bcc.w	8008c04 <ai_platform_network_process+0x3cc>
 8008994:	68e0      	ldr	r0, [r4, #12]
 8008996:	69b1      	ldr	r1, [r6, #24]
 8008998:	68c2      	ldr	r2, [r0, #12]
 800899a:	68cb      	ldr	r3, [r1, #12]
 800899c:	429a      	cmp	r2, r3
 800899e:	f040 8131 	bne.w	8008c04 <ai_platform_network_process+0x3cc>
 80089a2:	6882      	ldr	r2, [r0, #8]
 80089a4:	688b      	ldr	r3, [r1, #8]
 80089a6:	429a      	cmp	r2, r3
 80089a8:	f040 812c 	bne.w	8008c04 <ai_platform_network_process+0x3cc>
 80089ac:	6842      	ldr	r2, [r0, #4]
 80089ae:	684b      	ldr	r3, [r1, #4]
 80089b0:	429a      	cmp	r2, r3
 80089b2:	f040 8127 	bne.w	8008c04 <ai_platform_network_process+0x3cc>
 80089b6:	69a3      	ldr	r3, [r4, #24]
 80089b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80089bc:	f002 f8bc 	bl	800ab38 <ai_array_get_data_byte_size>
 80089c0:	4605      	mov	r5, r0
 80089c2:	4620      	mov	r0, r4
 80089c4:	f002 f8ce 	bl	800ab64 <get_tensor_byte_size>
 80089c8:	4285      	cmp	r5, r0
 80089ca:	f0c0 811b 	bcc.w	8008c04 <ai_platform_network_process+0x3cc>
 80089ce:	69a3      	ldr	r3, [r4, #24]
 80089d0:	6818      	ldr	r0, [r3, #0]
 80089d2:	f002 f81d 	bl	800aa10 <ai_array_to_buffer_fmt>
 80089d6:	6833      	ldr	r3, [r6, #0]
 80089d8:	4058      	eors	r0, r3
 80089da:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 80089de:	f040 81c8 	bne.w	8008d72 <ai_platform_network_process+0x53a>
 80089e2:	6873      	ldr	r3, [r6, #4]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	f000 81bb 	beq.w	8008d60 <ai_platform_network_process+0x528>
 80089ea:	69b3      	ldr	r3, [r6, #24]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	f000 81c8 	beq.w	8008d84 <ai_platform_network_process+0x54c>
 80089f4:	9a02      	ldr	r2, [sp, #8]
 80089f6:	4620      	mov	r0, r4
 80089f8:	3701      	adds	r7, #1
 80089fa:	361c      	adds	r6, #28
 80089fc:	429a      	cmp	r2, r3
 80089fe:	bf38      	it	cc
 8008a00:	461a      	movcc	r2, r3
 8008a02:	9202      	str	r2, [sp, #8]
 8008a04:	f002 f8ae 	bl	800ab64 <get_tensor_byte_size>
 8008a08:	f8c9 0008 	str.w	r0, [r9, #8]
 8008a0c:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	fb00 f303 	mul.w	r3, r0, r3
 8008a16:	f8c9 300c 	str.w	r3, [r9, #12]
 8008a1a:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8008a1e:	440b      	add	r3, r1
 8008a20:	f8c9 1004 	str.w	r1, [r9, #4]
 8008a24:	f84a 300b 	str.w	r3, [sl, fp]
 8008a28:	69a0      	ldr	r0, [r4, #24]
 8008a2a:	6803      	ldr	r3, [r0, #0]
 8008a2c:	009a      	lsls	r2, r3, #2
 8008a2e:	f100 80bb 	bmi.w	8008ba8 <ai_platform_network_process+0x370>
 8008a32:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8008a36:	1a9b      	subs	r3, r3, r2
 8008a38:	4419      	add	r1, r3
 8008a3a:	6081      	str	r1, [r0, #8]
 8008a3c:	69a3      	ldr	r3, [r4, #24]
 8008a3e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8008a42:	60da      	str	r2, [r3, #12]
 8008a44:	f8b8 3000 	ldrh.w	r3, [r8]
 8008a48:	42bb      	cmp	r3, r7
 8008a4a:	d888      	bhi.n	800895e <ai_platform_network_process+0x126>
 8008a4c:	9d03      	ldr	r5, [sp, #12]
 8008a4e:	9b01      	ldr	r3, [sp, #4]
 8008a50:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	f000 819f 	beq.w	8008d96 <ai_platform_network_process+0x55e>
 8008a58:	2a01      	cmp	r2, #1
 8008a5a:	f240 8179 	bls.w	8008d50 <ai_platform_network_process+0x518>
 8008a5e:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 8008a62:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	f000 8172 	beq.w	8008d50 <ai_platform_network_process+0x518>
 8008a6c:	9e01      	ldr	r6, [sp, #4]
 8008a6e:	2700      	movs	r7, #0
 8008a70:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	f000 80d3 	beq.w	8008c20 <ai_platform_network_process+0x3e8>
 8008a7a:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8008a7e:	2c00      	cmp	r4, #0
 8008a80:	f000 80ce 	beq.w	8008c20 <ai_platform_network_process+0x3e8>
 8008a84:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8008a88:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8008a8c:	f8d3 8000 	ldr.w	r8, [r3]
 8008a90:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8008a94:	f000 819d 	beq.w	8008dd2 <ai_platform_network_process+0x59a>
 8008a98:	69a3      	ldr	r3, [r4, #24]
 8008a9a:	2101      	movs	r1, #1
 8008a9c:	4630      	mov	r0, r6
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	9301      	str	r3, [sp, #4]
 8008aa2:	f7ff f931 	bl	8007d08 <ai_buffer_get_size>
 8008aa6:	9b01      	ldr	r3, [sp, #4]
 8008aa8:	4283      	cmp	r3, r0
 8008aaa:	f0c0 8151 	bcc.w	8008d50 <ai_platform_network_process+0x518>
 8008aae:	68e0      	ldr	r0, [r4, #12]
 8008ab0:	69b1      	ldr	r1, [r6, #24]
 8008ab2:	68c2      	ldr	r2, [r0, #12]
 8008ab4:	68cb      	ldr	r3, [r1, #12]
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	f040 814a 	bne.w	8008d50 <ai_platform_network_process+0x518>
 8008abc:	6882      	ldr	r2, [r0, #8]
 8008abe:	688b      	ldr	r3, [r1, #8]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	f040 8145 	bne.w	8008d50 <ai_platform_network_process+0x518>
 8008ac6:	6842      	ldr	r2, [r0, #4]
 8008ac8:	684b      	ldr	r3, [r1, #4]
 8008aca:	429a      	cmp	r2, r3
 8008acc:	f040 8140 	bne.w	8008d50 <ai_platform_network_process+0x518>
 8008ad0:	69a3      	ldr	r3, [r4, #24]
 8008ad2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008ad6:	f002 f82f 	bl	800ab38 <ai_array_get_data_byte_size>
 8008ada:	9001      	str	r0, [sp, #4]
 8008adc:	4620      	mov	r0, r4
 8008ade:	f002 f841 	bl	800ab64 <get_tensor_byte_size>
 8008ae2:	9b01      	ldr	r3, [sp, #4]
 8008ae4:	4283      	cmp	r3, r0
 8008ae6:	f0c0 8133 	bcc.w	8008d50 <ai_platform_network_process+0x518>
 8008aea:	69a3      	ldr	r3, [r4, #24]
 8008aec:	6818      	ldr	r0, [r3, #0]
 8008aee:	f001 ff8f 	bl	800aa10 <ai_array_to_buffer_fmt>
 8008af2:	6833      	ldr	r3, [r6, #0]
 8008af4:	4058      	eors	r0, r3
 8008af6:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8008afa:	f040 815a 	bne.w	8008db2 <ai_platform_network_process+0x57a>
 8008afe:	6873      	ldr	r3, [r6, #4]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	f000 814e 	beq.w	8008da2 <ai_platform_network_process+0x56a>
 8008b06:	69b3      	ldr	r3, [r6, #24]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	f000 8159 	beq.w	8008dc2 <ai_platform_network_process+0x58a>
 8008b10:	9a02      	ldr	r2, [sp, #8]
 8008b12:	4620      	mov	r0, r4
 8008b14:	3701      	adds	r7, #1
 8008b16:	361c      	adds	r6, #28
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	bf38      	it	cc
 8008b1c:	461a      	movcc	r2, r3
 8008b1e:	9202      	str	r2, [sp, #8]
 8008b20:	f002 f820 	bl	800ab64 <get_tensor_byte_size>
 8008b24:	f8ca 0008 	str.w	r0, [sl, #8]
 8008b28:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	fb00 f303 	mul.w	r3, r0, r3
 8008b32:	f8ca 300c 	str.w	r3, [sl, #12]
 8008b36:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8008b3a:	440b      	add	r3, r1
 8008b3c:	f8ca 1004 	str.w	r1, [sl, #4]
 8008b40:	f848 300b 	str.w	r3, [r8, fp]
 8008b44:	69a0      	ldr	r0, [r4, #24]
 8008b46:	6803      	ldr	r3, [r0, #0]
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	d464      	bmi.n	8008c16 <ai_platform_network_process+0x3de>
 8008b4c:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8008b50:	1a9b      	subs	r3, r3, r2
 8008b52:	4419      	add	r1, r3
 8008b54:	6081      	str	r1, [r0, #8]
 8008b56:	69a3      	ldr	r3, [r4, #24]
 8008b58:	f8da 2004 	ldr.w	r2, [sl, #4]
 8008b5c:	60da      	str	r2, [r3, #12]
 8008b5e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008b62:	429f      	cmp	r7, r3
 8008b64:	d384      	bcc.n	8008a70 <ai_platform_network_process+0x238>
 8008b66:	e05b      	b.n	8008c20 <ai_platform_network_process+0x3e8>
 8008b68:	e7fe      	b.n	8008b68 <ai_platform_network_process+0x330>
 8008b6a:	68ea      	ldr	r2, [r5, #12]
 8008b6c:	616b      	str	r3, [r5, #20]
 8008b6e:	f002 0203 	and.w	r2, r2, #3
 8008b72:	2a03      	cmp	r2, #3
 8008b74:	d039      	beq.n	8008bea <ai_platform_network_process+0x3b2>
 8008b76:	2230      	movs	r2, #48	; 0x30
 8008b78:	2111      	movs	r1, #17
 8008b7a:	f105 0010 	add.w	r0, r5, #16
 8008b7e:	2400      	movs	r4, #0
 8008b80:	f000 f938 	bl	8008df4 <core_set_error>
 8008b84:	4620      	mov	r0, r4
 8008b86:	b005      	add	sp, #20
 8008b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b8c:	4a0c      	ldr	r2, [pc, #48]	; (8008bc0 <ai_platform_network_process+0x388>)
 8008b8e:	2301      	movs	r3, #1
 8008b90:	6093      	str	r3, [r2, #8]
 8008b92:	6893      	ldr	r3, [r2, #8]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d1fc      	bne.n	8008b92 <ai_platform_network_process+0x35a>
 8008b98:	4b07      	ldr	r3, [pc, #28]	; (8008bb8 <ai_platform_network_process+0x380>)
 8008b9a:	6013      	str	r3, [r2, #0]
 8008b9c:	4b07      	ldr	r3, [pc, #28]	; (8008bbc <ai_platform_network_process+0x384>)
 8008b9e:	6812      	ldr	r2, [r2, #0]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	f43f aeb6 	beq.w	8008912 <ai_platform_network_process+0xda>
 8008ba6:	e7fe      	b.n	8008ba6 <ai_platform_network_process+0x36e>
 8008ba8:	f8b8 3000 	ldrh.w	r3, [r8]
 8008bac:	429f      	cmp	r7, r3
 8008bae:	f4ff aed6 	bcc.w	800895e <ai_platform_network_process+0x126>
 8008bb2:	e74b      	b.n	8008a4c <ai_platform_network_process+0x214>
 8008bb4:	58024000 	.word	0x58024000
 8008bb8:	f407a5c2 	.word	0xf407a5c2
 8008bbc:	b5e8b5cd 	.word	0xb5e8b5cd
 8008bc0:	40023000 	.word	0x40023000
 8008bc4:	4a87      	ldr	r2, [pc, #540]	; (8008de4 <ai_platform_network_process+0x5ac>)
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008bcc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1fb      	bne.n	8008bcc <ai_platform_network_process+0x394>
 8008bd4:	4b84      	ldr	r3, [pc, #528]	; (8008de8 <ai_platform_network_process+0x5b0>)
 8008bd6:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008bda:	4b84      	ldr	r3, [pc, #528]	; (8008dec <ai_platform_network_process+0x5b4>)
 8008bdc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008be0:	429a      	cmp	r2, r3
 8008be2:	f43f ae96 	beq.w	8008912 <ai_platform_network_process+0xda>
 8008be6:	e7fe      	b.n	8008be6 <ai_platform_network_process+0x3ae>
 8008be8:	9d03      	ldr	r5, [sp, #12]
 8008bea:	2400      	movs	r4, #0
 8008bec:	2217      	movs	r2, #23
 8008bee:	2112      	movs	r1, #18
 8008bf0:	f105 0010 	add.w	r0, r5, #16
 8008bf4:	f000 f8fe 	bl	8008df4 <core_set_error>
 8008bf8:	4620      	mov	r0, r4
 8008bfa:	b005      	add	sp, #20
 8008bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c00:	462c      	mov	r4, r5
 8008c02:	e7bf      	b.n	8008b84 <ai_platform_network_process+0x34c>
 8008c04:	9d03      	ldr	r5, [sp, #12]
 8008c06:	2218      	movs	r2, #24
 8008c08:	2112      	movs	r1, #18
 8008c0a:	2400      	movs	r4, #0
 8008c0c:	f105 0010 	add.w	r0, r5, #16
 8008c10:	f000 f8f0 	bl	8008df4 <core_set_error>
 8008c14:	e7b6      	b.n	8008b84 <ai_platform_network_process+0x34c>
 8008c16:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008c1a:	429f      	cmp	r7, r3
 8008c1c:	f4ff af28 	bcc.w	8008a70 <ai_platform_network_process+0x238>
 8008c20:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8008c24:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8008c26:	82ab      	strh	r3, [r5, #20]
 8008c28:	2a00      	cmp	r2, #0
 8008c2a:	f040 808b 	bne.w	8008d44 <ai_platform_network_process+0x50c>
 8008c2e:	4616      	mov	r6, r2
 8008c30:	4617      	mov	r7, r2
 8008c32:	8aec      	ldrh	r4, [r5, #22]
 8008c34:	429c      	cmp	r4, r3
 8008c36:	d2a5      	bcs.n	8008b84 <ai_platform_network_process+0x34c>
 8008c38:	46ab      	mov	fp, r5
 8008c3a:	2e00      	cmp	r6, #0
 8008c3c:	d030      	beq.n	8008ca0 <ai_platform_network_process+0x468>
 8008c3e:	f04f 0800 	mov.w	r8, #0
 8008c42:	e014      	b.n	8008c6e <ai_platform_network_process+0x436>
 8008c44:	6882      	ldr	r2, [r0, #8]
 8008c46:	68c5      	ldr	r5, [r0, #12]
 8008c48:	6863      	ldr	r3, [r4, #4]
 8008c4a:	1b52      	subs	r2, r2, r5
 8008c4c:	4413      	add	r3, r2
 8008c4e:	6083      	str	r3, [r0, #8]
 8008c50:	698b      	ldr	r3, [r1, #24]
 8008c52:	6862      	ldr	r2, [r4, #4]
 8008c54:	60da      	str	r2, [r3, #12]
 8008c56:	f859 200a 	ldr.w	r2, [r9, sl]
 8008c5a:	f108 0801 	add.w	r8, r8, #1
 8008c5e:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8008c62:	440b      	add	r3, r1
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d301      	bcc.n	8008c6c <ai_platform_network_process+0x434>
 8008c68:	68e3      	ldr	r3, [r4, #12]
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	6063      	str	r3, [r4, #4]
 8008c6e:	8833      	ldrh	r3, [r6, #0]
 8008c70:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8008c74:	4543      	cmp	r3, r8
 8008c76:	d913      	bls.n	8008ca0 <ai_platform_network_process+0x468>
 8008c78:	6873      	ldr	r3, [r6, #4]
 8008c7a:	b18b      	cbz	r3, 8008ca0 <ai_platform_network_process+0x468>
 8008c7c:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8008c80:	b171      	cbz	r1, 8008ca0 <ai_platform_network_process+0x468>
 8008c82:	6988      	ldr	r0, [r1, #24]
 8008c84:	68b2      	ldr	r2, [r6, #8]
 8008c86:	6803      	ldr	r3, [r0, #0]
 8008c88:	f8d2 9000 	ldr.w	r9, [r2]
 8008c8c:	009d      	lsls	r5, r3, #2
 8008c8e:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8008c92:	d5d7      	bpl.n	8008c44 <ai_platform_network_process+0x40c>
 8008c94:	6881      	ldr	r1, [r0, #8]
 8008c96:	68a2      	ldr	r2, [r4, #8]
 8008c98:	6860      	ldr	r0, [r4, #4]
 8008c9a:	f001 fe17 	bl	800a8cc <st_int8_copy>
 8008c9e:	e7da      	b.n	8008c56 <ai_platform_network_process+0x41e>
 8008ca0:	4658      	mov	r0, fp
 8008ca2:	f000 f8fd 	bl	8008ea0 <ai_layers_forward_all>
 8008ca6:	2f00      	cmp	r7, #0
 8008ca8:	d03d      	beq.n	8008d26 <ai_platform_network_process+0x4ee>
 8008caa:	2400      	movs	r4, #0
 8008cac:	e016      	b.n	8008cdc <ai_platform_network_process+0x4a4>
 8008cae:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8008cb2:	f859 100a 	ldr.w	r1, [r9, sl]
 8008cb6:	4413      	add	r3, r2
 8008cb8:	428b      	cmp	r3, r1
 8008cba:	d302      	bcc.n	8008cc2 <ai_platform_network_process+0x48a>
 8008cbc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008cc0:	1acb      	subs	r3, r1, r3
 8008cc2:	f8c8 3004 	str.w	r3, [r8, #4]
 8008cc6:	6981      	ldr	r1, [r0, #24]
 8008cc8:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8008ccc:	1b52      	subs	r2, r2, r5
 8008cce:	4413      	add	r3, r2
 8008cd0:	608b      	str	r3, [r1, #8]
 8008cd2:	6983      	ldr	r3, [r0, #24]
 8008cd4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8008cd8:	60da      	str	r2, [r3, #12]
 8008cda:	3401      	adds	r4, #1
 8008cdc:	883b      	ldrh	r3, [r7, #0]
 8008cde:	42a3      	cmp	r3, r4
 8008ce0:	d921      	bls.n	8008d26 <ai_platform_network_process+0x4ee>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	b1fb      	cbz	r3, 8008d26 <ai_platform_network_process+0x4ee>
 8008ce6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008cea:	b1e0      	cbz	r0, 8008d26 <ai_platform_network_process+0x4ee>
 8008cec:	68ba      	ldr	r2, [r7, #8]
 8008cee:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8008cf2:	6983      	ldr	r3, [r0, #24]
 8008cf4:	f8d2 9000 	ldr.w	r9, [r2]
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8008cfe:	0092      	lsls	r2, r2, #2
 8008d00:	d5d5      	bpl.n	8008cae <ai_platform_network_process+0x476>
 8008d02:	6898      	ldr	r0, [r3, #8]
 8008d04:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8008d08:	f001 fde0 	bl	800a8cc <st_int8_copy>
 8008d0c:	f859 200a 	ldr.w	r2, [r9, sl]
 8008d10:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8008d14:	440b      	add	r3, r1
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d302      	bcc.n	8008d20 <ai_platform_network_process+0x4e8>
 8008d1a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d1e:	1ad3      	subs	r3, r2, r3
 8008d20:	f8c8 3004 	str.w	r3, [r8, #4]
 8008d24:	e7d9      	b.n	8008cda <ai_platform_network_process+0x4a2>
 8008d26:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 8008d2a:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8008d2e:	3401      	adds	r4, #1
 8008d30:	b2a4      	uxth	r4, r4
 8008d32:	42a3      	cmp	r3, r4
 8008d34:	f8ab 4016 	strh.w	r4, [fp, #22]
 8008d38:	f63f af7f 	bhi.w	8008c3a <ai_platform_network_process+0x402>
 8008d3c:	4620      	mov	r0, r4
 8008d3e:	b005      	add	sp, #20
 8008d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d44:	2a01      	cmp	r2, #1
 8008d46:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8008d48:	d029      	beq.n	8008d9e <ai_platform_network_process+0x566>
 8008d4a:	f106 070c 	add.w	r7, r6, #12
 8008d4e:	e770      	b.n	8008c32 <ai_platform_network_process+0x3fa>
 8008d50:	2218      	movs	r2, #24
 8008d52:	2113      	movs	r1, #19
 8008d54:	f105 0010 	add.w	r0, r5, #16
 8008d58:	2400      	movs	r4, #0
 8008d5a:	f000 f84b 	bl	8008df4 <core_set_error>
 8008d5e:	e711      	b.n	8008b84 <ai_platform_network_process+0x34c>
 8008d60:	9d03      	ldr	r5, [sp, #12]
 8008d62:	4604      	mov	r4, r0
 8008d64:	2217      	movs	r2, #23
 8008d66:	2112      	movs	r1, #18
 8008d68:	f105 0010 	add.w	r0, r5, #16
 8008d6c:	f000 f842 	bl	8008df4 <core_set_error>
 8008d70:	e708      	b.n	8008b84 <ai_platform_network_process+0x34c>
 8008d72:	9d03      	ldr	r5, [sp, #12]
 8008d74:	2219      	movs	r2, #25
 8008d76:	2112      	movs	r1, #18
 8008d78:	2400      	movs	r4, #0
 8008d7a:	f105 0010 	add.w	r0, r5, #16
 8008d7e:	f000 f839 	bl	8008df4 <core_set_error>
 8008d82:	e6ff      	b.n	8008b84 <ai_platform_network_process+0x34c>
 8008d84:	9d03      	ldr	r5, [sp, #12]
 8008d86:	4604      	mov	r4, r0
 8008d88:	2221      	movs	r2, #33	; 0x21
 8008d8a:	2112      	movs	r1, #18
 8008d8c:	f105 0010 	add.w	r0, r5, #16
 8008d90:	f000 f830 	bl	8008df4 <core_set_error>
 8008d94:	e6f6      	b.n	8008b84 <ai_platform_network_process+0x34c>
 8008d96:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8008d9a:	82ab      	strh	r3, [r5, #20]
 8008d9c:	e744      	b.n	8008c28 <ai_platform_network_process+0x3f0>
 8008d9e:	2700      	movs	r7, #0
 8008da0:	e747      	b.n	8008c32 <ai_platform_network_process+0x3fa>
 8008da2:	4604      	mov	r4, r0
 8008da4:	2217      	movs	r2, #23
 8008da6:	2113      	movs	r1, #19
 8008da8:	f105 0010 	add.w	r0, r5, #16
 8008dac:	f000 f822 	bl	8008df4 <core_set_error>
 8008db0:	e6e8      	b.n	8008b84 <ai_platform_network_process+0x34c>
 8008db2:	2219      	movs	r2, #25
 8008db4:	2113      	movs	r1, #19
 8008db6:	f105 0010 	add.w	r0, r5, #16
 8008dba:	2400      	movs	r4, #0
 8008dbc:	f000 f81a 	bl	8008df4 <core_set_error>
 8008dc0:	e6e0      	b.n	8008b84 <ai_platform_network_process+0x34c>
 8008dc2:	4604      	mov	r4, r0
 8008dc4:	2221      	movs	r2, #33	; 0x21
 8008dc6:	2113      	movs	r1, #19
 8008dc8:	f105 0010 	add.w	r0, r5, #16
 8008dcc:	f000 f812 	bl	8008df4 <core_set_error>
 8008dd0:	e6d8      	b.n	8008b84 <ai_platform_network_process+0x34c>
 8008dd2:	2217      	movs	r2, #23
 8008dd4:	2113      	movs	r1, #19
 8008dd6:	f105 0010 	add.w	r0, r5, #16
 8008dda:	4654      	mov	r4, sl
 8008ddc:	f000 f80a 	bl	8008df4 <core_set_error>
 8008de0:	e6d0      	b.n	8008b84 <ai_platform_network_process+0x34c>
 8008de2:	bf00      	nop
 8008de4:	58024000 	.word	0x58024000
 8008de8:	f407a5c2 	.word	0xf407a5c2
 8008dec:	b5e8b5cd 	.word	0xb5e8b5cd

08008df0 <core_init>:
 8008df0:	2001      	movs	r0, #1
 8008df2:	4770      	bx	lr

08008df4 <core_set_error>:
 8008df4:	4603      	mov	r3, r0
 8008df6:	7800      	ldrb	r0, [r0, #0]
 8008df8:	b108      	cbz	r0, 8008dfe <core_set_error+0xa>
 8008dfa:	2000      	movs	r0, #0
 8008dfc:	4770      	bx	lr
 8008dfe:	7019      	strb	r1, [r3, #0]
 8008e00:	2001      	movs	r0, #1
 8008e02:	6819      	ldr	r1, [r3, #0]
 8008e04:	f362 211f 	bfi	r1, r2, #8, #24
 8008e08:	6019      	str	r1, [r3, #0]
 8008e0a:	4770      	bx	lr

08008e0c <ai_check_custom_types>:
 8008e0c:	b082      	sub	sp, #8
 8008e0e:	4b12      	ldr	r3, [pc, #72]	; (8008e58 <ai_check_custom_types+0x4c>)
 8008e10:	9301      	str	r3, [sp, #4]
 8008e12:	b118      	cbz	r0, 8008e1c <ai_check_custom_types+0x10>
 8008e14:	7803      	ldrb	r3, [r0, #0]
 8008e16:	2b03      	cmp	r3, #3
 8008e18:	d002      	beq.n	8008e20 <ai_check_custom_types+0x14>
 8008e1a:	2000      	movs	r0, #0
 8008e1c:	b002      	add	sp, #8
 8008e1e:	4770      	bx	lr
 8008e20:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d004      	beq.n	8008e32 <ai_check_custom_types+0x26>
 8008e28:	2001      	movs	r0, #1
 8008e2a:	f080 0001 	eor.w	r0, r0, #1
 8008e2e:	b002      	add	sp, #8
 8008e30:	4770      	bx	lr
 8008e32:	7842      	ldrb	r2, [r0, #1]
 8008e34:	3001      	adds	r0, #1
 8008e36:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d1f4      	bne.n	8008e28 <ai_check_custom_types+0x1c>
 8008e3e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8008e42:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008e46:	429a      	cmp	r2, r3
 8008e48:	d1ee      	bne.n	8008e28 <ai_check_custom_types+0x1c>
 8008e4a:	7842      	ldrb	r2, [r0, #1]
 8008e4c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d1e9      	bne.n	8008e28 <ai_check_custom_types+0x1c>
 8008e54:	2000      	movs	r0, #0
 8008e56:	e7e8      	b.n	8008e2a <ai_check_custom_types+0x1e>
 8008e58:	84048403 	.word	0x84048403

08008e5c <ai_layers_init_all>:
 8008e5c:	2100      	movs	r1, #0
 8008e5e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8008e60:	b13b      	cbz	r3, 8008e72 <ai_layers_init_all+0x16>
 8008e62:	691a      	ldr	r2, [r3, #16]
 8008e64:	3101      	adds	r1, #1
 8008e66:	60d8      	str	r0, [r3, #12]
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	4613      	mov	r3, r2
 8008e6c:	d001      	beq.n	8008e72 <ai_layers_init_all+0x16>
 8008e6e:	2a00      	cmp	r2, #0
 8008e70:	d1f6      	bne.n	8008e60 <ai_layers_init_all+0x4>
 8008e72:	4608      	mov	r0, r1
 8008e74:	4770      	bx	lr
 8008e76:	bf00      	nop

08008e78 <ai_layers_post_init_all>:
 8008e78:	b538      	push	{r3, r4, r5, lr}
 8008e7a:	2500      	movs	r5, #0
 8008e7c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8008e7e:	b16c      	cbz	r4, 8008e9c <ai_layers_post_init_all+0x24>
 8008e80:	6863      	ldr	r3, [r4, #4]
 8008e82:	07db      	lsls	r3, r3, #31
 8008e84:	d504      	bpl.n	8008e90 <ai_layers_post_init_all+0x18>
 8008e86:	6a23      	ldr	r3, [r4, #32]
 8008e88:	4620      	mov	r0, r4
 8008e8a:	b10b      	cbz	r3, 8008e90 <ai_layers_post_init_all+0x18>
 8008e8c:	3501      	adds	r5, #1
 8008e8e:	4798      	blx	r3
 8008e90:	6923      	ldr	r3, [r4, #16]
 8008e92:	42a3      	cmp	r3, r4
 8008e94:	461c      	mov	r4, r3
 8008e96:	d001      	beq.n	8008e9c <ai_layers_post_init_all+0x24>
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d1f0      	bne.n	8008e7e <ai_layers_post_init_all+0x6>
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	bd38      	pop	{r3, r4, r5, pc}

08008ea0 <ai_layers_forward_all>:
 8008ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ea4:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 8008ea8:	4604      	mov	r4, r0
 8008eaa:	f1b8 0f00 	cmp.w	r8, #0
 8008eae:	d02a      	beq.n	8008f06 <ai_layers_forward_all+0x66>
 8008eb0:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8008eb2:	6381      	str	r1, [r0, #56]	; 0x38
 8008eb4:	b319      	cbz	r1, 8008efe <ai_layers_forward_all+0x5e>
 8008eb6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8008eb8:	2001      	movs	r0, #1
 8008eba:	47c0      	blx	r8
 8008ebc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008ebe:	b1f6      	cbz	r6, 8008efe <ai_layers_forward_all+0x5e>
 8008ec0:	2700      	movs	r7, #0
 8008ec2:	4631      	mov	r1, r6
 8008ec4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008ec6:	2002      	movs	r0, #2
 8008ec8:	47c0      	blx	r8
 8008eca:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8008ecc:	4628      	mov	r0, r5
 8008ece:	696b      	ldr	r3, [r5, #20]
 8008ed0:	4798      	blx	r3
 8008ed2:	692e      	ldr	r6, [r5, #16]
 8008ed4:	2003      	movs	r0, #3
 8008ed6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008ed8:	42b5      	cmp	r5, r6
 8008eda:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008edc:	d007      	beq.n	8008eee <ai_layers_forward_all+0x4e>
 8008ede:	47c0      	blx	r8
 8008ee0:	3701      	adds	r7, #1
 8008ee2:	63a6      	str	r6, [r4, #56]	; 0x38
 8008ee4:	2e00      	cmp	r6, #0
 8008ee6:	d1ec      	bne.n	8008ec2 <ai_layers_forward_all+0x22>
 8008ee8:	4638      	mov	r0, r7
 8008eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008eee:	2003      	movs	r0, #3
 8008ef0:	3701      	adds	r7, #1
 8008ef2:	47c0      	blx	r8
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	4638      	mov	r0, r7
 8008ef8:	63a3      	str	r3, [r4, #56]	; 0x38
 8008efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008efe:	2700      	movs	r7, #0
 8008f00:	4638      	mov	r0, r7
 8008f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f06:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8008f08:	6385      	str	r5, [r0, #56]	; 0x38
 8008f0a:	2d00      	cmp	r5, #0
 8008f0c:	d0f7      	beq.n	8008efe <ai_layers_forward_all+0x5e>
 8008f0e:	4647      	mov	r7, r8
 8008f10:	696b      	ldr	r3, [r5, #20]
 8008f12:	4628      	mov	r0, r5
 8008f14:	4798      	blx	r3
 8008f16:	462b      	mov	r3, r5
 8008f18:	692d      	ldr	r5, [r5, #16]
 8008f1a:	429d      	cmp	r5, r3
 8008f1c:	d004      	beq.n	8008f28 <ai_layers_forward_all+0x88>
 8008f1e:	3701      	adds	r7, #1
 8008f20:	63a5      	str	r5, [r4, #56]	; 0x38
 8008f22:	2d00      	cmp	r5, #0
 8008f24:	d1f4      	bne.n	8008f10 <ai_layers_forward_all+0x70>
 8008f26:	e7df      	b.n	8008ee8 <ai_layers_forward_all+0x48>
 8008f28:	2300      	movs	r3, #0
 8008f2a:	3701      	adds	r7, #1
 8008f2c:	63a3      	str	r3, [r4, #56]	; 0x38
 8008f2e:	e7db      	b.n	8008ee8 <ai_layers_forward_all+0x48>

08008f30 <ai_dict_decompress_f32>:
 8008f30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f34:	9d08      	ldr	r5, [sp, #32]
 8008f36:	2b04      	cmp	r3, #4
 8008f38:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8008f3c:	d00e      	beq.n	8008f5c <ai_dict_decompress_f32+0x2c>
 8008f3e:	2b08      	cmp	r3, #8
 8008f40:	d10a      	bne.n	8008f58 <ai_dict_decompress_f32+0x28>
 8008f42:	42a8      	cmp	r0, r5
 8008f44:	d208      	bcs.n	8008f58 <ai_dict_decompress_f32+0x28>
 8008f46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f4a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f840 3b04 	str.w	r3, [r0], #4
 8008f54:	4285      	cmp	r5, r0
 8008f56:	d8f6      	bhi.n	8008f46 <ai_dict_decompress_f32+0x16>
 8008f58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f5c:	9b07      	ldr	r3, [sp, #28]
 8008f5e:	085e      	lsrs	r6, r3, #1
 8008f60:	f003 0701 	and.w	r7, r3, #1
 8008f64:	ea4f 09c6 	mov.w	r9, r6, lsl #3
 8008f68:	f106 38ff 	add.w	r8, r6, #4294967295
 8008f6c:	42a8      	cmp	r0, r5
 8008f6e:	d2f3      	bcs.n	8008f58 <ai_dict_decompress_f32+0x28>
 8008f70:	b33e      	cbz	r6, 8008fc2 <ai_dict_decompress_f32+0x92>
 8008f72:	f100 0e08 	add.w	lr, r0, #8
 8008f76:	f101 3cff 	add.w	ip, r1, #4294967295
 8008f7a:	eb01 0408 	add.w	r4, r1, r8
 8008f7e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8008f82:	f10e 0e08 	add.w	lr, lr, #8
 8008f86:	091b      	lsrs	r3, r3, #4
 8008f88:	4564      	cmp	r4, ip
 8008f8a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f84e 3c10 	str.w	r3, [lr, #-16]
 8008f94:	f89c 3000 	ldrb.w	r3, [ip]
 8008f98:	f003 030f 	and.w	r3, r3, #15
 8008f9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f84e 3c0c 	str.w	r3, [lr, #-12]
 8008fa6:	d1ea      	bne.n	8008f7e <ai_dict_decompress_f32+0x4e>
 8008fa8:	4431      	add	r1, r6
 8008faa:	4448      	add	r0, r9
 8008fac:	2f00      	cmp	r7, #0
 8008fae:	d0dd      	beq.n	8008f6c <ai_dict_decompress_f32+0x3c>
 8008fb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fb4:	091b      	lsrs	r3, r3, #4
 8008fb6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f840 3b04 	str.w	r3, [r0], #4
 8008fc0:	e7d4      	b.n	8008f6c <ai_dict_decompress_f32+0x3c>
 8008fc2:	2f00      	cmp	r7, #0
 8008fc4:	d1f4      	bne.n	8008fb0 <ai_dict_decompress_f32+0x80>
 8008fc6:	42a8      	cmp	r0, r5
 8008fc8:	d3fd      	bcc.n	8008fc6 <ai_dict_decompress_f32+0x96>
 8008fca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fce:	bf00      	nop

08008fd0 <forward_conv2d_if32of32wf32>:
 8008fd0:	6982      	ldr	r2, [r0, #24]
 8008fd2:	8813      	ldrh	r3, [r2, #0]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	f000 8092 	beq.w	80090fe <forward_conv2d_if32of32wf32+0x12e>
 8008fda:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8008fde:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8008fe2:	b102      	cbz	r2, 8008fe6 <forward_conv2d_if32of32wf32+0x16>
 8008fe4:	6812      	ldr	r2, [r2, #0]
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	f000 80b3 	beq.w	8009152 <forward_conv2d_if32of32wf32+0x182>
 8008fec:	f8dc 1010 	ldr.w	r1, [ip, #16]
 8008ff0:	b101      	cbz	r1, 8008ff4 <forward_conv2d_if32of32wf32+0x24>
 8008ff2:	6809      	ldr	r1, [r1, #0]
 8008ff4:	2b02      	cmp	r3, #2
 8008ff6:	f000 8084 	beq.w	8009102 <forward_conv2d_if32of32wf32+0x132>
 8008ffa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ffe:	f8dc 601c 	ldr.w	r6, [ip, #28]
 8009002:	b0a1      	sub	sp, #132	; 0x84
 8009004:	2e00      	cmp	r6, #0
 8009006:	f000 809d 	beq.w	8009144 <forward_conv2d_if32of32wf32+0x174>
 800900a:	f8bc 5018 	ldrh.w	r5, [ip, #24]
 800900e:	6834      	ldr	r4, [r6, #0]
 8009010:	2d01      	cmp	r5, #1
 8009012:	f240 8099 	bls.w	8009148 <forward_conv2d_if32of32wf32+0x178>
 8009016:	6876      	ldr	r6, [r6, #4]
 8009018:	f8d2 800c 	ldr.w	r8, [r2, #12]
 800901c:	f8d1 900c 	ldr.w	r9, [r1, #12]
 8009020:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009024:	6992      	ldr	r2, [r2, #24]
 8009026:	9713      	str	r7, [sp, #76]	; 0x4c
 8009028:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800902c:	f8d0 e03c 	ldr.w	lr, [r0, #60]	; 0x3c
 8009030:	9714      	str	r7, [sp, #80]	; 0x50
 8009032:	f8d9 700c 	ldr.w	r7, [r9, #12]
 8009036:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800903a:	9715      	str	r7, [sp, #84]	; 0x54
 800903c:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8009040:	f8d2 b008 	ldr.w	fp, [r2, #8]
 8009044:	9716      	str	r7, [sp, #88]	; 0x58
 8009046:	f8d8 700c 	ldr.w	r7, [r8, #12]
 800904a:	69a2      	ldr	r2, [r4, #24]
 800904c:	9717      	str	r7, [sp, #92]	; 0x5c
 800904e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8009052:	9718      	str	r7, [sp, #96]	; 0x60
 8009054:	8d07      	ldrh	r7, [r0, #40]	; 0x28
 8009056:	e9d0 540c 	ldrd	r5, r4, [r0, #48]	; 0x30
 800905a:	9719      	str	r7, [sp, #100]	; 0x64
 800905c:	8d87      	ldrh	r7, [r0, #44]	; 0x2c
 800905e:	69c0      	ldr	r0, [r0, #28]
 8009060:	971a      	str	r7, [sp, #104]	; 0x68
 8009062:	901f      	str	r0, [sp, #124]	; 0x7c
 8009064:	f8be 0000 	ldrh.w	r0, [lr]
 8009068:	901b      	str	r0, [sp, #108]	; 0x6c
 800906a:	f8be 0004 	ldrh.w	r0, [lr, #4]
 800906e:	901c      	str	r0, [sp, #112]	; 0x70
 8009070:	b2a8      	uxth	r0, r5
 8009072:	901d      	str	r0, [sp, #116]	; 0x74
 8009074:	b2a0      	uxth	r0, r4
 8009076:	901e      	str	r0, [sp, #120]	; 0x78
 8009078:	f8d2 9008 	ldr.w	r9, [r2, #8]
 800907c:	e9da 7801 	ldrd	r7, r8, [sl, #4]
 8009080:	b10e      	cbz	r6, 8009086 <forward_conv2d_if32of32wf32+0xb6>
 8009082:	69b0      	ldr	r0, [r6, #24]
 8009084:	6886      	ldr	r6, [r0, #8]
 8009086:	b2a4      	uxth	r4, r4
 8009088:	6989      	ldr	r1, [r1, #24]
 800908a:	f108 30ff 	add.w	r0, r8, #4294967295
 800908e:	b2ad      	uxth	r5, r5
 8009090:	3c01      	subs	r4, #1
 8009092:	f8d1 a008 	ldr.w	sl, [r1, #8]
 8009096:	3d01      	subs	r5, #1
 8009098:	6811      	ldr	r1, [r2, #0]
 800909a:	fb00 8404 	mla	r4, r0, r4, r8
 800909e:	1e78      	subs	r0, r7, #1
 80090a0:	fb00 7505 	mla	r5, r0, r5, r7
 80090a4:	f3c1 4043 	ubfx	r0, r1, #17, #4
 80090a8:	2804      	cmp	r0, #4
 80090aa:	d02d      	beq.n	8009108 <forward_conv2d_if32of32wf32+0x138>
 80090ac:	2808      	cmp	r0, #8
 80090ae:	d02b      	beq.n	8009108 <forward_conv2d_if32of32wf32+0x138>
 80090b0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80090b2:	464a      	mov	r2, r9
 80090b4:	940c      	str	r4, [sp, #48]	; 0x30
 80090b6:	4651      	mov	r1, sl
 80090b8:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 80090ba:	4658      	mov	r0, fp
 80090bc:	9706      	str	r7, [sp, #24]
 80090be:	940f      	str	r4, [sp, #60]	; 0x3c
 80090c0:	e9cd 530d 	strd	r5, r3, [sp, #52]	; 0x34
 80090c4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80090c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80090c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80090ca:	930a      	str	r3, [sp, #40]	; 0x28
 80090cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80090ce:	9309      	str	r3, [sp, #36]	; 0x24
 80090d0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80090d2:	e9cd 8307 	strd	r8, r3, [sp, #28]
 80090d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090d8:	9305      	str	r3, [sp, #20]
 80090da:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80090dc:	9304      	str	r3, [sp, #16]
 80090de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090e0:	9303      	str	r3, [sp, #12]
 80090e2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80090e4:	9302      	str	r3, [sp, #8]
 80090e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80090e8:	9301      	str	r3, [sp, #4]
 80090ea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80090ec:	9300      	str	r3, [sp, #0]
 80090ee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80090f0:	9310      	str	r3, [sp, #64]	; 0x40
 80090f2:	4633      	mov	r3, r6
 80090f4:	f001 f962 	bl	800a3bc <forward_lite_conv2d_if32of32wf32>
 80090f8:	b021      	add	sp, #132	; 0x84
 80090fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	deff      	udf	#255	; 0xff
 8009102:	2300      	movs	r3, #0
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	deff      	udf	#255	; 0xff
 8009108:	68d2      	ldr	r2, [r2, #12]
 800910a:	2a00      	cmp	r2, #0
 800910c:	d0d0      	beq.n	80090b0 <forward_conv2d_if32of32wf32+0xe0>
 800910e:	2b03      	cmp	r3, #3
 8009110:	d022      	beq.n	8009158 <forward_conv2d_if32of32wf32+0x188>
 8009112:	f8dc 3028 	ldr.w	r3, [ip, #40]	; 0x28
 8009116:	b1cb      	cbz	r3, 800914c <forward_conv2d_if32of32wf32+0x17c>
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	b1bb      	cbz	r3, 800914c <forward_conv2d_if32of32wf32+0x17c>
 800911c:	f8d3 c018 	ldr.w	ip, [r3, #24]
 8009120:	f3c1 13c6 	ubfx	r3, r1, #7, #7
 8009124:	f3c1 5141 	ubfx	r1, r1, #21, #2
 8009128:	410b      	asrs	r3, r1
 800912a:	e9dc 1001 	ldrd	r1, r0, [ip, #4]
 800912e:	b29b      	uxth	r3, r3
 8009130:	9101      	str	r1, [sp, #4]
 8009132:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009134:	9100      	str	r1, [sp, #0]
 8009136:	4649      	mov	r1, r9
 8009138:	2800      	cmp	r0, #0
 800913a:	bf18      	it	ne
 800913c:	4681      	movne	r9, r0
 800913e:	f7ff fef7 	bl	8008f30 <ai_dict_decompress_f32>
 8009142:	e7b5      	b.n	80090b0 <forward_conv2d_if32of32wf32+0xe0>
 8009144:	4634      	mov	r4, r6
 8009146:	e767      	b.n	8009018 <forward_conv2d_if32of32wf32+0x48>
 8009148:	2600      	movs	r6, #0
 800914a:	e765      	b.n	8009018 <forward_conv2d_if32of32wf32+0x48>
 800914c:	2300      	movs	r3, #0
 800914e:	699b      	ldr	r3, [r3, #24]
 8009150:	deff      	udf	#255	; 0xff
 8009152:	2300      	movs	r3, #0
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	deff      	udf	#255	; 0xff
 8009158:	2300      	movs	r3, #0
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	deff      	udf	#255	; 0xff
 800915e:	bf00      	nop

08009160 <forward_dense>:
 8009160:	6983      	ldr	r3, [r0, #24]
 8009162:	881a      	ldrh	r2, [r3, #0]
 8009164:	2a00      	cmp	r2, #0
 8009166:	f000 80f0 	beq.w	800934a <forward_dense+0x1ea>
 800916a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800916e:	ed2d 8b02 	vpush	{d8}
 8009172:	6858      	ldr	r0, [r3, #4]
 8009174:	b09b      	sub	sp, #108	; 0x6c
 8009176:	6845      	ldr	r5, [r0, #4]
 8009178:	b105      	cbz	r5, 800917c <forward_dense+0x1c>
 800917a:	682d      	ldr	r5, [r5, #0]
 800917c:	2a01      	cmp	r2, #1
 800917e:	f000 840a 	beq.w	8009996 <forward_dense+0x836>
 8009182:	6906      	ldr	r6, [r0, #16]
 8009184:	b106      	cbz	r6, 8009188 <forward_dense+0x28>
 8009186:	6836      	ldr	r6, [r6, #0]
 8009188:	2a02      	cmp	r2, #2
 800918a:	f000 80e0 	beq.w	800934e <forward_dense+0x1ee>
 800918e:	69c3      	ldr	r3, [r0, #28]
 8009190:	930d      	str	r3, [sp, #52]	; 0x34
 8009192:	2b00      	cmp	r3, #0
 8009194:	f000 83f1 	beq.w	800997a <forward_dense+0x81a>
 8009198:	4619      	mov	r1, r3
 800919a:	8b03      	ldrh	r3, [r0, #24]
 800919c:	6809      	ldr	r1, [r1, #0]
 800919e:	2b01      	cmp	r3, #1
 80091a0:	910f      	str	r1, [sp, #60]	; 0x3c
 80091a2:	f240 83ec 	bls.w	800997e <forward_dense+0x81e>
 80091a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	930d      	str	r3, [sp, #52]	; 0x34
 80091ac:	460b      	mov	r3, r1
 80091ae:	f8d3 8018 	ldr.w	r8, [r3, #24]
 80091b2:	2a03      	cmp	r2, #3
 80091b4:	68eb      	ldr	r3, [r5, #12]
 80091b6:	68f7      	ldr	r7, [r6, #12]
 80091b8:	685b      	ldr	r3, [r3, #4]
 80091ba:	687c      	ldr	r4, [r7, #4]
 80091bc:	9317      	str	r3, [sp, #92]	; 0x5c
 80091be:	f8d8 3000 	ldr.w	r3, [r8]
 80091c2:	4621      	mov	r1, r4
 80091c4:	9419      	str	r4, [sp, #100]	; 0x64
 80091c6:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 80091ca:	f3c3 5c41 	ubfx	ip, r3, #21, #2
 80091ce:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 80091d2:	fb01 f404 	mul.w	r4, r1, r4
 80091d6:	fa4e f10c 	asr.w	r1, lr, ip
 80091da:	9116      	str	r1, [sp, #88]	; 0x58
 80091dc:	f000 83d8 	beq.w	8009990 <forward_dense+0x830>
 80091e0:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80091e2:	f3c3 4343 	ubfx	r3, r3, #17, #4
 80091e6:	2a00      	cmp	r2, #0
 80091e8:	f000 83c2 	beq.w	8009970 <forward_dense+0x810>
 80091ec:	6812      	ldr	r2, [r2, #0]
 80091ee:	2a00      	cmp	r2, #0
 80091f0:	f000 83be 	beq.w	8009970 <forward_dense+0x810>
 80091f4:	2b04      	cmp	r3, #4
 80091f6:	f8d2 9018 	ldr.w	r9, [r2, #24]
 80091fa:	f000 83a8 	beq.w	800994e <forward_dense+0x7ee>
 80091fe:	2b08      	cmp	r3, #8
 8009200:	f000 83a5 	beq.w	800994e <forward_dense+0x7ee>
 8009204:	f04f 0a00 	mov.w	sl, #0
 8009208:	69ab      	ldr	r3, [r5, #24]
 800920a:	fb07 f404 	mul.w	r4, r7, r4
 800920e:	69b2      	ldr	r2, [r6, #24]
 8009210:	f8d3 9008 	ldr.w	r9, [r3, #8]
 8009214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009216:	6892      	ldr	r2, [r2, #8]
 8009218:	695b      	ldr	r3, [r3, #20]
 800921a:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 800921e:	9206      	str	r2, [sp, #24]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	428a      	cmp	r2, r1
 8009224:	9110      	str	r1, [sp, #64]	; 0x40
 8009226:	9304      	str	r3, [sp, #16]
 8009228:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800922a:	ea4f 0083 	mov.w	r0, r3, lsl #2
 800922e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009232:	900e      	str	r0, [sp, #56]	; 0x38
 8009234:	9303      	str	r3, [sp, #12]
 8009236:	f080 8380 	bcs.w	800993a <forward_dense+0x7da>
 800923a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800923c:	4654      	mov	r4, sl
 800923e:	4bb9      	ldr	r3, [pc, #740]	; (8009524 <forward_dense+0x3c4>)
 8009240:	46ca      	mov	sl, r9
 8009242:	08d0      	lsrs	r0, r2, #3
 8009244:	ed9f 8ab8 	vldr	s16, [pc, #736]	; 8009528 <forward_dense+0x3c8>
 8009248:	4413      	add	r3, r2
 800924a:	9009      	str	r0, [sp, #36]	; 0x24
 800924c:	0099      	lsls	r1, r3, #2
 800924e:	f022 0301 	bic.w	r3, r2, #1
 8009252:	f002 0201 	and.w	r2, r2, #1
 8009256:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 800925a:	9118      	str	r1, [sp, #96]	; 0x60
 800925c:	920a      	str	r2, [sp, #40]	; 0x28
 800925e:	eb09 1240 	add.w	r2, r9, r0, lsl #5
 8009262:	9305      	str	r3, [sp, #20]
 8009264:	f101 0320 	add.w	r3, r1, #32
 8009268:	9207      	str	r2, [sp, #28]
 800926a:	9311      	str	r3, [sp, #68]	; 0x44
 800926c:	444b      	add	r3, r9
 800926e:	469b      	mov	fp, r3
 8009270:	930b      	str	r3, [sp, #44]	; 0x2c
 8009272:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009274:	699b      	ldr	r3, [r3, #24]
 8009276:	689a      	ldr	r2, [r3, #8]
 8009278:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800927a:	b10b      	cbz	r3, 8009280 <forward_dense+0x120>
 800927c:	699b      	ldr	r3, [r3, #24]
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	2c00      	cmp	r4, #0
 8009282:	f000 834b 	beq.w	800991c <forward_dense+0x7bc>
 8009286:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009288:	2904      	cmp	r1, #4
 800928a:	f000 826a 	beq.w	8009762 <forward_dense+0x602>
 800928e:	9903      	ldr	r1, [sp, #12]
 8009290:	9806      	ldr	r0, [sp, #24]
 8009292:	4281      	cmp	r1, r0
 8009294:	f240 8356 	bls.w	8009944 <forward_dense+0x7e4>
 8009298:	4686      	mov	lr, r0
 800929a:	9818      	ldr	r0, [sp, #96]	; 0x60
 800929c:	eb00 090a 	add.w	r9, r0, sl
 80092a0:	0941      	lsrs	r1, r0, #5
 80092a2:	f10a 0004 	add.w	r0, sl, #4
 80092a6:	f8cd 9020 	str.w	r9, [sp, #32]
 80092aa:	9012      	str	r0, [sp, #72]	; 0x48
 80092ac:	1c48      	adds	r0, r1, #1
 80092ae:	00c9      	lsls	r1, r1, #3
 80092b0:	3110      	adds	r1, #16
 80092b2:	9115      	str	r1, [sp, #84]	; 0x54
 80092b4:	00c1      	lsls	r1, r0, #3
 80092b6:	9113      	str	r1, [sp, #76]	; 0x4c
 80092b8:	eb0a 1140 	add.w	r1, sl, r0, lsl #5
 80092bc:	9114      	str	r1, [sp, #80]	; 0x50
 80092be:	f1a9 0104 	sub.w	r1, r9, #4
 80092c2:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
 80092c6:	910c      	str	r1, [sp, #48]	; 0x30
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	f000 8128 	beq.w	800951e <forward_dense+0x3be>
 80092ce:	ecb3 5a01 	vldmia	r3!, {s10}
 80092d2:	f1b9 0f07 	cmp.w	r9, #7
 80092d6:	d83d      	bhi.n	8009354 <forward_dense+0x1f4>
 80092d8:	45da      	cmp	sl, fp
 80092da:	d211      	bcs.n	8009300 <forward_dense+0x1a0>
 80092dc:	eddf 7a92 	vldr	s15, [pc, #584]	; 8009528 <forward_dense+0x3c8>
 80092e0:	4650      	mov	r0, sl
 80092e2:	4615      	mov	r5, r2
 80092e4:	f815 1b01 	ldrb.w	r1, [r5], #1
 80092e8:	ecb0 7a01 	vldmia	r0!, {s14}
 80092ec:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80092f0:	4558      	cmp	r0, fp
 80092f2:	edd1 6a00 	vldr	s13, [r1]
 80092f6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80092fa:	d3f3      	bcc.n	80092e4 <forward_dense+0x184>
 80092fc:	ee35 5a27 	vadd.f32	s10, s10, s15
 8009300:	9904      	ldr	r1, [sp, #16]
 8009302:	ecae 5a01 	vstmia	lr!, {s10}
 8009306:	440a      	add	r2, r1
 8009308:	9903      	ldr	r1, [sp, #12]
 800930a:	458e      	cmp	lr, r1
 800930c:	d3dc      	bcc.n	80092c8 <forward_dense+0x168>
 800930e:	9a06      	ldr	r2, [sp, #24]
 8009310:	1a8b      	subs	r3, r1, r2
 8009312:	3b01      	subs	r3, #1
 8009314:	f023 0303 	bic.w	r3, r3, #3
 8009318:	3304      	adds	r3, #4
 800931a:	18d3      	adds	r3, r2, r3
 800931c:	4619      	mov	r1, r3
 800931e:	9306      	str	r3, [sp, #24]
 8009320:	9b03      	ldr	r3, [sp, #12]
 8009322:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009324:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009326:	4413      	add	r3, r2
 8009328:	9a07      	ldr	r2, [sp, #28]
 800932a:	4281      	cmp	r1, r0
 800932c:	9303      	str	r3, [sp, #12]
 800932e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009330:	441a      	add	r2, r3
 8009332:	449b      	add	fp, r3
 8009334:	9207      	str	r2, [sp, #28]
 8009336:	9a05      	ldr	r2, [sp, #20]
 8009338:	441a      	add	r2, r3
 800933a:	9205      	str	r2, [sp, #20]
 800933c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800933e:	4692      	mov	sl, r2
 8009340:	f080 82fb 	bcs.w	800993a <forward_dense+0x7da>
 8009344:	441a      	add	r2, r3
 8009346:	920b      	str	r2, [sp, #44]	; 0x2c
 8009348:	e793      	b.n	8009272 <forward_dense+0x112>
 800934a:	6853      	ldr	r3, [r2, #4]
 800934c:	deff      	udf	#255	; 0xff
 800934e:	2300      	movs	r3, #0
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	deff      	udf	#255	; 0xff
 8009354:	f002 0103 	and.w	r1, r2, #3
 8009358:	2902      	cmp	r1, #2
 800935a:	f000 81e6 	beq.w	800972a <forward_dense+0x5ca>
 800935e:	2903      	cmp	r1, #3
 8009360:	f000 80e4 	beq.w	800952c <forward_dense+0x3cc>
 8009364:	2901      	cmp	r1, #1
 8009366:	f000 81ef 	beq.w	8009748 <forward_dense+0x5e8>
 800936a:	9908      	ldr	r1, [sp, #32]
 800936c:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8009528 <forward_dense+0x3c8>
 8009370:	458a      	cmp	sl, r1
 8009372:	f200 82e9 	bhi.w	8009948 <forward_dense+0x7e8>
 8009376:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009378:	f102 0108 	add.w	r1, r2, #8
 800937c:	f10a 0020 	add.w	r0, sl, #32
 8009380:	18ae      	adds	r6, r5, r2
 8009382:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8009386:	3108      	adds	r1, #8
 8009388:	ed50 2a07 	vldr	s5, [r0, #-28]	; 0xffffffe4
 800938c:	3020      	adds	r0, #32
 800938e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009392:	ed10 3a10 	vldr	s6, [r0, #-64]	; 0xffffffc0
 8009396:	ed50 3a0e 	vldr	s7, [r0, #-56]	; 0xffffffc8
 800939a:	edd5 7a00 	vldr	s15, [r5]
 800939e:	f811 5c10 	ldrb.w	r5, [r1, #-16]
 80093a2:	ee67 7aa2 	vmul.f32	s15, s15, s5
 80093a6:	ed10 4a0d 	vldr	s8, [r0, #-52]	; 0xffffffcc
 80093aa:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80093ae:	ed50 4a0c 	vldr	s9, [r0, #-48]	; 0xffffffd0
 80093b2:	ed50 5a0b 	vldr	s11, [r0, #-44]	; 0xffffffd4
 80093b6:	edd5 2a00 	vldr	s5, [r5]
 80093ba:	f811 5c0e 	ldrb.w	r5, [r1, #-14]
 80093be:	eee2 7a83 	vfma.f32	s15, s5, s6
 80093c2:	ed10 6a0a 	vldr	s12, [r0, #-40]	; 0xffffffd8
 80093c6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80093ca:	ed50 6a09 	vldr	s13, [r0, #-36]	; 0xffffffdc
 80093ce:	ed95 3a00 	vldr	s6, [r5]
 80093d2:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 80093d6:	eee3 7a23 	vfma.f32	s15, s6, s7
 80093da:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80093de:	edd5 3a00 	vldr	s7, [r5]
 80093e2:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 80093e6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80093ea:	eee3 7a84 	vfma.f32	s15, s7, s8
 80093ee:	ed95 4a00 	vldr	s8, [r5]
 80093f2:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 80093f6:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80093fa:	eee4 7a24 	vfma.f32	s15, s8, s9
 80093fe:	edd5 4a00 	vldr	s9, [r5]
 8009402:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8009406:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800940a:	eee4 7aa5 	vfma.f32	s15, s9, s11
 800940e:	edd5 5a00 	vldr	s11, [r5]
 8009412:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 8009416:	428e      	cmp	r6, r1
 8009418:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800941c:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009420:	ed95 6a00 	vldr	s12, [r5]
 8009424:	eee6 7a26 	vfma.f32	s15, s12, s13
 8009428:	ee37 7a27 	vadd.f32	s14, s14, s15
 800942c:	d1a9      	bne.n	8009382 <forward_dense+0x222>
 800942e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009430:	1850      	adds	r0, r2, r1
 8009432:	9914      	ldr	r1, [sp, #80]	; 0x50
 8009434:	4559      	cmp	r1, fp
 8009436:	d26f      	bcs.n	8009518 <forward_dense+0x3b8>
 8009438:	7805      	ldrb	r5, [r0, #0]
 800943a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800943e:	edd5 7a00 	vldr	s15, [r5]
 8009442:	460d      	mov	r5, r1
 8009444:	ecf5 6a01 	vldmia	r5!, {s13}
 8009448:	45ab      	cmp	fp, r5
 800944a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800944e:	d963      	bls.n	8009518 <forward_dense+0x3b8>
 8009450:	7845      	ldrb	r5, [r0, #1]
 8009452:	edd1 6a01 	vldr	s13, [r1, #4]
 8009456:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800945a:	edd5 7a00 	vldr	s15, [r5]
 800945e:	f101 0508 	add.w	r5, r1, #8
 8009462:	45ab      	cmp	fp, r5
 8009464:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009468:	d956      	bls.n	8009518 <forward_dense+0x3b8>
 800946a:	7885      	ldrb	r5, [r0, #2]
 800946c:	edd1 6a02 	vldr	s13, [r1, #8]
 8009470:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009474:	edd5 7a00 	vldr	s15, [r5]
 8009478:	f101 050c 	add.w	r5, r1, #12
 800947c:	45ab      	cmp	fp, r5
 800947e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009482:	d949      	bls.n	8009518 <forward_dense+0x3b8>
 8009484:	78c5      	ldrb	r5, [r0, #3]
 8009486:	edd1 6a03 	vldr	s13, [r1, #12]
 800948a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800948e:	edd5 7a00 	vldr	s15, [r5]
 8009492:	f101 0510 	add.w	r5, r1, #16
 8009496:	45ab      	cmp	fp, r5
 8009498:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800949c:	d93c      	bls.n	8009518 <forward_dense+0x3b8>
 800949e:	7905      	ldrb	r5, [r0, #4]
 80094a0:	edd1 6a04 	vldr	s13, [r1, #16]
 80094a4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80094a8:	edd5 7a00 	vldr	s15, [r5]
 80094ac:	f101 0514 	add.w	r5, r1, #20
 80094b0:	45ab      	cmp	fp, r5
 80094b2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80094b6:	d92f      	bls.n	8009518 <forward_dense+0x3b8>
 80094b8:	7945      	ldrb	r5, [r0, #5]
 80094ba:	edd1 6a05 	vldr	s13, [r1, #20]
 80094be:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80094c2:	edd5 7a00 	vldr	s15, [r5]
 80094c6:	f101 0518 	add.w	r5, r1, #24
 80094ca:	45ab      	cmp	fp, r5
 80094cc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80094d0:	d922      	bls.n	8009518 <forward_dense+0x3b8>
 80094d2:	7985      	ldrb	r5, [r0, #6]
 80094d4:	edd1 6a06 	vldr	s13, [r1, #24]
 80094d8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80094dc:	edd5 7a00 	vldr	s15, [r5]
 80094e0:	f101 051c 	add.w	r5, r1, #28
 80094e4:	45ab      	cmp	fp, r5
 80094e6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80094ea:	d915      	bls.n	8009518 <forward_dense+0x3b8>
 80094ec:	79c5      	ldrb	r5, [r0, #7]
 80094ee:	edd1 6a07 	vldr	s13, [r1, #28]
 80094f2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80094f6:	edd5 7a00 	vldr	s15, [r5]
 80094fa:	f101 0520 	add.w	r5, r1, #32
 80094fe:	45ab      	cmp	fp, r5
 8009500:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009504:	d908      	bls.n	8009518 <forward_dense+0x3b8>
 8009506:	edd1 7a08 	vldr	s15, [r1, #32]
 800950a:	7a01      	ldrb	r1, [r0, #8]
 800950c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009510:	edd1 6a00 	vldr	s13, [r1]
 8009514:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009518:	ee35 5a07 	vadd.f32	s10, s10, s14
 800951c:	e6f0      	b.n	8009300 <forward_dense+0x1a0>
 800951e:	ed9f 5a02 	vldr	s10, [pc, #8]	; 8009528 <forward_dense+0x3c8>
 8009522:	e6d6      	b.n	80092d2 <forward_dense+0x172>
 8009524:	3ffffff8 	.word	0x3ffffff8
 8009528:	00000000 	.word	0x00000000
 800952c:	eeb0 7a48 	vmov.f32	s14, s16
 8009530:	4650      	mov	r0, sl
 8009532:	4611      	mov	r1, r2
 8009534:	468c      	mov	ip, r1
 8009536:	4606      	mov	r6, r0
 8009538:	f81c 5b01 	ldrb.w	r5, [ip], #1
 800953c:	ecf6 7a01 	vldmia	r6!, {s15}
 8009540:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009544:	edd5 6a00 	vldr	s13, [r5]
 8009548:	9d08      	ldr	r5, [sp, #32]
 800954a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800954e:	42ae      	cmp	r6, r5
 8009550:	d866      	bhi.n	8009620 <forward_dense+0x4c0>
 8009552:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009554:	f101 0711 	add.w	r7, r1, #17
 8009558:	3109      	adds	r1, #9
 800955a:	eba5 0800 	sub.w	r8, r5, r0
 800955e:	3024      	adds	r0, #36	; 0x24
 8009560:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8009564:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8009568:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 800956c:	3108      	adds	r1, #8
 800956e:	ed50 2a07 	vldr	s5, [r0, #-28]	; 0xffffffe4
 8009572:	3020      	adds	r0, #32
 8009574:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009578:	ed10 3a10 	vldr	s6, [r0, #-64]	; 0xffffffc0
 800957c:	ed50 3a0e 	vldr	s7, [r0, #-56]	; 0xffffffc8
 8009580:	edd5 7a00 	vldr	s15, [r5]
 8009584:	f811 5c10 	ldrb.w	r5, [r1, #-16]
 8009588:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800958c:	ed10 4a0d 	vldr	s8, [r0, #-52]	; 0xffffffcc
 8009590:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009594:	ed50 4a0c 	vldr	s9, [r0, #-48]	; 0xffffffd0
 8009598:	ed50 5a0b 	vldr	s11, [r0, #-44]	; 0xffffffd4
 800959c:	edd5 2a00 	vldr	s5, [r5]
 80095a0:	f811 5c0e 	ldrb.w	r5, [r1, #-14]
 80095a4:	eee2 7a83 	vfma.f32	s15, s5, s6
 80095a8:	ed10 6a0a 	vldr	s12, [r0, #-40]	; 0xffffffd8
 80095ac:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095b0:	ed50 6a09 	vldr	s13, [r0, #-36]	; 0xffffffdc
 80095b4:	ed95 3a00 	vldr	s6, [r5]
 80095b8:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 80095bc:	eee3 7a23 	vfma.f32	s15, s6, s7
 80095c0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095c4:	edd5 3a00 	vldr	s7, [r5]
 80095c8:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 80095cc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095d0:	eee3 7a84 	vfma.f32	s15, s7, s8
 80095d4:	ed95 4a00 	vldr	s8, [r5]
 80095d8:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 80095dc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095e0:	eee4 7a24 	vfma.f32	s15, s8, s9
 80095e4:	edd5 4a00 	vldr	s9, [r5]
 80095e8:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 80095ec:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80095f0:	eee4 7aa5 	vfma.f32	s15, s9, s11
 80095f4:	edd5 5a00 	vldr	s11, [r5]
 80095f8:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 80095fc:	428f      	cmp	r7, r1
 80095fe:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009602:	eee5 7a86 	vfma.f32	s15, s11, s12
 8009606:	ed95 6a00 	vldr	s12, [r5]
 800960a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800960e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009612:	d1a9      	bne.n	8009568 <forward_dense+0x408>
 8009614:	f108 0801 	add.w	r8, r8, #1
 8009618:	eb0c 0cc8 	add.w	ip, ip, r8, lsl #3
 800961c:	eb06 1648 	add.w	r6, r6, r8, lsl #5
 8009620:	455e      	cmp	r6, fp
 8009622:	f4bf af79 	bcs.w	8009518 <forward_dense+0x3b8>
 8009626:	f89c 1000 	ldrb.w	r1, [ip]
 800962a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800962e:	edd1 7a00 	vldr	s15, [r1]
 8009632:	4631      	mov	r1, r6
 8009634:	ecf1 6a01 	vldmia	r1!, {s13}
 8009638:	458b      	cmp	fp, r1
 800963a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800963e:	f67f af6b 	bls.w	8009518 <forward_dense+0x3b8>
 8009642:	f89c 1001 	ldrb.w	r1, [ip, #1]
 8009646:	edd6 6a01 	vldr	s13, [r6, #4]
 800964a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800964e:	edd1 7a00 	vldr	s15, [r1]
 8009652:	f106 0108 	add.w	r1, r6, #8
 8009656:	458b      	cmp	fp, r1
 8009658:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800965c:	f67f af5c 	bls.w	8009518 <forward_dense+0x3b8>
 8009660:	f89c 1002 	ldrb.w	r1, [ip, #2]
 8009664:	edd6 6a02 	vldr	s13, [r6, #8]
 8009668:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800966c:	edd1 7a00 	vldr	s15, [r1]
 8009670:	f106 010c 	add.w	r1, r6, #12
 8009674:	458b      	cmp	fp, r1
 8009676:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800967a:	f67f af4d 	bls.w	8009518 <forward_dense+0x3b8>
 800967e:	f89c 1003 	ldrb.w	r1, [ip, #3]
 8009682:	edd6 6a03 	vldr	s13, [r6, #12]
 8009686:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800968a:	edd1 7a00 	vldr	s15, [r1]
 800968e:	f106 0110 	add.w	r1, r6, #16
 8009692:	458b      	cmp	fp, r1
 8009694:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009698:	f67f af3e 	bls.w	8009518 <forward_dense+0x3b8>
 800969c:	f89c 1004 	ldrb.w	r1, [ip, #4]
 80096a0:	edd6 6a04 	vldr	s13, [r6, #16]
 80096a4:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80096a8:	edd1 7a00 	vldr	s15, [r1]
 80096ac:	f106 0114 	add.w	r1, r6, #20
 80096b0:	458b      	cmp	fp, r1
 80096b2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096b6:	f67f af2f 	bls.w	8009518 <forward_dense+0x3b8>
 80096ba:	f89c 1005 	ldrb.w	r1, [ip, #5]
 80096be:	edd6 6a05 	vldr	s13, [r6, #20]
 80096c2:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80096c6:	edd1 7a00 	vldr	s15, [r1]
 80096ca:	f106 0118 	add.w	r1, r6, #24
 80096ce:	458b      	cmp	fp, r1
 80096d0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096d4:	f67f af20 	bls.w	8009518 <forward_dense+0x3b8>
 80096d8:	f89c 1006 	ldrb.w	r1, [ip, #6]
 80096dc:	edd6 6a06 	vldr	s13, [r6, #24]
 80096e0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80096e4:	edd1 7a00 	vldr	s15, [r1]
 80096e8:	f106 011c 	add.w	r1, r6, #28
 80096ec:	458b      	cmp	fp, r1
 80096ee:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80096f2:	f67f af11 	bls.w	8009518 <forward_dense+0x3b8>
 80096f6:	f89c 1007 	ldrb.w	r1, [ip, #7]
 80096fa:	edd6 6a07 	vldr	s13, [r6, #28]
 80096fe:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009702:	edd1 7a00 	vldr	s15, [r1]
 8009706:	f106 0120 	add.w	r1, r6, #32
 800970a:	458b      	cmp	fp, r1
 800970c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009710:	f67f af02 	bls.w	8009518 <forward_dense+0x3b8>
 8009714:	f89c 1008 	ldrb.w	r1, [ip, #8]
 8009718:	edd6 7a08 	vldr	s15, [r6, #32]
 800971c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009720:	edd1 6a00 	vldr	s13, [r1]
 8009724:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009728:	e6f6      	b.n	8009518 <forward_dense+0x3b8>
 800972a:	eeb0 7a48 	vmov.f32	s14, s16
 800972e:	4650      	mov	r0, sl
 8009730:	4611      	mov	r1, r2
 8009732:	f811 5b01 	ldrb.w	r5, [r1], #1
 8009736:	ecf0 7a01 	vldmia	r0!, {s15}
 800973a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800973e:	edd5 6a00 	vldr	s13, [r5]
 8009742:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009746:	e6f5      	b.n	8009534 <forward_dense+0x3d4>
 8009748:	4611      	mov	r1, r2
 800974a:	edda 7a00 	vldr	s15, [sl]
 800974e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009750:	f811 5b01 	ldrb.w	r5, [r1], #1
 8009754:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009758:	ed95 7a00 	vldr	s14, [r5]
 800975c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009760:	e7e7      	b.n	8009732 <forward_dense+0x5d2>
 8009762:	9803      	ldr	r0, [sp, #12]
 8009764:	9906      	ldr	r1, [sp, #24]
 8009766:	4288      	cmp	r0, r1
 8009768:	f67f adda 	bls.w	8009320 <forward_dense+0x1c0>
 800976c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800976e:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8009772:	468b      	mov	fp, r1
 8009774:	f100 0c01 	add.w	ip, r0, #1
 8009778:	9805      	ldr	r0, [sp, #20]
 800977a:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 800977e:	3801      	subs	r0, #1
 8009780:	9008      	str	r0, [sp, #32]
 8009782:	2b00      	cmp	r3, #0
 8009784:	f000 80bf 	beq.w	8009906 <forward_dense+0x7a6>
 8009788:	9909      	ldr	r1, [sp, #36]	; 0x24
 800978a:	ecf3 2a01 	vldmia	r3!, {s5}
 800978e:	ed1f 7a9a 	vldr	s14, [pc, #-616]	; 8009528 <forward_dense+0x3c8>
 8009792:	2900      	cmp	r1, #0
 8009794:	f000 80bf 	beq.w	8009916 <forward_dense+0x7b6>
 8009798:	1d10      	adds	r0, r2, #4
 800979a:	f10a 0120 	add.w	r1, sl, #32
 800979e:	f810 7c04 	ldrb.w	r7, [r0, #-4]
 80097a2:	3004      	adds	r0, #4
 80097a4:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 80097a8:	3120      	adds	r1, #32
 80097aa:	f007 0e0f 	and.w	lr, r7, #15
 80097ae:	093f      	lsrs	r7, r7, #4
 80097b0:	f810 6c07 	ldrb.w	r6, [r0, #-7]
 80097b4:	eb04 0e8e 	add.w	lr, r4, lr, lsl #2
 80097b8:	ed11 4a10 	vldr	s8, [r1, #-64]	; 0xffffffc0
 80097bc:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80097c0:	ed51 3a0e 	vldr	s7, [r1, #-56]	; 0xffffffc8
 80097c4:	edde 7a00 	vldr	s15, [lr]
 80097c8:	ed97 3a00 	vldr	s6, [r7]
 80097cc:	0937      	lsrs	r7, r6, #4
 80097ce:	ee67 7a82 	vmul.f32	s15, s15, s4
 80097d2:	f006 060f 	and.w	r6, r6, #15
 80097d6:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80097da:	f810 5c06 	ldrb.w	r5, [r0, #-6]
 80097de:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80097e2:	ed11 5a0d 	vldr	s10, [r1, #-52]	; 0xffffffcc
 80097e6:	eee3 7a04 	vfma.f32	s15, s6, s8
 80097ea:	ed97 3a00 	vldr	s6, [r7]
 80097ee:	ed96 4a00 	vldr	s8, [r6]
 80097f2:	092e      	lsrs	r6, r5, #4
 80097f4:	ed51 4a0c 	vldr	s9, [r1, #-48]	; 0xffffffd0
 80097f8:	f005 050f 	and.w	r5, r5, #15
 80097fc:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8009800:	ed11 6a0b 	vldr	s12, [r1, #-44]	; 0xffffffd4
 8009804:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009808:	ed51 5a0a 	vldr	s11, [r1, #-40]	; 0xffffffd8
 800980c:	ed51 6a09 	vldr	s13, [r1, #-36]	; 0xffffffdc
 8009810:	eee3 7a23 	vfma.f32	s15, s6, s7
 8009814:	eee4 7a05 	vfma.f32	s15, s8, s10
 8009818:	ed96 4a00 	vldr	s8, [r6]
 800981c:	ed95 5a00 	vldr	s10, [r5]
 8009820:	f810 5c05 	ldrb.w	r5, [r0, #-5]
 8009824:	4560      	cmp	r0, ip
 8009826:	ea4f 1615 	mov.w	r6, r5, lsr #4
 800982a:	f005 050f 	and.w	r5, r5, #15
 800982e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8009832:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8009836:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800983a:	eee5 7a06 	vfma.f32	s15, s10, s12
 800983e:	ed96 5a00 	vldr	s10, [r6]
 8009842:	ed95 6a00 	vldr	s12, [r5]
 8009846:	eee5 7a25 	vfma.f32	s15, s10, s11
 800984a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800984e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009852:	d1a4      	bne.n	800979e <forward_dense+0x63e>
 8009854:	f1ac 0804 	sub.w	r8, ip, #4
 8009858:	f8dd e01c 	ldr.w	lr, [sp, #28]
 800985c:	9905      	ldr	r1, [sp, #20]
 800985e:	458e      	cmp	lr, r1
 8009860:	d229      	bcs.n	80098b6 <forward_dense+0x756>
 8009862:	9908      	ldr	r1, [sp, #32]
 8009864:	f10e 0008 	add.w	r0, lr, #8
 8009868:	f108 36ff 	add.w	r6, r8, #4294967295
 800986c:	eba1 070e 	sub.w	r7, r1, lr
 8009870:	ea4f 09d7 	mov.w	r9, r7, lsr #3
 8009874:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 8009878:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800987c:	3008      	adds	r0, #8
 800987e:	ed50 5a03 	vldr	s11, [r0, #-12]
 8009882:	f001 050f 	and.w	r5, r1, #15
 8009886:	0909      	lsrs	r1, r1, #4
 8009888:	ed50 6a04 	vldr	s13, [r0, #-16]
 800988c:	42b7      	cmp	r7, r6
 800988e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8009892:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8009896:	edd5 7a00 	vldr	s15, [r5]
 800989a:	ed91 6a00 	vldr	s12, [r1]
 800989e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80098a2:	eee6 7a26 	vfma.f32	s15, s12, s13
 80098a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80098aa:	d1e5      	bne.n	8009878 <forward_dense+0x718>
 80098ac:	f109 0901 	add.w	r9, r9, #1
 80098b0:	44c8      	add	r8, r9
 80098b2:	eb0e 0ec9 	add.w	lr, lr, r9, lsl #3
 80098b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80098b8:	b1c1      	cbz	r1, 80098ec <forward_dense+0x78c>
 80098ba:	f898 1000 	ldrb.w	r1, [r8]
 80098be:	edde 7a00 	vldr	s15, [lr]
 80098c2:	0909      	lsrs	r1, r1, #4
 80098c4:	9804      	ldr	r0, [sp, #16]
 80098c6:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80098ca:	4402      	add	r2, r0
 80098cc:	4484      	add	ip, r0
 80098ce:	edd1 6a00 	vldr	s13, [r1]
 80098d2:	9903      	ldr	r1, [sp, #12]
 80098d4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80098d8:	ee72 2a87 	vadd.f32	s5, s5, s14
 80098dc:	eceb 2a01 	vstmia	fp!, {s5}
 80098e0:	4559      	cmp	r1, fp
 80098e2:	f63f af4e 	bhi.w	8009782 <forward_dense+0x622>
 80098e6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 80098ea:	e510      	b.n	800930e <forward_dense+0x1ae>
 80098ec:	9904      	ldr	r1, [sp, #16]
 80098ee:	ee32 7a87 	vadd.f32	s14, s5, s14
 80098f2:	440a      	add	r2, r1
 80098f4:	448c      	add	ip, r1
 80098f6:	9903      	ldr	r1, [sp, #12]
 80098f8:	ecab 7a01 	vstmia	fp!, {s14}
 80098fc:	458b      	cmp	fp, r1
 80098fe:	d2f2      	bcs.n	80098e6 <forward_dense+0x786>
 8009900:	2b00      	cmp	r3, #0
 8009902:	f47f af41 	bne.w	8009788 <forward_dense+0x628>
 8009906:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009908:	eef0 2a48 	vmov.f32	s5, s16
 800990c:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800999c <forward_dense+0x83c>
 8009910:	2900      	cmp	r1, #0
 8009912:	f47f af41 	bne.w	8009798 <forward_dense+0x638>
 8009916:	46d6      	mov	lr, sl
 8009918:	4690      	mov	r8, r2
 800991a:	e79f      	b.n	800985c <forward_dense+0x6fc>
 800991c:	9819      	ldr	r0, [sp, #100]	; 0x64
 800991e:	4651      	mov	r1, sl
 8009920:	9d06      	ldr	r5, [sp, #24]
 8009922:	9001      	str	r0, [sp, #4]
 8009924:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009926:	9000      	str	r0, [sp, #0]
 8009928:	4628      	mov	r0, r5
 800992a:	f000 fea7 	bl	800a67c <forward_lite_dense_if32of32wf32>
 800992e:	462b      	mov	r3, r5
 8009930:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009932:	4413      	add	r3, r2
 8009934:	4619      	mov	r1, r3
 8009936:	9306      	str	r3, [sp, #24]
 8009938:	e4f2      	b.n	8009320 <forward_dense+0x1c0>
 800993a:	b01b      	add	sp, #108	; 0x6c
 800993c:	ecbd 8b02 	vpop	{d8}
 8009940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009944:	4601      	mov	r1, r0
 8009946:	e4eb      	b.n	8009320 <forward_dense+0x1c0>
 8009948:	4651      	mov	r1, sl
 800994a:	4610      	mov	r0, r2
 800994c:	e572      	b.n	8009434 <forward_dense+0x2d4>
 800994e:	f8d8 800c 	ldr.w	r8, [r8, #12]
 8009952:	f1b9 0f00 	cmp.w	r9, #0
 8009956:	d016      	beq.n	8009986 <forward_dense+0x826>
 8009958:	e9d9 0100 	ldrd	r0, r1, [r9]
 800995c:	f001 f8c4 	bl	800aae8 <ai_array_get_byte_size>
 8009960:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 8009964:	4602      	mov	r2, r0
 8009966:	4640      	mov	r0, r8
 8009968:	4651      	mov	r1, sl
 800996a:	f000 ffaf 	bl	800a8cc <st_int8_copy>
 800996e:	e44b      	b.n	8009208 <forward_dense+0xa8>
 8009970:	2b04      	cmp	r3, #4
 8009972:	d00a      	beq.n	800998a <forward_dense+0x82a>
 8009974:	f04f 0900 	mov.w	r9, #0
 8009978:	e441      	b.n	80091fe <forward_dense+0x9e>
 800997a:	930f      	str	r3, [sp, #60]	; 0x3c
 800997c:	e417      	b.n	80091ae <forward_dense+0x4e>
 800997e:	2300      	movs	r3, #0
 8009980:	930d      	str	r3, [sp, #52]	; 0x34
 8009982:	460b      	mov	r3, r1
 8009984:	e413      	b.n	80091ae <forward_dense+0x4e>
 8009986:	46c2      	mov	sl, r8
 8009988:	e43e      	b.n	8009208 <forward_dense+0xa8>
 800998a:	f8d8 a00c 	ldr.w	sl, [r8, #12]
 800998e:	e43b      	b.n	8009208 <forward_dense+0xa8>
 8009990:	2300      	movs	r3, #0
 8009992:	685b      	ldr	r3, [r3, #4]
 8009994:	deff      	udf	#255	; 0xff
 8009996:	2300      	movs	r3, #0
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	deff      	udf	#255	; 0xff
 800999c:	00000000 	.word	0x00000000

080099a0 <forward_eltwise>:
 80099a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a4:	6982      	ldr	r2, [r0, #24]
 80099a6:	b09d      	sub	sp, #116	; 0x74
 80099a8:	8811      	ldrh	r1, [r2, #0]
 80099aa:	9003      	str	r0, [sp, #12]
 80099ac:	2900      	cmp	r1, #0
 80099ae:	f000 80c7 	beq.w	8009b40 <forward_eltwise+0x1a0>
 80099b2:	6853      	ldr	r3, [r2, #4]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	f000 8116 	beq.w	8009be6 <forward_eltwise+0x246>
 80099ba:	8818      	ldrh	r0, [r3, #0]
 80099bc:	f8d3 8004 	ldr.w	r8, [r3, #4]
 80099c0:	f1b8 0f00 	cmp.w	r8, #0
 80099c4:	d001      	beq.n	80099ca <forward_eltwise+0x2a>
 80099c6:	f8d8 8000 	ldr.w	r8, [r8]
 80099ca:	2901      	cmp	r1, #1
 80099cc:	f000 810f 	beq.w	8009bee <forward_eltwise+0x24e>
 80099d0:	691b      	ldr	r3, [r3, #16]
 80099d2:	9300      	str	r3, [sp, #0]
 80099d4:	b10b      	cbz	r3, 80099da <forward_eltwise+0x3a>
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	9300      	str	r3, [sp, #0]
 80099da:	2300      	movs	r3, #0
 80099dc:	2801      	cmp	r0, #1
 80099de:	930d      	str	r3, [sp, #52]	; 0x34
 80099e0:	9312      	str	r3, [sp, #72]	; 0x48
 80099e2:	9317      	str	r3, [sp, #92]	; 0x5c
 80099e4:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
 80099e8:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 80099ec:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 80099f0:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
 80099f4:	e9cd 3318 	strd	r3, r3, [sp, #96]	; 0x60
 80099f8:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
 80099fc:	ab0d      	add	r3, sp, #52	; 0x34
 80099fe:	9308      	str	r3, [sp, #32]
 8009a00:	ab12      	add	r3, sp, #72	; 0x48
 8009a02:	930a      	str	r3, [sp, #40]	; 0x28
 8009a04:	ab17      	add	r3, sp, #92	; 0x5c
 8009a06:	930c      	str	r3, [sp, #48]	; 0x30
 8009a08:	f240 5302 	movw	r3, #1282	; 0x502
 8009a0c:	9307      	str	r3, [sp, #28]
 8009a0e:	9309      	str	r3, [sp, #36]	; 0x24
 8009a10:	f240 5301 	movw	r3, #1281	; 0x501
 8009a14:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a16:	9b03      	ldr	r3, [sp, #12]
 8009a18:	e9d3 7307 	ldrd	r7, r3, [r3, #28]
 8009a1c:	9304      	str	r3, [sp, #16]
 8009a1e:	f240 80d8 	bls.w	8009bd2 <forward_eltwise+0x232>
 8009a22:	0083      	lsls	r3, r0, #2
 8009a24:	9305      	str	r3, [sp, #20]
 8009a26:	2304      	movs	r3, #4
 8009a28:	9301      	str	r3, [sp, #4]
 8009a2a:	8813      	ldrh	r3, [r2, #0]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	f000 80e1 	beq.w	8009bf4 <forward_eltwise+0x254>
 8009a32:	6853      	ldr	r3, [r2, #4]
 8009a34:	685b      	ldr	r3, [r3, #4]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	f000 80d7 	beq.w	8009bea <forward_eltwise+0x24a>
 8009a3c:	9a01      	ldr	r2, [sp, #4]
 8009a3e:	f108 0108 	add.w	r1, r8, #8
 8009a42:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009a46:	f853 a002 	ldr.w	sl, [r3, r2]
 8009a4a:	f8da 3008 	ldr.w	r3, [sl, #8]
 8009a4e:	f10a 0908 	add.w	r9, sl, #8
 8009a52:	4043      	eors	r3, r0
 8009a54:	f033 03ff 	bics.w	r3, r3, #255	; 0xff
 8009a58:	d10f      	bne.n	8009a7a <forward_eltwise+0xda>
 8009a5a:	f3c0 2017 	ubfx	r0, r0, #8, #24
 8009a5e:	2800      	cmp	r0, #0
 8009a60:	f000 8097 	beq.w	8009b92 <forward_eltwise+0x1f2>
 8009a64:	3801      	subs	r0, #1
 8009a66:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8009a6a:	f8da 300c 	ldr.w	r3, [sl, #12]
 8009a6e:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8009a72:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d0f1      	beq.n	8009a5e <forward_eltwise+0xbe>
 8009a7a:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8009a7e:	464a      	mov	r2, r9
 8009a80:	a80b      	add	r0, sp, #44	; 0x2c
 8009a82:	9102      	str	r1, [sp, #8]
 8009a84:	689d      	ldr	r5, [r3, #8]
 8009a86:	f8da 3018 	ldr.w	r3, [sl, #24]
 8009a8a:	689c      	ldr	r4, [r3, #8]
 8009a8c:	9b00      	ldr	r3, [sp, #0]
 8009a8e:	699b      	ldr	r3, [r3, #24]
 8009a90:	689e      	ldr	r6, [r3, #8]
 8009a92:	f001 f87d 	bl	800ab90 <core_get_broadcasted_shape>
 8009a96:	f8da 2014 	ldr.w	r2, [sl, #20]
 8009a9a:	a807      	add	r0, sp, #28
 8009a9c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8009aa0:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8009aa4:	9a00      	ldr	r2, [sp, #0]
 8009aa6:	9902      	ldr	r1, [sp, #8]
 8009aa8:	6952      	ldr	r2, [r2, #20]
 8009aaa:	685b      	ldr	r3, [r3, #4]
 8009aac:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8009ab0:	aa0b      	add	r2, sp, #44	; 0x2c
 8009ab2:	f001 f895 	bl	800abe0 <core_compute_offsets>
 8009ab6:	4653      	mov	r3, sl
 8009ab8:	aa0b      	add	r2, sp, #44	; 0x2c
 8009aba:	4649      	mov	r1, r9
 8009abc:	a809      	add	r0, sp, #36	; 0x24
 8009abe:	f001 f88f 	bl	800abe0 <core_compute_offsets>
 8009ac2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ac4:	68d3      	ldr	r3, [r2, #12]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d058      	beq.n	8009b7c <forward_eltwise+0x1dc>
 8009aca:	2300      	movs	r3, #0
 8009acc:	6891      	ldr	r1, [r2, #8]
 8009ace:	9302      	str	r3, [sp, #8]
 8009ad0:	2900      	cmp	r1, #0
 8009ad2:	d053      	beq.n	8009b7c <forward_eltwise+0x1dc>
 8009ad4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009ad6:	f04f 0b00 	mov.w	fp, #0
 8009ada:	f3c0 2017 	ubfx	r0, r0, #8, #24
 8009ade:	f04f 0a00 	mov.w	sl, #0
 8009ae2:	2804      	cmp	r0, #4
 8009ae4:	bf8c      	ite	hi
 8009ae6:	6913      	ldrhi	r3, [r2, #16]
 8009ae8:	2301      	movls	r3, #1
 8009aea:	459a      	cmp	sl, r3
 8009aec:	d22a      	bcs.n	8009b44 <forward_eltwise+0x1a4>
 8009aee:	6851      	ldr	r1, [r2, #4]
 8009af0:	b1a9      	cbz	r1, 8009b1e <forward_eltwise+0x17e>
 8009af2:	f04f 0900 	mov.w	r9, #0
 8009af6:	4622      	mov	r2, r4
 8009af8:	4629      	mov	r1, r5
 8009afa:	4630      	mov	r0, r6
 8009afc:	f109 0901 	add.w	r9, r9, #1
 8009b00:	47b8      	blx	r7
 8009b02:	9b08      	ldr	r3, [sp, #32]
 8009b04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b06:	4446      	add	r6, r8
 8009b08:	685b      	ldr	r3, [r3, #4]
 8009b0a:	441d      	add	r5, r3
 8009b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	441c      	add	r4, r3
 8009b12:	6853      	ldr	r3, [r2, #4]
 8009b14:	454b      	cmp	r3, r9
 8009b16:	d8ee      	bhi.n	8009af6 <forward_eltwise+0x156>
 8009b18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b1a:	f3c3 2017 	ubfx	r0, r3, #8, #24
 8009b1e:	9907      	ldr	r1, [sp, #28]
 8009b20:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 8009b24:	d302      	bcc.n	8009b2c <forward_eltwise+0x18c>
 8009b26:	9908      	ldr	r1, [sp, #32]
 8009b28:	690b      	ldr	r3, [r1, #16]
 8009b2a:	441d      	add	r5, r3
 8009b2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b2e:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 8009b32:	d302      	bcc.n	8009b3a <forward_eltwise+0x19a>
 8009b34:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009b36:	690b      	ldr	r3, [r1, #16]
 8009b38:	441c      	add	r4, r3
 8009b3a:	f10a 0a01 	add.w	sl, sl, #1
 8009b3e:	e7d0      	b.n	8009ae2 <forward_eltwise+0x142>
 8009b40:	684b      	ldr	r3, [r1, #4]
 8009b42:	deff      	udf	#255	; 0xff
 8009b44:	9b08      	ldr	r3, [sp, #32]
 8009b46:	f10b 0b01 	add.w	fp, fp, #1
 8009b4a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 8009b4e:	6899      	ldr	r1, [r3, #8]
 8009b50:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8009b54:	440d      	add	r5, r1
 8009b56:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8009b5a:	45dc      	cmp	ip, fp
 8009b5c:	440c      	add	r4, r1
 8009b5e:	d8be      	bhi.n	8009ade <forward_eltwise+0x13e>
 8009b60:	68d8      	ldr	r0, [r3, #12]
 8009b62:	469e      	mov	lr, r3
 8009b64:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8009b68:	4661      	mov	r1, ip
 8009b6a:	4405      	add	r5, r0
 8009b6c:	441c      	add	r4, r3
 8009b6e:	9b02      	ldr	r3, [sp, #8]
 8009b70:	3301      	adds	r3, #1
 8009b72:	4618      	mov	r0, r3
 8009b74:	9302      	str	r3, [sp, #8]
 8009b76:	68d3      	ldr	r3, [r2, #12]
 8009b78:	4283      	cmp	r3, r0
 8009b7a:	d8a9      	bhi.n	8009ad0 <forward_eltwise+0x130>
 8009b7c:	9b01      	ldr	r3, [sp, #4]
 8009b7e:	9a05      	ldr	r2, [sp, #20]
 8009b80:	3304      	adds	r3, #4
 8009b82:	4293      	cmp	r3, r2
 8009b84:	9301      	str	r3, [sp, #4]
 8009b86:	d024      	beq.n	8009bd2 <forward_eltwise+0x232>
 8009b88:	9b03      	ldr	r3, [sp, #12]
 8009b8a:	f8dd 8000 	ldr.w	r8, [sp]
 8009b8e:	699a      	ldr	r2, [r3, #24]
 8009b90:	e74b      	b.n	8009a2a <forward_eltwise+0x8a>
 8009b92:	9b00      	ldr	r3, [sp, #0]
 8009b94:	464a      	mov	r2, r9
 8009b96:	f8da 0018 	ldr.w	r0, [sl, #24]
 8009b9a:	699b      	ldr	r3, [r3, #24]
 8009b9c:	f8d8 4018 	ldr.w	r4, [r8, #24]
 8009ba0:	6885      	ldr	r5, [r0, #8]
 8009ba2:	a80b      	add	r0, sp, #44	; 0x2c
 8009ba4:	689e      	ldr	r6, [r3, #8]
 8009ba6:	68a4      	ldr	r4, [r4, #8]
 8009ba8:	f000 fff2 	bl	800ab90 <core_get_broadcasted_shape>
 8009bac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bae:	0a1b      	lsrs	r3, r3, #8
 8009bb0:	d012      	beq.n	8009bd8 <forward_eltwise+0x238>
 8009bb2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009bb4:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8009bb8:	2301      	movs	r3, #1
 8009bba:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8009bbe:	4290      	cmp	r0, r2
 8009bc0:	fb01 f303 	mul.w	r3, r1, r3
 8009bc4:	d1f9      	bne.n	8009bba <forward_eltwise+0x21a>
 8009bc6:	4621      	mov	r1, r4
 8009bc8:	462a      	mov	r2, r5
 8009bca:	4630      	mov	r0, r6
 8009bcc:	9c04      	ldr	r4, [sp, #16]
 8009bce:	47a0      	blx	r4
 8009bd0:	e7d4      	b.n	8009b7c <forward_eltwise+0x1dc>
 8009bd2:	b01d      	add	sp, #116	; 0x74
 8009bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd8:	4621      	mov	r1, r4
 8009bda:	2301      	movs	r3, #1
 8009bdc:	462a      	mov	r2, r5
 8009bde:	4630      	mov	r0, r6
 8009be0:	9c04      	ldr	r4, [sp, #16]
 8009be2:	47a0      	blx	r4
 8009be4:	e7ca      	b.n	8009b7c <forward_eltwise+0x1dc>
 8009be6:	4618      	mov	r0, r3
 8009be8:	e6e8      	b.n	80099bc <forward_eltwise+0x1c>
 8009bea:	689b      	ldr	r3, [r3, #8]
 8009bec:	deff      	udf	#255	; 0xff
 8009bee:	2300      	movs	r3, #0
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	deff      	udf	#255	; 0xff
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	deff      	udf	#255	; 0xff

08009bf8 <forward_relu>:
 8009bf8:	6982      	ldr	r2, [r0, #24]
 8009bfa:	8813      	ldrh	r3, [r2, #0]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d05b      	beq.n	8009cb8 <forward_relu+0xc0>
 8009c00:	6851      	ldr	r1, [r2, #4]
 8009c02:	684a      	ldr	r2, [r1, #4]
 8009c04:	b102      	cbz	r2, 8009c08 <forward_relu+0x10>
 8009c06:	6812      	ldr	r2, [r2, #0]
 8009c08:	2b01      	cmp	r3, #1
 8009c0a:	f000 8123 	beq.w	8009e54 <forward_relu+0x25c>
 8009c0e:	b470      	push	{r4, r5, r6}
 8009c10:	690b      	ldr	r3, [r1, #16]
 8009c12:	b103      	cbz	r3, 8009c16 <forward_relu+0x1e>
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	69c6      	ldr	r6, [r0, #28]
 8009c18:	2e00      	cmp	r6, #0
 8009c1a:	f000 809e 	beq.w	8009d5a <forward_relu+0x162>
 8009c1e:	6871      	ldr	r1, [r6, #4]
 8009c20:	6998      	ldr	r0, [r3, #24]
 8009c22:	2901      	cmp	r1, #1
 8009c24:	f000 80c3 	beq.w	8009dae <forward_relu+0x1b6>
 8009c28:	6893      	ldr	r3, [r2, #8]
 8009c2a:	6991      	ldr	r1, [r2, #24]
 8009c2c:	0a1b      	lsrs	r3, r3, #8
 8009c2e:	6880      	ldr	r0, [r0, #8]
 8009c30:	688d      	ldr	r5, [r1, #8]
 8009c32:	f000 80f2 	beq.w	8009e1a <forward_relu+0x222>
 8009c36:	68d4      	ldr	r4, [r2, #12]
 8009c38:	2201      	movs	r2, #1
 8009c3a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009c3e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c42:	42a3      	cmp	r3, r4
 8009c44:	fb01 f202 	mul.w	r2, r1, r2
 8009c48:	d1f9      	bne.n	8009c3e <forward_relu+0x46>
 8009c4a:	68b3      	ldr	r3, [r6, #8]
 8009c4c:	ed93 7a02 	vldr	s14, [r3, #8]
 8009c50:	edd3 6a00 	vldr	s13, [r3]
 8009c54:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009c58:	ed93 6a01 	vldr	s12, [r3, #4]
 8009c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c60:	d42c      	bmi.n	8009cbc <forward_relu+0xc4>
 8009c62:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8009c66:	4413      	add	r3, r2
 8009c68:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8009c6c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009c70:	4295      	cmp	r5, r2
 8009c72:	d81f      	bhi.n	8009cb4 <forward_relu+0xbc>
 8009c74:	3204      	adds	r2, #4
 8009c76:	1d01      	adds	r1, r0, #4
 8009c78:	e00d      	b.n	8009c96 <forward_relu+0x9e>
 8009c7a:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c82:	db03      	blt.n	8009c8c <forward_relu+0x94>
 8009c84:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009c88:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009c8c:	3b08      	subs	r3, #8
 8009c8e:	ed61 7a01 	vstmdb	r1!, {s15}
 8009c92:	429d      	cmp	r5, r3
 8009c94:	d80e      	bhi.n	8009cb4 <forward_relu+0xbc>
 8009c96:	4613      	mov	r3, r2
 8009c98:	ed72 7a01 	vldmdb	r2!, {s15}
 8009c9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ca4:	d9e9      	bls.n	8009c7a <forward_relu+0x82>
 8009ca6:	3b08      	subs	r3, #8
 8009ca8:	eef0 7a47 	vmov.f32	s15, s14
 8009cac:	429d      	cmp	r5, r3
 8009cae:	ed61 7a01 	vstmdb	r1!, {s15}
 8009cb2:	d9f0      	bls.n	8009c96 <forward_relu+0x9e>
 8009cb4:	bc70      	pop	{r4, r5, r6}
 8009cb6:	4770      	bx	lr
 8009cb8:	685b      	ldr	r3, [r3, #4]
 8009cba:	deff      	udf	#255	; 0xff
 8009cbc:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8009cc0:	f06f 4140 	mvn.w	r1, #3221225472	; 0xc0000000
 8009cc4:	4411      	add	r1, r2
 8009cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cca:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8009cce:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8009cd2:	d11f      	bne.n	8009d14 <forward_relu+0x11c>
 8009cd4:	429d      	cmp	r5, r3
 8009cd6:	d8ed      	bhi.n	8009cb4 <forward_relu+0xbc>
 8009cd8:	1b5d      	subs	r5, r3, r5
 8009cda:	1d1a      	adds	r2, r3, #4
 8009cdc:	1d01      	adds	r1, r0, #4
 8009cde:	2000      	movs	r0, #0
 8009ce0:	f025 0503 	bic.w	r5, r5, #3
 8009ce4:	1b5b      	subs	r3, r3, r5
 8009ce6:	ed72 7a01 	vldmdb	r2!, {s15}
 8009cea:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cf2:	dc0a      	bgt.n	8009d0a <forward_relu+0x112>
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	f841 0d04 	str.w	r0, [r1, #-4]!
 8009cfa:	d0db      	beq.n	8009cb4 <forward_relu+0xbc>
 8009cfc:	ed72 7a01 	vldmdb	r2!, {s15}
 8009d00:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d08:	ddf4      	ble.n	8009cf4 <forward_relu+0xfc>
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	ed61 7a01 	vstmdb	r1!, {s15}
 8009d10:	d1e9      	bne.n	8009ce6 <forward_relu+0xee>
 8009d12:	e7cf      	b.n	8009cb4 <forward_relu+0xbc>
 8009d14:	429d      	cmp	r5, r3
 8009d16:	d8cd      	bhi.n	8009cb4 <forward_relu+0xbc>
 8009d18:	1b5d      	subs	r5, r3, r5
 8009d1a:	1d1a      	adds	r2, r3, #4
 8009d1c:	1d01      	adds	r1, r0, #4
 8009d1e:	f025 0503 	bic.w	r5, r5, #3
 8009d22:	1b5b      	subs	r3, r3, r5
 8009d24:	ed72 7a01 	vldmdb	r2!, {s15}
 8009d28:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d30:	db0e      	blt.n	8009d50 <forward_relu+0x158>
 8009d32:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009d36:	4293      	cmp	r3, r2
 8009d38:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009d3c:	ed61 7a01 	vstmdb	r1!, {s15}
 8009d40:	d0b8      	beq.n	8009cb4 <forward_relu+0xbc>
 8009d42:	ed72 7a01 	vldmdb	r2!, {s15}
 8009d46:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d4e:	daf0      	bge.n	8009d32 <forward_relu+0x13a>
 8009d50:	4293      	cmp	r3, r2
 8009d52:	ed61 7a01 	vstmdb	r1!, {s15}
 8009d56:	d1e5      	bne.n	8009d24 <forward_relu+0x12c>
 8009d58:	e7ac      	b.n	8009cb4 <forward_relu+0xbc>
 8009d5a:	6999      	ldr	r1, [r3, #24]
 8009d5c:	6893      	ldr	r3, [r2, #8]
 8009d5e:	6990      	ldr	r0, [r2, #24]
 8009d60:	0a1b      	lsrs	r3, r3, #8
 8009d62:	6889      	ldr	r1, [r1, #8]
 8009d64:	6884      	ldr	r4, [r0, #8]
 8009d66:	d06e      	beq.n	8009e46 <forward_relu+0x24e>
 8009d68:	68d5      	ldr	r5, [r2, #12]
 8009d6a:	2201      	movs	r2, #1
 8009d6c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009d70:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8009d74:	429d      	cmp	r5, r3
 8009d76:	fb00 f202 	mul.w	r2, r0, r2
 8009d7a:	d1f9      	bne.n	8009d70 <forward_relu+0x178>
 8009d7c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8009d80:	4413      	add	r3, r2
 8009d82:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8009d86:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8009d8a:	4294      	cmp	r4, r2
 8009d8c:	d892      	bhi.n	8009cb4 <forward_relu+0xbc>
 8009d8e:	3204      	adds	r2, #4
 8009d90:	3104      	adds	r1, #4
 8009d92:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8009e5c <forward_relu+0x264>
 8009d96:	4613      	mov	r3, r2
 8009d98:	ed72 7a01 	vldmdb	r2!, {s15}
 8009d9c:	3b08      	subs	r3, #8
 8009d9e:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8009da2:	ed61 7a01 	vstmdb	r1!, {s15}
 8009da6:	429c      	cmp	r4, r3
 8009da8:	d9f5      	bls.n	8009d96 <forward_relu+0x19e>
 8009daa:	bc70      	pop	{r4, r5, r6}
 8009dac:	4770      	bx	lr
 8009dae:	6993      	ldr	r3, [r2, #24]
 8009db0:	6880      	ldr	r0, [r0, #8]
 8009db2:	689c      	ldr	r4, [r3, #8]
 8009db4:	6893      	ldr	r3, [r2, #8]
 8009db6:	0a1b      	lsrs	r3, r3, #8
 8009db8:	d047      	beq.n	8009e4a <forward_relu+0x252>
 8009dba:	68d5      	ldr	r5, [r2, #12]
 8009dbc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009dc0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009dc4:	42ab      	cmp	r3, r5
 8009dc6:	fb02 f101 	mul.w	r1, r2, r1
 8009dca:	d1f9      	bne.n	8009dc0 <forward_relu+0x1c8>
 8009dcc:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8009dd0:	68b3      	ldr	r3, [r6, #8]
 8009dd2:	440a      	add	r2, r1
 8009dd4:	ed93 7a00 	vldr	s14, [r3]
 8009dd8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ddc:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8009de0:	429c      	cmp	r4, r3
 8009de2:	f63f af67 	bhi.w	8009cb4 <forward_relu+0xbc>
 8009de6:	1d02      	adds	r2, r0, #4
 8009de8:	3304      	adds	r3, #4
 8009dea:	2000      	movs	r0, #0
 8009dec:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009df0:	1f19      	subs	r1, r3, #4
 8009df2:	3b08      	subs	r3, #8
 8009df4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dfc:	d406      	bmi.n	8009e0c <forward_relu+0x214>
 8009dfe:	429c      	cmp	r4, r3
 8009e00:	f842 0d04 	str.w	r0, [r2, #-4]!
 8009e04:	f63f af56 	bhi.w	8009cb4 <forward_relu+0xbc>
 8009e08:	460b      	mov	r3, r1
 8009e0a:	e7ef      	b.n	8009dec <forward_relu+0x1f4>
 8009e0c:	429c      	cmp	r4, r3
 8009e0e:	ed62 7a01 	vstmdb	r2!, {s15}
 8009e12:	f63f af4f 	bhi.w	8009cb4 <forward_relu+0xbc>
 8009e16:	460b      	mov	r3, r1
 8009e18:	e7e8      	b.n	8009dec <forward_relu+0x1f4>
 8009e1a:	68b3      	ldr	r3, [r6, #8]
 8009e1c:	ed93 7a02 	vldr	s14, [r3, #8]
 8009e20:	edd3 6a00 	vldr	s13, [r3]
 8009e24:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009e28:	ed93 6a01 	vldr	s12, [r3, #4]
 8009e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e30:	d401      	bmi.n	8009e36 <forward_relu+0x23e>
 8009e32:	462a      	mov	r2, r5
 8009e34:	e71e      	b.n	8009c74 <forward_relu+0x7c>
 8009e36:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8009e3a:	462b      	mov	r3, r5
 8009e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e40:	f47f af6a 	bne.w	8009d18 <forward_relu+0x120>
 8009e44:	e748      	b.n	8009cd8 <forward_relu+0xe0>
 8009e46:	4622      	mov	r2, r4
 8009e48:	e7a1      	b.n	8009d8e <forward_relu+0x196>
 8009e4a:	68b2      	ldr	r2, [r6, #8]
 8009e4c:	4623      	mov	r3, r4
 8009e4e:	ed92 7a00 	vldr	s14, [r2]
 8009e52:	e7c8      	b.n	8009de6 <forward_relu+0x1ee>
 8009e54:	2300      	movs	r3, #0
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	deff      	udf	#255	; 0xff
 8009e5a:	bf00      	nop
 8009e5c:	00000000 	.word	0x00000000

08009e60 <forward_sm>:
 8009e60:	6982      	ldr	r2, [r0, #24]
 8009e62:	8813      	ldrh	r3, [r2, #0]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d078      	beq.n	8009f5a <forward_sm+0xfa>
 8009e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e6c:	ed2d 8b04 	vpush	{d8-d9}
 8009e70:	6852      	ldr	r2, [r2, #4]
 8009e72:	b085      	sub	sp, #20
 8009e74:	6854      	ldr	r4, [r2, #4]
 8009e76:	b104      	cbz	r4, 8009e7a <forward_sm+0x1a>
 8009e78:	6824      	ldr	r4, [r4, #0]
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d072      	beq.n	8009f64 <forward_sm+0x104>
 8009e7e:	6913      	ldr	r3, [r2, #16]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d072      	beq.n	8009f6a <forward_sm+0x10a>
 8009e84:	681e      	ldr	r6, [r3, #0]
 8009e86:	68a3      	ldr	r3, [r4, #8]
 8009e88:	68e0      	ldr	r0, [r4, #12]
 8009e8a:	68f2      	ldr	r2, [r6, #12]
 8009e8c:	0a1b      	lsrs	r3, r3, #8
 8009e8e:	6845      	ldr	r5, [r0, #4]
 8009e90:	6857      	ldr	r7, [r2, #4]
 8009e92:	d064      	beq.n	8009f5e <forward_sm+0xfe>
 8009e94:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8009e98:	2201      	movs	r2, #1
 8009e9a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009e9e:	4298      	cmp	r0, r3
 8009ea0:	fb01 f202 	mul.w	r2, r1, r2
 8009ea4:	d1f9      	bne.n	8009e9a <forward_sm+0x3a>
 8009ea6:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8009eaa:	69a2      	ldr	r2, [r4, #24]
 8009eac:	69b3      	ldr	r3, [r6, #24]
 8009eae:	6892      	ldr	r2, [r2, #8]
 8009eb0:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8009eb4:	eb02 0309 	add.w	r3, r2, r9
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	9301      	str	r3, [sp, #4]
 8009ebc:	d248      	bcs.n	8009f50 <forward_sm+0xf0>
 8009ebe:	00bb      	lsls	r3, r7, #2
 8009ec0:	2d01      	cmp	r5, #1
 8009ec2:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 8009ec6:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8009eca:	9303      	str	r3, [sp, #12]
 8009ecc:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8009ed0:	463e      	mov	r6, r7
 8009ed2:	ed92 8a00 	vldr	s16, [r2]
 8009ed6:	9302      	str	r3, [sp, #8]
 8009ed8:	d937      	bls.n	8009f4a <forward_sm+0xea>
 8009eda:	1d13      	adds	r3, r2, #4
 8009edc:	ecf3 7a01 	vldmia	r3!, {s15}
 8009ee0:	429e      	cmp	r6, r3
 8009ee2:	fe88 8a27 	vmaxnm.f32	s16, s16, s15
 8009ee6:	d1f9      	bne.n	8009edc <forward_sm+0x7c>
 8009ee8:	4692      	mov	sl, r2
 8009eea:	46c3      	mov	fp, r8
 8009eec:	46c1      	mov	r9, r8
 8009eee:	eddf 8a20 	vldr	s17, [pc, #128]	; 8009f70 <forward_sm+0x110>
 8009ef2:	2400      	movs	r4, #0
 8009ef4:	ecba 0a01 	vldmia	sl!, {s0}
 8009ef8:	3401      	adds	r4, #1
 8009efa:	ee30 0a48 	vsub.f32	s0, s0, s16
 8009efe:	f003 fe33 	bl	800db68 <expf>
 8009f02:	42a5      	cmp	r5, r4
 8009f04:	ee78 8a80 	vadd.f32	s17, s17, s0
 8009f08:	eca9 0a01 	vstmia	r9!, {s0}
 8009f0c:	d8f2      	bhi.n	8009ef4 <forward_sm+0x94>
 8009f0e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8009f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f16:	d00b      	beq.n	8009f30 <forward_sm+0xd0>
 8009f18:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	eddb 7a00 	vldr	s15, [fp]
 8009f22:	3301      	adds	r3, #1
 8009f24:	429d      	cmp	r5, r3
 8009f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f2a:	eceb 7a01 	vstmia	fp!, {s15}
 8009f2e:	d8f6      	bhi.n	8009f1e <forward_sm+0xbe>
 8009f30:	9b03      	ldr	r3, [sp, #12]
 8009f32:	463a      	mov	r2, r7
 8009f34:	9901      	ldr	r1, [sp, #4]
 8009f36:	4498      	add	r8, r3
 8009f38:	9b02      	ldr	r3, [sp, #8]
 8009f3a:	42b9      	cmp	r1, r7
 8009f3c:	441e      	add	r6, r3
 8009f3e:	d907      	bls.n	8009f50 <forward_sm+0xf0>
 8009f40:	2d01      	cmp	r5, #1
 8009f42:	441f      	add	r7, r3
 8009f44:	ed92 8a00 	vldr	s16, [r2]
 8009f48:	d8c7      	bhi.n	8009eda <forward_sm+0x7a>
 8009f4a:	2d00      	cmp	r5, #0
 8009f4c:	d0f0      	beq.n	8009f30 <forward_sm+0xd0>
 8009f4e:	e7cb      	b.n	8009ee8 <forward_sm+0x88>
 8009f50:	b005      	add	sp, #20
 8009f52:	ecbd 8b04 	vpop	{d8-d9}
 8009f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	deff      	udf	#255	; 0xff
 8009f5e:	f04f 0904 	mov.w	r9, #4
 8009f62:	e7a2      	b.n	8009eaa <forward_sm+0x4a>
 8009f64:	2300      	movs	r3, #0
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	deff      	udf	#255	; 0xff
 8009f6a:	68db      	ldr	r3, [r3, #12]
 8009f6c:	deff      	udf	#255	; 0xff
 8009f6e:	bf00      	nop
 8009f70:	00000000 	.word	0x00000000

08009f74 <forward_ap>:
 8009f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f78:	6983      	ldr	r3, [r0, #24]
 8009f7a:	b09b      	sub	sp, #108	; 0x6c
 8009f7c:	881a      	ldrh	r2, [r3, #0]
 8009f7e:	900f      	str	r0, [sp, #60]	; 0x3c
 8009f80:	2a00      	cmp	r2, #0
 8009f82:	f000 80f4 	beq.w	800a16e <forward_ap+0x1fa>
 8009f86:	6859      	ldr	r1, [r3, #4]
 8009f88:	684b      	ldr	r3, [r1, #4]
 8009f8a:	b103      	cbz	r3, 8009f8e <forward_ap+0x1a>
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	2a01      	cmp	r2, #1
 8009f90:	f000 80f8 	beq.w	800a184 <forward_ap+0x210>
 8009f94:	690a      	ldr	r2, [r1, #16]
 8009f96:	2a00      	cmp	r2, #0
 8009f98:	f000 80f7 	beq.w	800a18a <forward_ap+0x216>
 8009f9c:	6811      	ldr	r1, [r2, #0]
 8009f9e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009fa0:	68ca      	ldr	r2, [r1, #12]
 8009fa2:	6989      	ldr	r1, [r1, #24]
 8009fa4:	68d4      	ldr	r4, [r2, #12]
 8009fa6:	6895      	ldr	r5, [r2, #8]
 8009fa8:	688a      	ldr	r2, [r1, #8]
 8009faa:	68d9      	ldr	r1, [r3, #12]
 8009fac:	699b      	ldr	r3, [r3, #24]
 8009fae:	9205      	str	r2, [sp, #20]
 8009fb0:	689b      	ldr	r3, [r3, #8]
 8009fb2:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8009fb4:	9315      	str	r3, [sp, #84]	; 0x54
 8009fb6:	9410      	str	r4, [sp, #64]	; 0x40
 8009fb8:	9509      	str	r5, [sp, #36]	; 0x24
 8009fba:	e9d2 3600 	ldrd	r3, r6, [r2]
 8009fbe:	e9d1 7c02 	ldrd	r7, ip, [r1, #8]
 8009fc2:	6a02      	ldr	r2, [r0, #32]
 8009fc4:	970a      	str	r7, [sp, #40]	; 0x28
 8009fc6:	920b      	str	r2, [sp, #44]	; 0x2c
 8009fc8:	684f      	ldr	r7, [r1, #4]
 8009fca:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8009fcc:	69c1      	ldr	r1, [r0, #28]
 8009fce:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8009fd0:	9614      	str	r6, [sp, #80]	; 0x50
 8009fd2:	9013      	str	r0, [sp, #76]	; 0x4c
 8009fd4:	4258      	negs	r0, r3
 8009fd6:	9111      	str	r1, [sp, #68]	; 0x44
 8009fd8:	9212      	str	r2, [sp, #72]	; 0x48
 8009fda:	9003      	str	r0, [sp, #12]
 8009fdc:	2c00      	cmp	r4, #0
 8009fde:	f000 80c3 	beq.w	800a168 <forward_ap+0x1f4>
 8009fe2:	eb0c 0003 	add.w	r0, ip, r3
 8009fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fe8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009fea:	ea4f 0a87 	mov.w	sl, r7, lsl #2
 8009fee:	fb07 f303 	mul.w	r3, r7, r3
 8009ff2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009ff6:	9004      	str	r0, [sp, #16]
 8009ff8:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8009ffc:	fb02 f301 	mul.w	r3, r2, r1
 800a000:	9316      	str	r3, [sp, #88]	; 0x58
 800a002:	4273      	negs	r3, r6
 800a004:	9317      	str	r3, [sp, #92]	; 0x5c
 800a006:	fb05 f30a 	mul.w	r3, r5, sl
 800a00a:	463d      	mov	r5, r7
 800a00c:	9319      	str	r3, [sp, #100]	; 0x64
 800a00e:	2300      	movs	r3, #0
 800a010:	930c      	str	r3, [sp, #48]	; 0x30
 800a012:	9b03      	ldr	r3, [sp, #12]
 800a014:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a016:	9804      	ldr	r0, [sp, #16]
 800a018:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 800a01c:	4281      	cmp	r1, r0
 800a01e:	bf94      	ite	ls
 800a020:	185b      	addls	r3, r3, r1
 800a022:	181b      	addhi	r3, r3, r0
 800a024:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a026:	920e      	str	r2, [sp, #56]	; 0x38
 800a028:	9301      	str	r3, [sp, #4]
 800a02a:	2900      	cmp	r1, #0
 800a02c:	f000 808e 	beq.w	800a14c <forward_ap+0x1d8>
 800a030:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a032:	1ad3      	subs	r3, r2, r3
 800a034:	fb00 f102 	mul.w	r1, r0, r2
 800a038:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a03a:	9318      	str	r3, [sp, #96]	; 0x60
 800a03c:	1882      	adds	r2, r0, r2
 800a03e:	9b05      	ldr	r3, [sp, #20]
 800a040:	9108      	str	r1, [sp, #32]
 800a042:	4698      	mov	r8, r3
 800a044:	eb03 010a 	add.w	r1, r3, sl
 800a048:	9207      	str	r2, [sp, #28]
 800a04a:	2300      	movs	r3, #0
 800a04c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a04e:	930d      	str	r3, [sp, #52]	; 0x34
 800a050:	2a00      	cmp	r2, #0
 800a052:	9206      	str	r2, [sp, #24]
 800a054:	f2c0 8093 	blt.w	800a17e <forward_ap+0x20a>
 800a058:	9b08      	ldr	r3, [sp, #32]
 800a05a:	189c      	adds	r4, r3, r2
 800a05c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a05e:	9806      	ldr	r0, [sp, #24]
 800a060:	fb04 340a 	mla	r4, r4, sl, r3
 800a064:	9e07      	ldr	r6, [sp, #28]
 800a066:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a068:	42b3      	cmp	r3, r6
 800a06a:	bf94      	ite	ls
 800a06c:	18c0      	addls	r0, r0, r3
 800a06e:	1980      	addhi	r0, r0, r6
 800a070:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a072:	eba2 0e00 	sub.w	lr, r2, r0
 800a076:	1a82      	subs	r2, r0, r2
 800a078:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a07c:	9200      	str	r2, [sp, #0]
 800a07e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a080:	fb02 fe0e 	mul.w	lr, r2, lr
 800a084:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a086:	2b00      	cmp	r3, #0
 800a088:	bf08      	it	eq
 800a08a:	4672      	moveq	r2, lr
 800a08c:	9b01      	ldr	r3, [sp, #4]
 800a08e:	9202      	str	r2, [sp, #8]
 800a090:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a092:	4293      	cmp	r3, r2
 800a094:	dd48      	ble.n	800a128 <forward_ap+0x1b4>
 800a096:	9b00      	ldr	r3, [sp, #0]
 800a098:	4694      	mov	ip, r2
 800a09a:	2700      	movs	r7, #0
 800a09c:	2201      	movs	r2, #1
 800a09e:	fb0a 4003 	mla	r0, sl, r3, r4
 800a0a2:	9b00      	ldr	r3, [sp, #0]
 800a0a4:	441f      	add	r7, r3
 800a0a6:	45be      	cmp	lr, r7
 800a0a8:	d063      	beq.n	800a172 <forward_ap+0x1fe>
 800a0aa:	42a0      	cmp	r0, r4
 800a0ac:	d933      	bls.n	800a116 <forward_ap+0x1a2>
 800a0ae:	2600      	movs	r6, #0
 800a0b0:	4623      	mov	r3, r4
 800a0b2:	eb0a 0b04 	add.w	fp, sl, r4
 800a0b6:	b145      	cbz	r5, 800a0ca <forward_ap+0x156>
 800a0b8:	2a00      	cmp	r2, #0
 800a0ba:	d05e      	beq.n	800a17a <forward_ap+0x206>
 800a0bc:	4642      	mov	r2, r8
 800a0be:	ecf3 7a01 	vldmia	r3!, {s15}
 800a0c2:	459b      	cmp	fp, r3
 800a0c4:	ece2 7a01 	vstmia	r2!, {s15}
 800a0c8:	d1f9      	bne.n	800a0be <forward_ap+0x14a>
 800a0ca:	46a3      	mov	fp, r4
 800a0cc:	44d3      	add	fp, sl
 800a0ce:	4558      	cmp	r0, fp
 800a0d0:	d910      	bls.n	800a0f4 <forward_ap+0x180>
 800a0d2:	2d00      	cmp	r5, #0
 800a0d4:	d0fa      	beq.n	800a0cc <forward_ap+0x158>
 800a0d6:	4643      	mov	r3, r8
 800a0d8:	465a      	mov	r2, fp
 800a0da:	ed93 7a00 	vldr	s14, [r3]
 800a0de:	ecf2 7a01 	vldmia	r2!, {s15}
 800a0e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a0e6:	ece3 7a01 	vstmia	r3!, {s15}
 800a0ea:	428b      	cmp	r3, r1
 800a0ec:	d1f5      	bne.n	800a0da <forward_ap+0x166>
 800a0ee:	44d3      	add	fp, sl
 800a0f0:	4558      	cmp	r0, fp
 800a0f2:	d8ee      	bhi.n	800a0d2 <forward_ap+0x15e>
 800a0f4:	b17e      	cbz	r6, 800a116 <forward_ap+0x1a2>
 800a0f6:	ee07 6a90 	vmov	s15, r6
 800a0fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a102:	b145      	cbz	r5, 800a116 <forward_ap+0x1a2>
 800a104:	4643      	mov	r3, r8
 800a106:	edd3 7a00 	vldr	s15, [r3]
 800a10a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a10e:	ece3 7a01 	vstmia	r3!, {s15}
 800a112:	4299      	cmp	r1, r3
 800a114:	d1f7      	bne.n	800a106 <forward_ap+0x192>
 800a116:	f10c 0c01 	add.w	ip, ip, #1
 800a11a:	9b01      	ldr	r3, [sp, #4]
 800a11c:	444c      	add	r4, r9
 800a11e:	4448      	add	r0, r9
 800a120:	4563      	cmp	r3, ip
 800a122:	f04f 0200 	mov.w	r2, #0
 800a126:	d1bc      	bne.n	800a0a2 <forward_ap+0x12e>
 800a128:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a12a:	44d0      	add	r8, sl
 800a12c:	9c07      	ldr	r4, [sp, #28]
 800a12e:	4451      	add	r1, sl
 800a130:	9a06      	ldr	r2, [sp, #24]
 800a132:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a134:	4402      	add	r2, r0
 800a136:	1a20      	subs	r0, r4, r0
 800a138:	3301      	adds	r3, #1
 800a13a:	9007      	str	r0, [sp, #28]
 800a13c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a13e:	930d      	str	r3, [sp, #52]	; 0x34
 800a140:	4298      	cmp	r0, r3
 800a142:	d185      	bne.n	800a050 <forward_ap+0xdc>
 800a144:	9b05      	ldr	r3, [sp, #20]
 800a146:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a148:	4413      	add	r3, r2
 800a14a:	9305      	str	r3, [sp, #20]
 800a14c:	9a03      	ldr	r2, [sp, #12]
 800a14e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a150:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a152:	440a      	add	r2, r1
 800a154:	3301      	adds	r3, #1
 800a156:	9203      	str	r2, [sp, #12]
 800a158:	9a04      	ldr	r2, [sp, #16]
 800a15a:	930c      	str	r3, [sp, #48]	; 0x30
 800a15c:	1a52      	subs	r2, r2, r1
 800a15e:	9204      	str	r2, [sp, #16]
 800a160:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a162:	429a      	cmp	r2, r3
 800a164:	f47f af55 	bne.w	800a012 <forward_ap+0x9e>
 800a168:	b01b      	add	sp, #108	; 0x6c
 800a16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a16e:	6853      	ldr	r3, [r2, #4]
 800a170:	deff      	udf	#255	; 0xff
 800a172:	42a0      	cmp	r0, r4
 800a174:	9e02      	ldr	r6, [sp, #8]
 800a176:	d89b      	bhi.n	800a0b0 <forward_ap+0x13c>
 800a178:	e7bc      	b.n	800a0f4 <forward_ap+0x180>
 800a17a:	46a3      	mov	fp, r4
 800a17c:	e7ab      	b.n	800a0d6 <forward_ap+0x162>
 800a17e:	9c08      	ldr	r4, [sp, #32]
 800a180:	2200      	movs	r2, #0
 800a182:	e76b      	b.n	800a05c <forward_ap+0xe8>
 800a184:	2300      	movs	r3, #0
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	deff      	udf	#255	; 0xff
 800a18a:	68d3      	ldr	r3, [r2, #12]
 800a18c:	deff      	udf	#255	; 0xff
 800a18e:	bf00      	nop

0800a190 <ai_conv2d_kernel_simple_opt_f32.constprop.0>:
 800a190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a194:	ed2d 8b0c 	vpush	{d8-d13}
 800a198:	b08d      	sub	sp, #52	; 0x34
 800a19a:	461d      	mov	r5, r3
 800a19c:	9003      	str	r0, [sp, #12]
 800a19e:	9207      	str	r2, [sp, #28]
 800a1a0:	9c24      	ldr	r4, [sp, #144]	; 0x90
 800a1a2:	9308      	str	r3, [sp, #32]
 800a1a4:	f8dd b09c 	ldr.w	fp, [sp, #156]	; 0x9c
 800a1a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a1aa:	910b      	str	r1, [sp, #44]	; 0x2c
 800a1ac:	e9dd 0225 	ldrd	r0, r2, [sp, #148]	; 0x94
 800a1b0:	fb00 f002 	mul.w	r0, r0, r2
 800a1b4:	9004      	str	r0, [sp, #16]
 800a1b6:	f8bd 00a4 	ldrh.w	r0, [sp, #164]	; 0xa4
 800a1ba:	9009      	str	r0, [sp, #36]	; 0x24
 800a1bc:	2c00      	cmp	r4, #0
 800a1be:	f000 80ed 	beq.w	800a39c <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x20c>
 800a1c2:	009c      	lsls	r4, r3, #2
 800a1c4:	fb00 f305 	mul.w	r3, r0, r5
 800a1c8:	009b      	lsls	r3, r3, #2
 800a1ca:	9405      	str	r4, [sp, #20]
 800a1cc:	9306      	str	r3, [sp, #24]
 800a1ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a1d0:	fb03 f305 	mul.w	r3, r3, r5
 800a1d4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a1d8:	9301      	str	r3, [sp, #4]
 800a1da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a1dc:	425b      	negs	r3, r3
 800a1de:	9300      	str	r3, [sp, #0]
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	9302      	str	r3, [sp, #8]
 800a1e4:	00ab      	lsls	r3, r5, #2
 800a1e6:	930a      	str	r3, [sp, #40]	; 0x28
 800a1e8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	f2c0 80dd 	blt.w	800a3aa <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x21a>
 800a1f0:	9e01      	ldr	r6, [sp, #4]
 800a1f2:	2000      	movs	r0, #0
 800a1f4:	9d04      	ldr	r5, [sp, #16]
 800a1f6:	9b07      	ldr	r3, [sp, #28]
 800a1f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1fa:	9900      	ldr	r1, [sp, #0]
 800a1fc:	fb05 3502 	mla	r5, r5, r2, r3
 800a200:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a202:	440b      	add	r3, r1
 800a204:	9925      	ldr	r1, [sp, #148]	; 0x94
 800a206:	428b      	cmp	r3, r1
 800a208:	bf94      	ite	ls
 800a20a:	ebc0 0003 	rsbls	r0, r0, r3
 800a20e:	ebc0 0001 	rsbhi	r0, r0, r1
 800a212:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a214:	f1bb 0f00 	cmp.w	fp, #0
 800a218:	eba3 0a00 	sub.w	sl, r3, r0
 800a21c:	9b08      	ldr	r3, [sp, #32]
 800a21e:	eba1 0900 	sub.w	r9, r1, r0
 800a222:	fb03 f000 	mul.w	r0, r3, r0
 800a226:	f340 80c6 	ble.w	800a3b6 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x226>
 800a22a:	f020 040f 	bic.w	r4, r0, #15
 800a22e:	eeb0 7a40 	vmov.f32	s14, s0
 800a232:	fb02 fa0a 	mul.w	sl, r2, sl
 800a236:	f04f 0c00 	mov.w	ip, #0
 800a23a:	f104 38ff 	add.w	r8, r4, #4294967295
 800a23e:	fb02 f909 	mul.w	r9, r2, r9
 800a242:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800a246:	f108 0801 	add.w	r8, r8, #1
 800a24a:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800a24e:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800a252:	2c00      	cmp	r4, #0
 800a254:	f340 80a7 	ble.w	800a3a6 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x216>
 800a258:	f106 0240 	add.w	r2, r6, #64	; 0x40
 800a25c:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800a260:	2100      	movs	r1, #0
 800a262:	ed53 6a0f 	vldr	s13, [r3, #-60]	; 0xffffffc4
 800a266:	3110      	adds	r1, #16
 800a268:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 800a26c:	3340      	adds	r3, #64	; 0x40
 800a26e:	ed52 4a10 	vldr	s9, [r2, #-64]	; 0xffffffc0
 800a272:	42a1      	cmp	r1, r4
 800a274:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a278:	ed13 5a20 	vldr	s10, [r3, #-128]	; 0xffffff80
 800a27c:	ed52 5a0e 	vldr	s11, [r2, #-56]	; 0xffffffc8
 800a280:	f102 0240 	add.w	r2, r2, #64	; 0x40
 800a284:	ed13 6a1e 	vldr	s12, [r3, #-120]	; 0xffffff88
 800a288:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a28c:	ed53 6a1d 	vldr	s13, [r3, #-116]	; 0xffffff8c
 800a290:	ed52 da1d 	vldr	s27, [r2, #-116]	; 0xffffff8c
 800a294:	ed12 da1c 	vldr	s26, [r2, #-112]	; 0xffffff90
 800a298:	ed53 ca1c 	vldr	s25, [r3, #-112]	; 0xffffff90
 800a29c:	ed12 ca1b 	vldr	s24, [r2, #-108]	; 0xffffff94
 800a2a0:	ed53 ba1b 	vldr	s23, [r3, #-108]	; 0xffffff94
 800a2a4:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a2a8:	ed12 ba1a 	vldr	s22, [r2, #-104]	; 0xffffff98
 800a2ac:	ed53 aa1a 	vldr	s21, [r3, #-104]	; 0xffffff98
 800a2b0:	ed12 aa19 	vldr	s20, [r2, #-100]	; 0xffffff9c
 800a2b4:	ed53 9a19 	vldr	s19, [r3, #-100]	; 0xffffff9c
 800a2b8:	ed12 9a18 	vldr	s18, [r2, #-96]	; 0xffffffa0
 800a2bc:	ed53 8a18 	vldr	s17, [r3, #-96]	; 0xffffffa0
 800a2c0:	eeed 7aa6 	vfma.f32	s15, s27, s13
 800a2c4:	ed12 8a17 	vldr	s16, [r2, #-92]	; 0xffffffa4
 800a2c8:	ed53 0a17 	vldr	s1, [r3, #-92]	; 0xffffffa4
 800a2cc:	ed12 1a16 	vldr	s2, [r2, #-88]	; 0xffffffa8
 800a2d0:	ed53 1a16 	vldr	s3, [r3, #-88]	; 0xffffffa8
 800a2d4:	ed12 2a15 	vldr	s4, [r2, #-84]	; 0xffffffac
 800a2d8:	ed53 2a15 	vldr	s5, [r3, #-84]	; 0xffffffac
 800a2dc:	eeed 7a2c 	vfma.f32	s15, s26, s25
 800a2e0:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 800a2e4:	ed53 3a14 	vldr	s7, [r3, #-80]	; 0xffffffb0
 800a2e8:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 800a2ec:	ed53 4a13 	vldr	s9, [r3, #-76]	; 0xffffffb4
 800a2f0:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 800a2f4:	ed53 5a12 	vldr	s11, [r3, #-72]	; 0xffffffb8
 800a2f8:	eeec 7a2b 	vfma.f32	s15, s24, s23
 800a2fc:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 800a300:	ed53 6a11 	vldr	s13, [r3, #-68]	; 0xffffffbc
 800a304:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 800a308:	eeea 7a29 	vfma.f32	s15, s20, s19
 800a30c:	eee9 7a28 	vfma.f32	s15, s18, s17
 800a310:	eee8 7a20 	vfma.f32	s15, s16, s1
 800a314:	eee1 7a21 	vfma.f32	s15, s2, s3
 800a318:	eee2 7a22 	vfma.f32	s15, s4, s5
 800a31c:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a320:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a324:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a328:	eee6 7a26 	vfma.f32	s15, s12, s13
 800a32c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a330:	db97      	blt.n	800a262 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xd2>
 800a332:	4476      	add	r6, lr
 800a334:	4475      	add	r5, lr
 800a336:	4647      	mov	r7, r8
 800a338:	42b8      	cmp	r0, r7
 800a33a:	dd10      	ble.n	800a35e <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1ce>
 800a33c:	463b      	mov	r3, r7
 800a33e:	4631      	mov	r1, r6
 800a340:	462a      	mov	r2, r5
 800a342:	3301      	adds	r3, #1
 800a344:	ecf2 6a01 	vldmia	r2!, {s13}
 800a348:	ecf1 7a01 	vldmia	r1!, {s15}
 800a34c:	4298      	cmp	r0, r3
 800a34e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a352:	d1f6      	bne.n	800a342 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1b2>
 800a354:	1bc7      	subs	r7, r0, r7
 800a356:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 800a35a:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 800a35e:	f10c 0c01 	add.w	ip, ip, #1
 800a362:	4456      	add	r6, sl
 800a364:	444d      	add	r5, r9
 800a366:	45dc      	cmp	ip, fp
 800a368:	f47f af73 	bne.w	800a252 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xc2>
 800a36c:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800a36e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a370:	9a03      	ldr	r2, [sp, #12]
 800a372:	4401      	add	r1, r0
 800a374:	9b02      	ldr	r3, [sp, #8]
 800a376:	ed82 7a00 	vstr	s14, [r2]
 800a37a:	9128      	str	r1, [sp, #160]	; 0xa0
 800a37c:	3301      	adds	r3, #1
 800a37e:	9905      	ldr	r1, [sp, #20]
 800a380:	9302      	str	r3, [sp, #8]
 800a382:	440a      	add	r2, r1
 800a384:	9906      	ldr	r1, [sp, #24]
 800a386:	9203      	str	r2, [sp, #12]
 800a388:	9a00      	ldr	r2, [sp, #0]
 800a38a:	1a12      	subs	r2, r2, r0
 800a38c:	9200      	str	r2, [sp, #0]
 800a38e:	9a01      	ldr	r2, [sp, #4]
 800a390:	440a      	add	r2, r1
 800a392:	9201      	str	r2, [sp, #4]
 800a394:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a396:	4293      	cmp	r3, r2
 800a398:	f47f af26 	bne.w	800a1e8 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x58>
 800a39c:	b00d      	add	sp, #52	; 0x34
 800a39e:	ecbd 8b0c 	vpop	{d8-d13}
 800a3a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3a6:	2700      	movs	r7, #0
 800a3a8:	e7c6      	b.n	800a338 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1a8>
 800a3aa:	9a00      	ldr	r2, [sp, #0]
 800a3ac:	9b04      	ldr	r3, [sp, #16]
 800a3ae:	4610      	mov	r0, r2
 800a3b0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800a3b2:	189d      	adds	r5, r3, r2
 800a3b4:	e71f      	b.n	800a1f6 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x66>
 800a3b6:	eeb0 7a40 	vmov.f32	s14, s0
 800a3ba:	e7d7      	b.n	800a36c <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1dc>

0800a3bc <forward_lite_conv2d_if32of32wf32>:
 800a3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3c0:	ed2d 8b02 	vpush	{d8}
 800a3c4:	b09f      	sub	sp, #124	; 0x7c
 800a3c6:	4686      	mov	lr, r0
 800a3c8:	4694      	mov	ip, r2
 800a3ca:	af08      	add	r7, sp, #32
 800a3cc:	f8b7 40b0 	ldrh.w	r4, [r7, #176]	; 0xb0
 800a3d0:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a3d2:	f8b7 10ac 	ldrh.w	r1, [r7, #172]	; 0xac
 800a3d6:	f8b7 50b4 	ldrh.w	r5, [r7, #180]	; 0xb4
 800a3da:	424e      	negs	r6, r1
 800a3dc:	64fc      	str	r4, [r7, #76]	; 0x4c
 800a3de:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	613a      	str	r2, [r7, #16]
 800a3e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a3e8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800a3ec:	f8b7 00a8 	ldrh.w	r0, [r7, #168]	; 0xa8
 800a3f0:	617d      	str	r5, [r7, #20]
 800a3f2:	633e      	str	r6, [r7, #48]	; 0x30
 800a3f4:	e9d7 3a22 	ldrd	r3, sl, [r7, #136]	; 0x88
 800a3f8:	2c00      	cmp	r4, #0
 800a3fa:	f000 8092 	beq.w	800a522 <forward_lite_conv2d_if32of32wf32+0x166>
 800a3fe:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 800a402:	6379      	str	r1, [r7, #52]	; 0x34
 800a404:	fb04 f202 	mul.w	r2, r4, r2
 800a408:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a40c:	4244      	negs	r4, r0
 800a40e:	ed9f 8a9a 	vldr	s16, [pc, #616]	; 800a678 <forward_lite_conv2d_if32of32wf32+0x2bc>
 800a412:	653c      	str	r4, [r7, #80]	; 0x50
 800a414:	fb03 f402 	mul.w	r4, r3, r2
 800a418:	fb03 f201 	mul.w	r2, r3, r1
 800a41c:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800a420:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a424:	63bc      	str	r4, [r7, #56]	; 0x38
 800a426:	fb01 f10a 	mul.w	r1, r1, sl
 800a42a:	0089      	lsls	r1, r1, #2
 800a42c:	61b9      	str	r1, [r7, #24]
 800a42e:	fb05 f102 	mul.w	r1, r5, r2
 800a432:	4655      	mov	r5, sl
 800a434:	fb06 f202 	mul.w	r2, r6, r2
 800a438:	46da      	mov	sl, fp
 800a43a:	0089      	lsls	r1, r1, #2
 800a43c:	61f9      	str	r1, [r7, #28]
 800a43e:	eb0e 0182 	add.w	r1, lr, r2, lsl #2
 800a442:	f10b 0207 	add.w	r2, fp, #7
 800a446:	62b9      	str	r1, [r7, #40]	; 0x28
 800a448:	f022 0107 	bic.w	r1, r2, #7
 800a44c:	eb0c 0284 	add.w	r2, ip, r4, lsl #2
 800a450:	60f9      	str	r1, [r7, #12]
 800a452:	f10c 4178 	add.w	r1, ip, #4160749568	; 0xf8000000
 800a456:	60ba      	str	r2, [r7, #8]
 800a458:	2200      	movs	r2, #0
 800a45a:	6239      	str	r1, [r7, #32]
 800a45c:	627a      	str	r2, [r7, #36]	; 0x24
 800a45e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a460:	2a00      	cmp	r2, #0
 800a462:	f2c0 80d5 	blt.w	800a610 <forward_lite_conv2d_if32of32wf32+0x254>
 800a466:	2200      	movs	r2, #0
 800a468:	f8d7 b028 	ldr.w	fp, [r7, #40]	; 0x28
 800a46c:	657a      	str	r2, [r7, #84]	; 0x54
 800a46e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a470:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a474:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 800a478:	440a      	add	r2, r1
 800a47a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a47c:	4282      	cmp	r2, r0
 800a47e:	bf94      	ite	ls
 800a480:	ebc1 0102 	rsbls	r1, r1, r2
 800a484:	ebc1 0100 	rsbhi	r1, r1, r0
 800a488:	6a3a      	ldr	r2, [r7, #32]
 800a48a:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 800a48e:	6439      	str	r1, [r7, #64]	; 0x40
 800a490:	d24d      	bcs.n	800a52e <forward_lite_conv2d_if32of32wf32+0x172>
 800a492:	b385      	cbz	r5, 800a4f6 <forward_lite_conv2d_if32of32wf32+0x13a>
 800a494:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a496:	2a00      	cmp	r2, #0
 800a498:	f000 80bf 	beq.w	800a61a <forward_lite_conv2d_if32of32wf32+0x25e>
 800a49c:	4659      	mov	r1, fp
 800a49e:	4691      	mov	r9, r2
 800a4a0:	46d3      	mov	fp, sl
 800a4a2:	f8d7 802c 	ldr.w	r8, [r7, #44]	; 0x2c
 800a4a6:	693e      	ldr	r6, [r7, #16]
 800a4a8:	2400      	movs	r4, #0
 800a4aa:	f8d7 a040 	ldr.w	sl, [r7, #64]	; 0x40
 800a4ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a4b0:	3401      	adds	r4, #1
 800a4b2:	ecb9 0a01 	vldmia	r9!, {s0}
 800a4b6:	4640      	mov	r0, r8
 800a4b8:	9207      	str	r2, [sp, #28]
 800a4ba:	f108 0804 	add.w	r8, r8, #4
 800a4be:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a4c0:	e9cd a205 	strd	sl, r2, [sp, #20]
 800a4c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a4c6:	9204      	str	r2, [sp, #16]
 800a4c8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800a4cc:	9203      	str	r2, [sp, #12]
 800a4ce:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800a4d2:	9202      	str	r2, [sp, #8]
 800a4d4:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800a4d8:	e9cd 5200 	strd	r5, r2, [sp]
 800a4dc:	4632      	mov	r2, r6
 800a4de:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a4e2:	64b9      	str	r1, [r7, #72]	; 0x48
 800a4e4:	445e      	add	r6, fp
 800a4e6:	f7ff fe53 	bl	800a190 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800a4ea:	42a5      	cmp	r5, r4
 800a4ec:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a4ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a4f2:	d1dc      	bne.n	800a4ae <forward_lite_conv2d_if32of32wf32+0xf2>
 800a4f4:	46da      	mov	sl, fp
 800a4f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a4f8:	69b8      	ldr	r0, [r7, #24]
 800a4fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a4fc:	4401      	add	r1, r0
 800a4fe:	6978      	ldr	r0, [r7, #20]
 800a500:	3201      	adds	r2, #1
 800a502:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a504:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a506:	627a      	str	r2, [r7, #36]	; 0x24
 800a508:	4401      	add	r1, r0
 800a50a:	6339      	str	r1, [r7, #48]	; 0x30
 800a50c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a50e:	1a09      	subs	r1, r1, r0
 800a510:	69f8      	ldr	r0, [r7, #28]
 800a512:	6379      	str	r1, [r7, #52]	; 0x34
 800a514:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a516:	4401      	add	r1, r0
 800a518:	62b9      	str	r1, [r7, #40]	; 0x28
 800a51a:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 800a51e:	4291      	cmp	r1, r2
 800a520:	d19d      	bne.n	800a45e <forward_lite_conv2d_if32of32wf32+0xa2>
 800a522:	375c      	adds	r7, #92	; 0x5c
 800a524:	46bd      	mov	sp, r7
 800a526:	ecbd 8b02 	vpop	{d8}
 800a52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52e:	466a      	mov	r2, sp
 800a530:	ee08 2a90 	vmov	s17, r2
 800a534:	68fa      	ldr	r2, [r7, #12]
 800a536:	ebad 0d02 	sub.w	sp, sp, r2
 800a53a:	aa08      	add	r2, sp, #32
 800a53c:	2d00      	cmp	r5, #0
 800a53e:	d03d      	beq.n	800a5bc <forward_lite_conv2d_if32of32wf32+0x200>
 800a540:	6938      	ldr	r0, [r7, #16]
 800a542:	4659      	mov	r1, fp
 800a544:	68bc      	ldr	r4, [r7, #8]
 800a546:	46ab      	mov	fp, r5
 800a548:	f8d7 902c 	ldr.w	r9, [r7, #44]	; 0x2c
 800a54c:	f04f 0800 	mov.w	r8, #0
 800a550:	6bfe      	ldr	r6, [r7, #60]	; 0x3c
 800a552:	4605      	mov	r5, r0
 800a554:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a556:	b138      	cbz	r0, 800a568 <forward_lite_conv2d_if32of32wf32+0x1ac>
 800a558:	4628      	mov	r0, r5
 800a55a:	4694      	mov	ip, r2
 800a55c:	f850 eb04 	ldr.w	lr, [r0], #4
 800a560:	42a0      	cmp	r0, r4
 800a562:	f84c eb04 	str.w	lr, [ip], #4
 800a566:	d1f9      	bne.n	800a55c <forward_lite_conv2d_if32of32wf32+0x1a0>
 800a568:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a56a:	f108 0801 	add.w	r8, r8, #1
 800a56e:	b348      	cbz	r0, 800a5c4 <forward_lite_conv2d_if32of32wf32+0x208>
 800a570:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800a572:	4455      	add	r5, sl
 800a574:	ecb6 0a01 	vldmia	r6!, {s0}
 800a578:	4454      	add	r4, sl
 800a57a:	9007      	str	r0, [sp, #28]
 800a57c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800a57e:	9006      	str	r0, [sp, #24]
 800a580:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800a582:	9005      	str	r0, [sp, #20]
 800a584:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800a586:	9004      	str	r0, [sp, #16]
 800a588:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 800a58c:	9003      	str	r0, [sp, #12]
 800a58e:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800a592:	9002      	str	r0, [sp, #8]
 800a594:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800a598:	e9cd b000 	strd	fp, r0, [sp]
 800a59c:	4648      	mov	r0, r9
 800a59e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a5a2:	f109 0904 	add.w	r9, r9, #4
 800a5a6:	e9c7 2111 	strd	r2, r1, [r7, #68]	; 0x44
 800a5aa:	f7ff fdf1 	bl	800a190 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800a5ae:	45d8      	cmp	r8, fp
 800a5b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a5b4:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	; 0x44
 800a5b8:	d1cc      	bne.n	800a554 <forward_lite_conv2d_if32of32wf32+0x198>
 800a5ba:	465d      	mov	r5, fp
 800a5bc:	ee18 2a90 	vmov	r2, s17
 800a5c0:	4695      	mov	sp, r2
 800a5c2:	e798      	b.n	800a4f6 <forward_lite_conv2d_if32of32wf32+0x13a>
 800a5c4:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800a5c6:	eeb0 0a48 	vmov.f32	s0, s16
 800a5ca:	4455      	add	r5, sl
 800a5cc:	4454      	add	r4, sl
 800a5ce:	9007      	str	r0, [sp, #28]
 800a5d0:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800a5d2:	9006      	str	r0, [sp, #24]
 800a5d4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800a5d6:	9005      	str	r0, [sp, #20]
 800a5d8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800a5da:	9004      	str	r0, [sp, #16]
 800a5dc:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 800a5e0:	9003      	str	r0, [sp, #12]
 800a5e2:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800a5e6:	9002      	str	r0, [sp, #8]
 800a5e8:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800a5ec:	e9cd b000 	strd	fp, r0, [sp]
 800a5f0:	4648      	mov	r0, r9
 800a5f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a5f6:	f109 0904 	add.w	r9, r9, #4
 800a5fa:	e9c7 2111 	strd	r2, r1, [r7, #68]	; 0x44
 800a5fe:	f7ff fdc7 	bl	800a190 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800a602:	45c3      	cmp	fp, r8
 800a604:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a608:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	; 0x44
 800a60c:	d1a2      	bne.n	800a554 <forward_lite_conv2d_if32of32wf32+0x198>
 800a60e:	e7d4      	b.n	800a5ba <forward_lite_conv2d_if32of32wf32+0x1fe>
 800a610:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a612:	f8d7 b004 	ldr.w	fp, [r7, #4]
 800a616:	657a      	str	r2, [r7, #84]	; 0x54
 800a618:	e729      	b.n	800a46e <forward_lite_conv2d_if32of32wf32+0xb2>
 800a61a:	4659      	mov	r1, fp
 800a61c:	f8d7 802c 	ldr.w	r8, [r7, #44]	; 0x2c
 800a620:	46d3      	mov	fp, sl
 800a622:	693e      	ldr	r6, [r7, #16]
 800a624:	4614      	mov	r4, r2
 800a626:	f8d7 9054 	ldr.w	r9, [r7, #84]	; 0x54
 800a62a:	f8d7 a040 	ldr.w	sl, [r7, #64]	; 0x40
 800a62e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a630:	3401      	adds	r4, #1
 800a632:	4640      	mov	r0, r8
 800a634:	eeb0 0a48 	vmov.f32	s0, s16
 800a638:	9207      	str	r2, [sp, #28]
 800a63a:	f108 0804 	add.w	r8, r8, #4
 800a63e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a640:	f8cd 9010 	str.w	r9, [sp, #16]
 800a644:	e9cd a205 	strd	sl, r2, [sp, #20]
 800a648:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800a64c:	9203      	str	r2, [sp, #12]
 800a64e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800a652:	9202      	str	r2, [sp, #8]
 800a654:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800a658:	e9cd 5200 	strd	r5, r2, [sp]
 800a65c:	4632      	mov	r2, r6
 800a65e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a662:	6579      	str	r1, [r7, #84]	; 0x54
 800a664:	445e      	add	r6, fp
 800a666:	f7ff fd93 	bl	800a190 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800a66a:	42a5      	cmp	r5, r4
 800a66c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a66e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a672:	d1dc      	bne.n	800a62e <forward_lite_conv2d_if32of32wf32+0x272>
 800a674:	e73e      	b.n	800a4f4 <forward_lite_conv2d_if32of32wf32+0x138>
 800a676:	bf00      	nop
 800a678:	00000000 	.word	0x00000000

0800a67c <forward_lite_dense_if32of32wf32>:
 800a67c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a680:	ed2d 8b0c 	vpush	{d8-d13}
 800a684:	e9dd 6415 	ldrd	r6, r4, [sp, #84]	; 0x54
 800a688:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 800a68c:	4287      	cmp	r7, r0
 800a68e:	f240 8105 	bls.w	800a89c <forward_lite_dense_if32of32wf32+0x220>
 800a692:	f1a6 0810 	sub.w	r8, r6, #16
 800a696:	ea4f 0986 	mov.w	r9, r6, lsl #2
 800a69a:	4605      	mov	r5, r0
 800a69c:	f006 0b0f 	and.w	fp, r6, #15
 800a6a0:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800a6a4:	f108 0801 	add.w	r8, r8, #1
 800a6a8:	ea4f 1a88 	mov.w	sl, r8, lsl #6
 800a6ac:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 800a6b0:	2e0f      	cmp	r6, #15
 800a6b2:	ed9f 7a85 	vldr	s14, [pc, #532]	; 800a8c8 <forward_lite_dense_if32of32wf32+0x24c>
 800a6b6:	f240 8102 	bls.w	800a8be <forward_lite_dense_if32of32wf32+0x242>
 800a6ba:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 800a6be:	f102 0440 	add.w	r4, r2, #64	; 0x40
 800a6c2:	46b6      	mov	lr, r6
 800a6c4:	ed54 6a0f 	vldr	s13, [r4, #-60]	; 0xffffffc4
 800a6c8:	f1ae 0e10 	sub.w	lr, lr, #16
 800a6cc:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 800a6d0:	3440      	adds	r4, #64	; 0x40
 800a6d2:	ed5c 4a10 	vldr	s9, [ip, #-64]	; 0xffffffc0
 800a6d6:	f1be 0f0f 	cmp.w	lr, #15
 800a6da:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a6de:	ed14 5a20 	vldr	s10, [r4, #-128]	; 0xffffff80
 800a6e2:	ed5c 5a0e 	vldr	s11, [ip, #-56]	; 0xffffffc8
 800a6e6:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 800a6ea:	ed14 6a1e 	vldr	s12, [r4, #-120]	; 0xffffff88
 800a6ee:	eee4 7a85 	vfma.f32	s15, s9, s10
 800a6f2:	ed54 6a1d 	vldr	s13, [r4, #-116]	; 0xffffff8c
 800a6f6:	ed1c da1d 	vldr	s26, [ip, #-116]	; 0xffffff8c
 800a6fa:	ed5c ca1c 	vldr	s25, [ip, #-112]	; 0xffffff90
 800a6fe:	ed14 ca1c 	vldr	s24, [r4, #-112]	; 0xffffff90
 800a702:	ed5c ba1b 	vldr	s23, [ip, #-108]	; 0xffffff94
 800a706:	ed14 ba1b 	vldr	s22, [r4, #-108]	; 0xffffff94
 800a70a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800a70e:	ed5c aa1a 	vldr	s21, [ip, #-104]	; 0xffffff98
 800a712:	ed14 aa1a 	vldr	s20, [r4, #-104]	; 0xffffff98
 800a716:	ed5c 9a19 	vldr	s19, [ip, #-100]	; 0xffffff9c
 800a71a:	ed14 9a19 	vldr	s18, [r4, #-100]	; 0xffffff9c
 800a71e:	ed5c 8a18 	vldr	s17, [ip, #-96]	; 0xffffffa0
 800a722:	ed14 8a18 	vldr	s16, [r4, #-96]	; 0xffffffa0
 800a726:	eeed 7a26 	vfma.f32	s15, s26, s13
 800a72a:	ed1c 0a17 	vldr	s0, [ip, #-92]	; 0xffffffa4
 800a72e:	ed54 0a17 	vldr	s1, [r4, #-92]	; 0xffffffa4
 800a732:	ed1c 1a16 	vldr	s2, [ip, #-88]	; 0xffffffa8
 800a736:	ed54 1a16 	vldr	s3, [r4, #-88]	; 0xffffffa8
 800a73a:	ed1c 2a15 	vldr	s4, [ip, #-84]	; 0xffffffac
 800a73e:	ed54 2a15 	vldr	s5, [r4, #-84]	; 0xffffffac
 800a742:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800a746:	ed1c 3a14 	vldr	s6, [ip, #-80]	; 0xffffffb0
 800a74a:	ed54 3a14 	vldr	s7, [r4, #-80]	; 0xffffffb0
 800a74e:	ed1c 4a13 	vldr	s8, [ip, #-76]	; 0xffffffb4
 800a752:	ed54 4a13 	vldr	s9, [r4, #-76]	; 0xffffffb4
 800a756:	ed1c 5a12 	vldr	s10, [ip, #-72]	; 0xffffffb8
 800a75a:	ed54 5a12 	vldr	s11, [r4, #-72]	; 0xffffffb8
 800a75e:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800a762:	ed1c 6a11 	vldr	s12, [ip, #-68]	; 0xffffffbc
 800a766:	ed54 6a11 	vldr	s13, [r4, #-68]	; 0xffffffbc
 800a76a:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800a76e:	eee9 7a89 	vfma.f32	s15, s19, s18
 800a772:	eee8 7a88 	vfma.f32	s15, s17, s16
 800a776:	eee0 7a20 	vfma.f32	s15, s0, s1
 800a77a:	eee1 7a21 	vfma.f32	s15, s2, s3
 800a77e:	eee2 7a22 	vfma.f32	s15, s4, s5
 800a782:	eee3 7a23 	vfma.f32	s15, s6, s7
 800a786:	eee4 7a24 	vfma.f32	s15, s8, s9
 800a78a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800a78e:	eee6 7a26 	vfma.f32	s15, s12, s13
 800a792:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a796:	d895      	bhi.n	800a6c4 <forward_lite_dense_if32of32wf32+0x48>
 800a798:	eb02 0e0a 	add.w	lr, r2, sl
 800a79c:	465c      	mov	r4, fp
 800a79e:	46c4      	mov	ip, r8
 800a7a0:	2c00      	cmp	r4, #0
 800a7a2:	d075      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a7a4:	eddc 6a00 	vldr	s13, [ip]
 800a7a8:	2c01      	cmp	r4, #1
 800a7aa:	edde 7a00 	vldr	s15, [lr]
 800a7ae:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7b2:	d06d      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a7b4:	eddc 6a01 	vldr	s13, [ip, #4]
 800a7b8:	2c02      	cmp	r4, #2
 800a7ba:	edde 7a01 	vldr	s15, [lr, #4]
 800a7be:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7c2:	d065      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a7c4:	eddc 6a02 	vldr	s13, [ip, #8]
 800a7c8:	2c03      	cmp	r4, #3
 800a7ca:	edde 7a02 	vldr	s15, [lr, #8]
 800a7ce:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7d2:	d05d      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a7d4:	eddc 6a03 	vldr	s13, [ip, #12]
 800a7d8:	2c04      	cmp	r4, #4
 800a7da:	edde 7a03 	vldr	s15, [lr, #12]
 800a7de:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7e2:	d055      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a7e4:	eddc 6a04 	vldr	s13, [ip, #16]
 800a7e8:	2c05      	cmp	r4, #5
 800a7ea:	edde 7a04 	vldr	s15, [lr, #16]
 800a7ee:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a7f2:	d04d      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a7f4:	eddc 6a05 	vldr	s13, [ip, #20]
 800a7f8:	2c06      	cmp	r4, #6
 800a7fa:	edde 7a05 	vldr	s15, [lr, #20]
 800a7fe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a802:	d045      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a804:	eddc 6a06 	vldr	s13, [ip, #24]
 800a808:	2c07      	cmp	r4, #7
 800a80a:	edde 7a06 	vldr	s15, [lr, #24]
 800a80e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a812:	d03d      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a814:	eddc 6a07 	vldr	s13, [ip, #28]
 800a818:	2c08      	cmp	r4, #8
 800a81a:	edde 7a07 	vldr	s15, [lr, #28]
 800a81e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a822:	d035      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a824:	eddc 6a08 	vldr	s13, [ip, #32]
 800a828:	2c09      	cmp	r4, #9
 800a82a:	edde 7a08 	vldr	s15, [lr, #32]
 800a82e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a832:	d02d      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a834:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
 800a838:	2c0a      	cmp	r4, #10
 800a83a:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
 800a83e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a842:	d025      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a844:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
 800a848:	2c0b      	cmp	r4, #11
 800a84a:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
 800a84e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a852:	d01d      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a854:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
 800a858:	2c0c      	cmp	r4, #12
 800a85a:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
 800a85e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a862:	d015      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a864:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
 800a868:	3c0d      	subs	r4, #13
 800a86a:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
 800a86e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a872:	d00d      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a874:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
 800a878:	2c01      	cmp	r4, #1
 800a87a:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
 800a87e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a882:	d005      	beq.n	800a890 <forward_lite_dense_if32of32wf32+0x214>
 800a884:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
 800a888:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
 800a88c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800a890:	eca5 7a01 	vstmia	r5!, {s14}
 800a894:	42af      	cmp	r7, r5
 800a896:	444a      	add	r2, r9
 800a898:	f63f af0a 	bhi.w	800a6b0 <forward_lite_dense_if32of32wf32+0x34>
 800a89c:	b15b      	cbz	r3, 800a8b6 <forward_lite_dense_if32of32wf32+0x23a>
 800a89e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a8a0:	b14a      	cbz	r2, 800a8b6 <forward_lite_dense_if32of32wf32+0x23a>
 800a8a2:	edd0 7a00 	vldr	s15, [r0]
 800a8a6:	ecb3 7a01 	vldmia	r3!, {s14}
 800a8aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a8ae:	ece0 7a01 	vstmia	r0!, {s15}
 800a8b2:	4287      	cmp	r7, r0
 800a8b4:	d1f5      	bne.n	800a8a2 <forward_lite_dense_if32of32wf32+0x226>
 800a8b6:	ecbd 8b0c 	vpop	{d8-d13}
 800a8ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8be:	4634      	mov	r4, r6
 800a8c0:	4696      	mov	lr, r2
 800a8c2:	468c      	mov	ip, r1
 800a8c4:	e76c      	b.n	800a7a0 <forward_lite_dense_if32of32wf32+0x124>
 800a8c6:	bf00      	nop
 800a8c8:	00000000 	.word	0x00000000

0800a8cc <st_int8_copy>:
 800a8cc:	4288      	cmp	r0, r1
 800a8ce:	d010      	beq.n	800a8f2 <st_int8_copy+0x26>
 800a8d0:	b17a      	cbz	r2, 800a8f2 <st_int8_copy+0x26>
 800a8d2:	4288      	cmp	r0, r1
 800a8d4:	eb00 0302 	add.w	r3, r0, r2
 800a8d8:	d20c      	bcs.n	800a8f4 <st_int8_copy+0x28>
 800a8da:	428b      	cmp	r3, r1
 800a8dc:	d90a      	bls.n	800a8f4 <st_int8_copy+0x28>
 800a8de:	4283      	cmp	r3, r0
 800a8e0:	440a      	add	r2, r1
 800a8e2:	d906      	bls.n	800a8f2 <st_int8_copy+0x26>
 800a8e4:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800a8e8:	4283      	cmp	r3, r0
 800a8ea:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800a8ee:	d1f9      	bne.n	800a8e4 <st_int8_copy+0x18>
 800a8f0:	4770      	bx	lr
 800a8f2:	4770      	bx	lr
 800a8f4:	078b      	lsls	r3, r1, #30
 800a8f6:	d102      	bne.n	800a8fe <st_int8_copy+0x32>
 800a8f8:	e008      	b.n	800a90c <st_int8_copy+0x40>
 800a8fa:	2a00      	cmp	r2, #0
 800a8fc:	d04d      	beq.n	800a99a <st_int8_copy+0xce>
 800a8fe:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800a902:	3a01      	subs	r2, #1
 800a904:	f801 3b01 	strb.w	r3, [r1], #1
 800a908:	078b      	lsls	r3, r1, #30
 800a90a:	d1f6      	bne.n	800a8fa <st_int8_copy+0x2e>
 800a90c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a910:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 800a914:	d05e      	beq.n	800a9d4 <st_int8_copy+0x108>
 800a916:	ea40 0301 	orr.w	r3, r0, r1
 800a91a:	075b      	lsls	r3, r3, #29
 800a91c:	d13e      	bne.n	800a99c <st_int8_copy+0xd0>
 800a91e:	f10e 33ff 	add.w	r3, lr, #4294967295
 800a922:	2b01      	cmp	r3, #1
 800a924:	d93a      	bls.n	800a99c <st_int8_copy+0xd0>
 800a926:	f100 0310 	add.w	r3, r0, #16
 800a92a:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800a92e:	f101 0c10 	add.w	ip, r1, #16
 800a932:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 800a936:	3310      	adds	r3, #16
 800a938:	f10c 0c10 	add.w	ip, ip, #16
 800a93c:	ed13 6b08 	vldr	d6, [r3, #-32]	; 0xffffffe0
 800a940:	ed13 7b06 	vldr	d7, [r3, #-24]	; 0xffffffe8
 800a944:	4573      	cmp	r3, lr
 800a946:	ed0c 6b08 	vstr	d6, [ip, #-32]	; 0xffffffe0
 800a94a:	ed0c 7b06 	vstr	d7, [ip, #-24]	; 0xffffffe8
 800a94e:	d1f2      	bne.n	800a936 <st_int8_copy+0x6a>
 800a950:	f3c2 0381 	ubfx	r3, r2, #2, #2
 800a954:	4421      	add	r1, r4
 800a956:	4420      	add	r0, r4
 800a958:	f002 0203 	and.w	r2, r2, #3
 800a95c:	b16b      	cbz	r3, 800a97a <st_int8_copy+0xae>
 800a95e:	6804      	ldr	r4, [r0, #0]
 800a960:	600c      	str	r4, [r1, #0]
 800a962:	1e5c      	subs	r4, r3, #1
 800a964:	d005      	beq.n	800a972 <st_int8_copy+0xa6>
 800a966:	6845      	ldr	r5, [r0, #4]
 800a968:	2c01      	cmp	r4, #1
 800a96a:	604d      	str	r5, [r1, #4]
 800a96c:	d001      	beq.n	800a972 <st_int8_copy+0xa6>
 800a96e:	6884      	ldr	r4, [r0, #8]
 800a970:	608c      	str	r4, [r1, #8]
 800a972:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a976:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800a97a:	b162      	cbz	r2, 800a996 <st_int8_copy+0xca>
 800a97c:	f990 3000 	ldrsb.w	r3, [r0]
 800a980:	3a01      	subs	r2, #1
 800a982:	700b      	strb	r3, [r1, #0]
 800a984:	d007      	beq.n	800a996 <st_int8_copy+0xca>
 800a986:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800a98a:	2a01      	cmp	r2, #1
 800a98c:	704b      	strb	r3, [r1, #1]
 800a98e:	d002      	beq.n	800a996 <st_int8_copy+0xca>
 800a990:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800a994:	708b      	strb	r3, [r1, #2]
 800a996:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a99a:	4770      	bx	lr
 800a99c:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 800a9a6:	4684      	mov	ip, r0
 800a9a8:	f8dc 8000 	ldr.w	r8, [ip]
 800a9ac:	3310      	adds	r3, #16
 800a9ae:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800a9b2:	f10c 0c10 	add.w	ip, ip, #16
 800a9b6:	f85c 6c08 	ldr.w	r6, [ip, #-8]
 800a9ba:	f85c 5c04 	ldr.w	r5, [ip, #-4]
 800a9be:	f843 8c10 	str.w	r8, [r3, #-16]
 800a9c2:	f843 7c0c 	str.w	r7, [r3, #-12]
 800a9c6:	f843 6c08 	str.w	r6, [r3, #-8]
 800a9ca:	f843 5c04 	str.w	r5, [r3, #-4]
 800a9ce:	459e      	cmp	lr, r3
 800a9d0:	d1ea      	bne.n	800a9a8 <st_int8_copy+0xdc>
 800a9d2:	e7bd      	b.n	800a950 <st_int8_copy+0x84>
 800a9d4:	0893      	lsrs	r3, r2, #2
 800a9d6:	f002 0203 	and.w	r2, r2, #3
 800a9da:	e7bf      	b.n	800a95c <st_int8_copy+0x90>

0800a9dc <ai_sum_f32>:
 800a9dc:	edd1 7a00 	vldr	s15, [r1]
 800a9e0:	ed92 7a00 	vldr	s14, [r2]
 800a9e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a9e8:	edc0 7a00 	vstr	s15, [r0]
 800a9ec:	4770      	bx	lr
 800a9ee:	bf00      	nop

0800a9f0 <ai_sum_buffer_f32>:
 800a9f0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800a9f4:	4298      	cmp	r0, r3
 800a9f6:	d209      	bcs.n	800aa0c <ai_sum_buffer_f32+0x1c>
 800a9f8:	ecf1 7a01 	vldmia	r1!, {s15}
 800a9fc:	ecb2 7a01 	vldmia	r2!, {s14}
 800aa00:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa04:	ece0 7a01 	vstmia	r0!, {s15}
 800aa08:	4283      	cmp	r3, r0
 800aa0a:	d8f5      	bhi.n	800a9f8 <ai_sum_buffer_f32+0x8>
 800aa0c:	4770      	bx	lr
 800aa0e:	bf00      	nop

0800aa10 <ai_array_to_buffer_fmt>:
 800aa10:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800aa14:	2b02      	cmp	r3, #2
 800aa16:	d050      	beq.n	800aaba <ai_array_to_buffer_fmt+0xaa>
 800aa18:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 800aa1c:	4b29      	ldr	r3, [pc, #164]	; (800aac4 <ai_array_to_buffer_fmt+0xb4>)
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d00b      	beq.n	800aa3a <ai_array_to_buffer_fmt+0x2a>
 800aa22:	dc1c      	bgt.n	800aa5e <ai_array_to_buffer_fmt+0x4e>
 800aa24:	4b28      	ldr	r3, [pc, #160]	; (800aac8 <ai_array_to_buffer_fmt+0xb8>)
 800aa26:	429a      	cmp	r2, r3
 800aa28:	d007      	beq.n	800aa3a <ai_array_to_buffer_fmt+0x2a>
 800aa2a:	dd0b      	ble.n	800aa44 <ai_array_to_buffer_fmt+0x34>
 800aa2c:	4b27      	ldr	r3, [pc, #156]	; (800aacc <ai_array_to_buffer_fmt+0xbc>)
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	d003      	beq.n	800aa3a <ai_array_to_buffer_fmt+0x2a>
 800aa32:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d131      	bne.n	800aa9e <ai_array_to_buffer_fmt+0x8e>
 800aa3a:	4613      	mov	r3, r2
 800aa3c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800aa40:	4318      	orrs	r0, r3
 800aa42:	4770      	bx	lr
 800aa44:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	d0f6      	beq.n	800aa3a <ai_array_to_buffer_fmt+0x2a>
 800aa4c:	dd2c      	ble.n	800aaa8 <ai_array_to_buffer_fmt+0x98>
 800aa4e:	4b20      	ldr	r3, [pc, #128]	; (800aad0 <ai_array_to_buffer_fmt+0xc0>)
 800aa50:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800aa54:	429a      	cmp	r2, r3
 800aa56:	bf18      	it	ne
 800aa58:	2340      	movne	r3, #64	; 0x40
 800aa5a:	4318      	orrs	r0, r3
 800aa5c:	4770      	bx	lr
 800aa5e:	4b1d      	ldr	r3, [pc, #116]	; (800aad4 <ai_array_to_buffer_fmt+0xc4>)
 800aa60:	429a      	cmp	r2, r3
 800aa62:	d0ea      	beq.n	800aa3a <ai_array_to_buffer_fmt+0x2a>
 800aa64:	dd0e      	ble.n	800aa84 <ai_array_to_buffer_fmt+0x74>
 800aa66:	4b1c      	ldr	r3, [pc, #112]	; (800aad8 <ai_array_to_buffer_fmt+0xc8>)
 800aa68:	429a      	cmp	r2, r3
 800aa6a:	d0e6      	beq.n	800aa3a <ai_array_to_buffer_fmt+0x2a>
 800aa6c:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d0e2      	beq.n	800aa3a <ai_array_to_buffer_fmt+0x2a>
 800aa74:	4b19      	ldr	r3, [pc, #100]	; (800aadc <ai_array_to_buffer_fmt+0xcc>)
 800aa76:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	bf18      	it	ne
 800aa7e:	2340      	movne	r3, #64	; 0x40
 800aa80:	4318      	orrs	r0, r3
 800aa82:	4770      	bx	lr
 800aa84:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800aa88:	429a      	cmp	r2, r3
 800aa8a:	d0d6      	beq.n	800aa3a <ai_array_to_buffer_fmt+0x2a>
 800aa8c:	3307      	adds	r3, #7
 800aa8e:	429a      	cmp	r2, r3
 800aa90:	d0d3      	beq.n	800aa3a <ai_array_to_buffer_fmt+0x2a>
 800aa92:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 800aa96:	429a      	cmp	r2, r3
 800aa98:	bf18      	it	ne
 800aa9a:	2340      	movne	r3, #64	; 0x40
 800aa9c:	e7ce      	b.n	800aa3c <ai_array_to_buffer_fmt+0x2c>
 800aa9e:	4b10      	ldr	r3, [pc, #64]	; (800aae0 <ai_array_to_buffer_fmt+0xd0>)
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	bf18      	it	ne
 800aaa4:	2340      	movne	r3, #64	; 0x40
 800aaa6:	e7c9      	b.n	800aa3c <ai_array_to_buffer_fmt+0x2c>
 800aaa8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800aaac:	429a      	cmp	r2, r3
 800aaae:	d0c4      	beq.n	800aa3a <ai_array_to_buffer_fmt+0x2a>
 800aab0:	3380      	adds	r3, #128	; 0x80
 800aab2:	429a      	cmp	r2, r3
 800aab4:	bf18      	it	ne
 800aab6:	2340      	movne	r3, #64	; 0x40
 800aab8:	e7c0      	b.n	800aa3c <ai_array_to_buffer_fmt+0x2c>
 800aaba:	4b0a      	ldr	r3, [pc, #40]	; (800aae4 <ai_array_to_buffer_fmt+0xd4>)
 800aabc:	4003      	ands	r3, r0
 800aabe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800aac2:	e7bb      	b.n	800aa3c <ai_array_to_buffer_fmt+0x2c>
 800aac4:	00840040 	.word	0x00840040
 800aac8:	00040840 	.word	0x00040840
 800aacc:	00041040 	.word	0x00041040
 800aad0:	00040447 	.word	0x00040447
 800aad4:	00840840 	.word	0x00840840
 800aad8:	00841040 	.word	0x00841040
 800aadc:	0084084f 	.word	0x0084084f
 800aae0:	0004084f 	.word	0x0004084f
 800aae4:	00803fff 	.word	0x00803fff

0800aae8 <ai_array_get_byte_size>:
 800aae8:	b319      	cbz	r1, 800ab32 <ai_array_get_byte_size+0x4a>
 800aaea:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800aaee:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800aaf2:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 800aaf6:	11c0      	asrs	r0, r0, #7
 800aaf8:	fb03 f101 	mul.w	r1, r3, r1
 800aafc:	2a04      	cmp	r2, #4
 800aafe:	f101 0107 	add.w	r1, r1, #7
 800ab02:	f021 0107 	bic.w	r1, r1, #7
 800ab06:	fa21 f10c 	lsr.w	r1, r1, ip
 800ab0a:	d00b      	beq.n	800ab24 <ai_array_get_byte_size+0x3c>
 800ab0c:	2a08      	cmp	r2, #8
 800ab0e:	d002      	beq.n	800ab16 <ai_array_get_byte_size+0x2e>
 800ab10:	3107      	adds	r1, #7
 800ab12:	08c8      	lsrs	r0, r1, #3
 800ab14:	4770      	bx	lr
 800ab16:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800ab1a:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800ab1e:	3107      	adds	r1, #7
 800ab20:	08c8      	lsrs	r0, r1, #3
 800ab22:	4770      	bx	lr
 800ab24:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800ab28:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 800ab2c:	3107      	adds	r1, #7
 800ab2e:	08c8      	lsrs	r0, r1, #3
 800ab30:	4770      	bx	lr
 800ab32:	4608      	mov	r0, r1
 800ab34:	4770      	bx	lr
 800ab36:	bf00      	nop

0800ab38 <ai_array_get_data_byte_size>:
 800ab38:	b161      	cbz	r1, 800ab54 <ai_array_get_data_byte_size+0x1c>
 800ab3a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800ab3e:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800ab42:	fb03 f101 	mul.w	r1, r3, r1
 800ab46:	1dc8      	adds	r0, r1, #7
 800ab48:	f020 0007 	bic.w	r0, r0, #7
 800ab4c:	40d0      	lsrs	r0, r2
 800ab4e:	3007      	adds	r0, #7
 800ab50:	08c0      	lsrs	r0, r0, #3
 800ab52:	4770      	bx	lr
 800ab54:	4608      	mov	r0, r1
 800ab56:	4770      	bx	lr

0800ab58 <ai_version_get>:
 800ab58:	0212      	lsls	r2, r2, #8
 800ab5a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800ab5e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800ab62:	4770      	bx	lr

0800ab64 <get_tensor_byte_size>:
 800ab64:	b430      	push	{r4, r5}
 800ab66:	6985      	ldr	r5, [r0, #24]
 800ab68:	68c4      	ldr	r4, [r0, #12]
 800ab6a:	6941      	ldr	r1, [r0, #20]
 800ab6c:	4b06      	ldr	r3, [pc, #24]	; (800ab88 <get_tensor_byte_size+0x24>)
 800ab6e:	6828      	ldr	r0, [r5, #0]
 800ab70:	4a06      	ldr	r2, [pc, #24]	; (800ab8c <get_tensor_byte_size+0x28>)
 800ab72:	4003      	ands	r3, r0
 800ab74:	68c9      	ldr	r1, [r1, #12]
 800ab76:	68e0      	ldr	r0, [r4, #12]
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	fb01 f000 	mul.w	r0, r1, r0
 800ab7e:	d101      	bne.n	800ab84 <get_tensor_byte_size+0x20>
 800ab80:	3007      	adds	r0, #7
 800ab82:	08c0      	lsrs	r0, r0, #3
 800ab84:	bc30      	pop	{r4, r5}
 800ab86:	4770      	bx	lr
 800ab88:	017fffff 	.word	0x017fffff
 800ab8c:	000400c0 	.word	0x000400c0

0800ab90 <core_get_broadcasted_shape>:
 800ab90:	b470      	push	{r4, r5, r6}
 800ab92:	6804      	ldr	r4, [r0, #0]
 800ab94:	f3c4 2417 	ubfx	r4, r4, #8, #24
 800ab98:	b304      	cbz	r4, 800abdc <core_get_broadcasted_shape+0x4c>
 800ab9a:	4623      	mov	r3, r4
 800ab9c:	3b01      	subs	r3, #1
 800ab9e:	429c      	cmp	r4, r3
 800aba0:	d917      	bls.n	800abd2 <core_get_broadcasted_shape+0x42>
 800aba2:	6815      	ldr	r5, [r2, #0]
 800aba4:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800aba8:	2401      	movs	r4, #1
 800abaa:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 800abae:	d202      	bcs.n	800abb6 <core_get_broadcasted_shape+0x26>
 800abb0:	6854      	ldr	r4, [r2, #4]
 800abb2:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 800abb6:	680e      	ldr	r6, [r1, #0]
 800abb8:	2501      	movs	r5, #1
 800abba:	ebb3 2f16 	cmp.w	r3, r6, lsr #8
 800abbe:	d202      	bcs.n	800abc6 <core_get_broadcasted_shape+0x36>
 800abc0:	684d      	ldr	r5, [r1, #4]
 800abc2:	f855 500c 	ldr.w	r5, [r5, ip]
 800abc6:	42ac      	cmp	r4, r5
 800abc8:	bf38      	it	cc
 800abca:	462c      	movcc	r4, r5
 800abcc:	6845      	ldr	r5, [r0, #4]
 800abce:	f845 400c 	str.w	r4, [r5, ip]
 800abd2:	b11b      	cbz	r3, 800abdc <core_get_broadcasted_shape+0x4c>
 800abd4:	6804      	ldr	r4, [r0, #0]
 800abd6:	f3c4 2417 	ubfx	r4, r4, #8, #24
 800abda:	e7df      	b.n	800ab9c <core_get_broadcasted_shape+0xc>
 800abdc:	bc70      	pop	{r4, r5, r6}
 800abde:	4770      	bx	lr

0800abe0 <core_compute_offsets>:
 800abe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe4:	e9d1 5c00 	ldrd	r5, ip, [r1]
 800abe8:	6857      	ldr	r7, [r2, #4]
 800abea:	b085      	sub	sp, #20
 800abec:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800abf0:	687e      	ldr	r6, [r7, #4]
 800abf2:	1ba1      	subs	r1, r4, r6
 800abf4:	bf18      	it	ne
 800abf6:	2101      	movne	r1, #1
 800abf8:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 800abfc:	9103      	str	r1, [sp, #12]
 800abfe:	d378      	bcc.n	800acf2 <core_compute_offsets+0x112>
 800ac00:	f8dc 9010 	ldr.w	r9, [ip, #16]
 800ac04:	fb09 fe04 	mul.w	lr, r9, r4
 800ac08:	6812      	ldr	r2, [r2, #0]
 800ac0a:	f8d0 b000 	ldr.w	fp, [r0]
 800ac0e:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 800ac12:	e9dc 5202 	ldrd	r5, r2, [ip, #8]
 800ac16:	bf2c      	ite	cs
 800ac18:	f8d7 a010 	ldrcs.w	sl, [r7, #16]
 800ac1c:	f04f 0a01 	movcc.w	sl, #1
 800ac20:	9201      	str	r2, [sp, #4]
 800ac22:	ebb9 0c0a 	subs.w	ip, r9, sl
 800ac26:	e9d7 8202 	ldrd	r8, r2, [r7, #8]
 800ac2a:	bf18      	it	ne
 800ac2c:	f04f 0c01 	movne.w	ip, #1
 800ac30:	ebb5 0708 	subs.w	r7, r5, r8
 800ac34:	9202      	str	r2, [sp, #8]
 800ac36:	f3cb 2217 	ubfx	r2, fp, #8, #24
 800ac3a:	bf18      	it	ne
 800ac3c:	2701      	movne	r7, #1
 800ac3e:	f5bb 7f00 	cmp.w	fp, #512	; 0x200
 800ac42:	d321      	bcc.n	800ac88 <core_compute_offsets+0xa8>
 800ac44:	42b4      	cmp	r4, r6
 800ac46:	bf0c      	ite	eq
 800ac48:	461a      	moveq	r2, r3
 800ac4a:	2200      	movne	r2, #0
 800ac4c:	6841      	ldr	r1, [r0, #4]
 800ac4e:	604a      	str	r2, [r1, #4]
 800ac50:	f8d0 b000 	ldr.w	fp, [r0]
 800ac54:	f5bb 6fa0 	cmp.w	fp, #1280	; 0x500
 800ac58:	f3cb 2217 	ubfx	r2, fp, #8, #24
 800ac5c:	d314      	bcc.n	800ac88 <core_compute_offsets+0xa8>
 800ac5e:	9a03      	ldr	r2, [sp, #12]
 800ac60:	45d1      	cmp	r9, sl
 800ac62:	bf14      	ite	ne
 800ac64:	2200      	movne	r2, #0
 800ac66:	f002 0201 	andeq.w	r2, r2, #1
 800ac6a:	42b4      	cmp	r4, r6
 800ac6c:	bf14      	ite	ne
 800ac6e:	f04f 0900 	movne.w	r9, #0
 800ac72:	f00c 0901 	andeq.w	r9, ip, #1
 800ac76:	6846      	ldr	r6, [r0, #4]
 800ac78:	fb04 2219 	mls	r2, r4, r9, r2
 800ac7c:	fb03 f202 	mul.w	r2, r3, r2
 800ac80:	6132      	str	r2, [r6, #16]
 800ac82:	6802      	ldr	r2, [r0, #0]
 800ac84:	f3c2 2217 	ubfx	r2, r2, #8, #24
 800ac88:	2a02      	cmp	r2, #2
 800ac8a:	fb0e f607 	mul.w	r6, lr, r7
 800ac8e:	d911      	bls.n	800acb4 <core_compute_offsets+0xd4>
 800ac90:	9a03      	ldr	r2, [sp, #12]
 800ac92:	4545      	cmp	r5, r8
 800ac94:	bf14      	ite	ne
 800ac96:	2200      	movne	r2, #0
 800ac98:	f002 0201 	andeq.w	r2, r2, #1
 800ac9c:	ea0c 0202 	and.w	r2, ip, r2
 800aca0:	1b92      	subs	r2, r2, r6
 800aca2:	fb04 240c 	mla	r4, r4, ip, r2
 800aca6:	6842      	ldr	r2, [r0, #4]
 800aca8:	fb03 f404 	mul.w	r4, r3, r4
 800acac:	6094      	str	r4, [r2, #8]
 800acae:	6802      	ldr	r2, [r0, #0]
 800acb0:	f3c2 2217 	ubfx	r2, r2, #8, #24
 800acb4:	e9dd 4101 	ldrd	r4, r1, [sp, #4]
 800acb8:	428c      	cmp	r4, r1
 800acba:	d118      	bne.n	800acee <core_compute_offsets+0x10e>
 800acbc:	b1bf      	cbz	r7, 800acee <core_compute_offsets+0x10e>
 800acbe:	9903      	ldr	r1, [sp, #12]
 800acc0:	ea01 010c 	and.w	r1, r1, ip
 800acc4:	2a03      	cmp	r2, #3
 800acc6:	d90f      	bls.n	800ace8 <core_compute_offsets+0x108>
 800acc8:	fb0e f505 	mul.w	r5, lr, r5
 800accc:	e9dd 2401 	ldrd	r2, r4, [sp, #4]
 800acd0:	ebb2 0c04 	subs.w	ip, r2, r4
 800acd4:	6842      	ldr	r2, [r0, #4]
 800acd6:	bf18      	it	ne
 800acd8:	f04f 0c01 	movne.w	ip, #1
 800acdc:	fb0c 1115 	mls	r1, ip, r5, r1
 800ace0:	440e      	add	r6, r1
 800ace2:	fb06 f303 	mul.w	r3, r6, r3
 800ace6:	60d3      	str	r3, [r2, #12]
 800ace8:	b005      	add	sp, #20
 800acea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acee:	2100      	movs	r1, #0
 800acf0:	e7e8      	b.n	800acc4 <core_compute_offsets+0xe4>
 800acf2:	46a6      	mov	lr, r4
 800acf4:	f04f 0901 	mov.w	r9, #1
 800acf8:	e786      	b.n	800ac08 <core_compute_offsets+0x28>
 800acfa:	bf00      	nop

0800acfc <malloc>:
 800acfc:	4b02      	ldr	r3, [pc, #8]	; (800ad08 <malloc+0xc>)
 800acfe:	4601      	mov	r1, r0
 800ad00:	6818      	ldr	r0, [r3, #0]
 800ad02:	f000 b823 	b.w	800ad4c <_malloc_r>
 800ad06:	bf00      	nop
 800ad08:	20001b90 	.word	0x20001b90

0800ad0c <sbrk_aligned>:
 800ad0c:	b570      	push	{r4, r5, r6, lr}
 800ad0e:	4e0e      	ldr	r6, [pc, #56]	; (800ad48 <sbrk_aligned+0x3c>)
 800ad10:	460c      	mov	r4, r1
 800ad12:	6831      	ldr	r1, [r6, #0]
 800ad14:	4605      	mov	r5, r0
 800ad16:	b911      	cbnz	r1, 800ad1e <sbrk_aligned+0x12>
 800ad18:	f000 fe38 	bl	800b98c <_sbrk_r>
 800ad1c:	6030      	str	r0, [r6, #0]
 800ad1e:	4621      	mov	r1, r4
 800ad20:	4628      	mov	r0, r5
 800ad22:	f000 fe33 	bl	800b98c <_sbrk_r>
 800ad26:	1c43      	adds	r3, r0, #1
 800ad28:	d00a      	beq.n	800ad40 <sbrk_aligned+0x34>
 800ad2a:	1cc4      	adds	r4, r0, #3
 800ad2c:	f024 0403 	bic.w	r4, r4, #3
 800ad30:	42a0      	cmp	r0, r4
 800ad32:	d007      	beq.n	800ad44 <sbrk_aligned+0x38>
 800ad34:	1a21      	subs	r1, r4, r0
 800ad36:	4628      	mov	r0, r5
 800ad38:	f000 fe28 	bl	800b98c <_sbrk_r>
 800ad3c:	3001      	adds	r0, #1
 800ad3e:	d101      	bne.n	800ad44 <sbrk_aligned+0x38>
 800ad40:	f04f 34ff 	mov.w	r4, #4294967295
 800ad44:	4620      	mov	r0, r4
 800ad46:	bd70      	pop	{r4, r5, r6, pc}
 800ad48:	20003eb4 	.word	0x20003eb4

0800ad4c <_malloc_r>:
 800ad4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad50:	1ccd      	adds	r5, r1, #3
 800ad52:	f025 0503 	bic.w	r5, r5, #3
 800ad56:	3508      	adds	r5, #8
 800ad58:	2d0c      	cmp	r5, #12
 800ad5a:	bf38      	it	cc
 800ad5c:	250c      	movcc	r5, #12
 800ad5e:	2d00      	cmp	r5, #0
 800ad60:	4607      	mov	r7, r0
 800ad62:	db01      	blt.n	800ad68 <_malloc_r+0x1c>
 800ad64:	42a9      	cmp	r1, r5
 800ad66:	d905      	bls.n	800ad74 <_malloc_r+0x28>
 800ad68:	230c      	movs	r3, #12
 800ad6a:	603b      	str	r3, [r7, #0]
 800ad6c:	2600      	movs	r6, #0
 800ad6e:	4630      	mov	r0, r6
 800ad70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad74:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ae48 <_malloc_r+0xfc>
 800ad78:	f000 f868 	bl	800ae4c <__malloc_lock>
 800ad7c:	f8d8 3000 	ldr.w	r3, [r8]
 800ad80:	461c      	mov	r4, r3
 800ad82:	bb5c      	cbnz	r4, 800addc <_malloc_r+0x90>
 800ad84:	4629      	mov	r1, r5
 800ad86:	4638      	mov	r0, r7
 800ad88:	f7ff ffc0 	bl	800ad0c <sbrk_aligned>
 800ad8c:	1c43      	adds	r3, r0, #1
 800ad8e:	4604      	mov	r4, r0
 800ad90:	d155      	bne.n	800ae3e <_malloc_r+0xf2>
 800ad92:	f8d8 4000 	ldr.w	r4, [r8]
 800ad96:	4626      	mov	r6, r4
 800ad98:	2e00      	cmp	r6, #0
 800ad9a:	d145      	bne.n	800ae28 <_malloc_r+0xdc>
 800ad9c:	2c00      	cmp	r4, #0
 800ad9e:	d048      	beq.n	800ae32 <_malloc_r+0xe6>
 800ada0:	6823      	ldr	r3, [r4, #0]
 800ada2:	4631      	mov	r1, r6
 800ada4:	4638      	mov	r0, r7
 800ada6:	eb04 0903 	add.w	r9, r4, r3
 800adaa:	f000 fdef 	bl	800b98c <_sbrk_r>
 800adae:	4581      	cmp	r9, r0
 800adb0:	d13f      	bne.n	800ae32 <_malloc_r+0xe6>
 800adb2:	6821      	ldr	r1, [r4, #0]
 800adb4:	1a6d      	subs	r5, r5, r1
 800adb6:	4629      	mov	r1, r5
 800adb8:	4638      	mov	r0, r7
 800adba:	f7ff ffa7 	bl	800ad0c <sbrk_aligned>
 800adbe:	3001      	adds	r0, #1
 800adc0:	d037      	beq.n	800ae32 <_malloc_r+0xe6>
 800adc2:	6823      	ldr	r3, [r4, #0]
 800adc4:	442b      	add	r3, r5
 800adc6:	6023      	str	r3, [r4, #0]
 800adc8:	f8d8 3000 	ldr.w	r3, [r8]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d038      	beq.n	800ae42 <_malloc_r+0xf6>
 800add0:	685a      	ldr	r2, [r3, #4]
 800add2:	42a2      	cmp	r2, r4
 800add4:	d12b      	bne.n	800ae2e <_malloc_r+0xe2>
 800add6:	2200      	movs	r2, #0
 800add8:	605a      	str	r2, [r3, #4]
 800adda:	e00f      	b.n	800adfc <_malloc_r+0xb0>
 800addc:	6822      	ldr	r2, [r4, #0]
 800adde:	1b52      	subs	r2, r2, r5
 800ade0:	d41f      	bmi.n	800ae22 <_malloc_r+0xd6>
 800ade2:	2a0b      	cmp	r2, #11
 800ade4:	d917      	bls.n	800ae16 <_malloc_r+0xca>
 800ade6:	1961      	adds	r1, r4, r5
 800ade8:	42a3      	cmp	r3, r4
 800adea:	6025      	str	r5, [r4, #0]
 800adec:	bf18      	it	ne
 800adee:	6059      	strne	r1, [r3, #4]
 800adf0:	6863      	ldr	r3, [r4, #4]
 800adf2:	bf08      	it	eq
 800adf4:	f8c8 1000 	streq.w	r1, [r8]
 800adf8:	5162      	str	r2, [r4, r5]
 800adfa:	604b      	str	r3, [r1, #4]
 800adfc:	4638      	mov	r0, r7
 800adfe:	f104 060b 	add.w	r6, r4, #11
 800ae02:	f000 f829 	bl	800ae58 <__malloc_unlock>
 800ae06:	f026 0607 	bic.w	r6, r6, #7
 800ae0a:	1d23      	adds	r3, r4, #4
 800ae0c:	1af2      	subs	r2, r6, r3
 800ae0e:	d0ae      	beq.n	800ad6e <_malloc_r+0x22>
 800ae10:	1b9b      	subs	r3, r3, r6
 800ae12:	50a3      	str	r3, [r4, r2]
 800ae14:	e7ab      	b.n	800ad6e <_malloc_r+0x22>
 800ae16:	42a3      	cmp	r3, r4
 800ae18:	6862      	ldr	r2, [r4, #4]
 800ae1a:	d1dd      	bne.n	800add8 <_malloc_r+0x8c>
 800ae1c:	f8c8 2000 	str.w	r2, [r8]
 800ae20:	e7ec      	b.n	800adfc <_malloc_r+0xb0>
 800ae22:	4623      	mov	r3, r4
 800ae24:	6864      	ldr	r4, [r4, #4]
 800ae26:	e7ac      	b.n	800ad82 <_malloc_r+0x36>
 800ae28:	4634      	mov	r4, r6
 800ae2a:	6876      	ldr	r6, [r6, #4]
 800ae2c:	e7b4      	b.n	800ad98 <_malloc_r+0x4c>
 800ae2e:	4613      	mov	r3, r2
 800ae30:	e7cc      	b.n	800adcc <_malloc_r+0x80>
 800ae32:	230c      	movs	r3, #12
 800ae34:	603b      	str	r3, [r7, #0]
 800ae36:	4638      	mov	r0, r7
 800ae38:	f000 f80e 	bl	800ae58 <__malloc_unlock>
 800ae3c:	e797      	b.n	800ad6e <_malloc_r+0x22>
 800ae3e:	6025      	str	r5, [r4, #0]
 800ae40:	e7dc      	b.n	800adfc <_malloc_r+0xb0>
 800ae42:	605b      	str	r3, [r3, #4]
 800ae44:	deff      	udf	#255	; 0xff
 800ae46:	bf00      	nop
 800ae48:	20003eb0 	.word	0x20003eb0

0800ae4c <__malloc_lock>:
 800ae4c:	4801      	ldr	r0, [pc, #4]	; (800ae54 <__malloc_lock+0x8>)
 800ae4e:	f000 bdea 	b.w	800ba26 <__retarget_lock_acquire_recursive>
 800ae52:	bf00      	nop
 800ae54:	20003ff8 	.word	0x20003ff8

0800ae58 <__malloc_unlock>:
 800ae58:	4801      	ldr	r0, [pc, #4]	; (800ae60 <__malloc_unlock+0x8>)
 800ae5a:	f000 bde5 	b.w	800ba28 <__retarget_lock_release_recursive>
 800ae5e:	bf00      	nop
 800ae60:	20003ff8 	.word	0x20003ff8

0800ae64 <__cvt>:
 800ae64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae66:	ed2d 8b02 	vpush	{d8}
 800ae6a:	eeb0 8b40 	vmov.f64	d8, d0
 800ae6e:	b085      	sub	sp, #20
 800ae70:	4617      	mov	r7, r2
 800ae72:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ae74:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ae76:	ee18 2a90 	vmov	r2, s17
 800ae7a:	f025 0520 	bic.w	r5, r5, #32
 800ae7e:	2a00      	cmp	r2, #0
 800ae80:	bfb6      	itet	lt
 800ae82:	222d      	movlt	r2, #45	; 0x2d
 800ae84:	2200      	movge	r2, #0
 800ae86:	eeb1 8b40 	vneglt.f64	d8, d0
 800ae8a:	2d46      	cmp	r5, #70	; 0x46
 800ae8c:	460c      	mov	r4, r1
 800ae8e:	701a      	strb	r2, [r3, #0]
 800ae90:	d004      	beq.n	800ae9c <__cvt+0x38>
 800ae92:	2d45      	cmp	r5, #69	; 0x45
 800ae94:	d100      	bne.n	800ae98 <__cvt+0x34>
 800ae96:	3401      	adds	r4, #1
 800ae98:	2102      	movs	r1, #2
 800ae9a:	e000      	b.n	800ae9e <__cvt+0x3a>
 800ae9c:	2103      	movs	r1, #3
 800ae9e:	ab03      	add	r3, sp, #12
 800aea0:	9301      	str	r3, [sp, #4]
 800aea2:	ab02      	add	r3, sp, #8
 800aea4:	9300      	str	r3, [sp, #0]
 800aea6:	4622      	mov	r2, r4
 800aea8:	4633      	mov	r3, r6
 800aeaa:	eeb0 0b48 	vmov.f64	d0, d8
 800aeae:	f000 fe53 	bl	800bb58 <_dtoa_r>
 800aeb2:	2d47      	cmp	r5, #71	; 0x47
 800aeb4:	d101      	bne.n	800aeba <__cvt+0x56>
 800aeb6:	07fb      	lsls	r3, r7, #31
 800aeb8:	d51a      	bpl.n	800aef0 <__cvt+0x8c>
 800aeba:	2d46      	cmp	r5, #70	; 0x46
 800aebc:	eb00 0204 	add.w	r2, r0, r4
 800aec0:	d10c      	bne.n	800aedc <__cvt+0x78>
 800aec2:	7803      	ldrb	r3, [r0, #0]
 800aec4:	2b30      	cmp	r3, #48	; 0x30
 800aec6:	d107      	bne.n	800aed8 <__cvt+0x74>
 800aec8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800aecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aed0:	bf1c      	itt	ne
 800aed2:	f1c4 0401 	rsbne	r4, r4, #1
 800aed6:	6034      	strne	r4, [r6, #0]
 800aed8:	6833      	ldr	r3, [r6, #0]
 800aeda:	441a      	add	r2, r3
 800aedc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800aee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aee4:	bf08      	it	eq
 800aee6:	9203      	streq	r2, [sp, #12]
 800aee8:	2130      	movs	r1, #48	; 0x30
 800aeea:	9b03      	ldr	r3, [sp, #12]
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d307      	bcc.n	800af00 <__cvt+0x9c>
 800aef0:	9b03      	ldr	r3, [sp, #12]
 800aef2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aef4:	1a1b      	subs	r3, r3, r0
 800aef6:	6013      	str	r3, [r2, #0]
 800aef8:	b005      	add	sp, #20
 800aefa:	ecbd 8b02 	vpop	{d8}
 800aefe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af00:	1c5c      	adds	r4, r3, #1
 800af02:	9403      	str	r4, [sp, #12]
 800af04:	7019      	strb	r1, [r3, #0]
 800af06:	e7f0      	b.n	800aeea <__cvt+0x86>

0800af08 <__exponent>:
 800af08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af0a:	4603      	mov	r3, r0
 800af0c:	2900      	cmp	r1, #0
 800af0e:	bfb8      	it	lt
 800af10:	4249      	neglt	r1, r1
 800af12:	f803 2b02 	strb.w	r2, [r3], #2
 800af16:	bfb4      	ite	lt
 800af18:	222d      	movlt	r2, #45	; 0x2d
 800af1a:	222b      	movge	r2, #43	; 0x2b
 800af1c:	2909      	cmp	r1, #9
 800af1e:	7042      	strb	r2, [r0, #1]
 800af20:	dd2a      	ble.n	800af78 <__exponent+0x70>
 800af22:	f10d 0207 	add.w	r2, sp, #7
 800af26:	4617      	mov	r7, r2
 800af28:	260a      	movs	r6, #10
 800af2a:	4694      	mov	ip, r2
 800af2c:	fb91 f5f6 	sdiv	r5, r1, r6
 800af30:	fb06 1415 	mls	r4, r6, r5, r1
 800af34:	3430      	adds	r4, #48	; 0x30
 800af36:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800af3a:	460c      	mov	r4, r1
 800af3c:	2c63      	cmp	r4, #99	; 0x63
 800af3e:	f102 32ff 	add.w	r2, r2, #4294967295
 800af42:	4629      	mov	r1, r5
 800af44:	dcf1      	bgt.n	800af2a <__exponent+0x22>
 800af46:	3130      	adds	r1, #48	; 0x30
 800af48:	f1ac 0402 	sub.w	r4, ip, #2
 800af4c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800af50:	1c41      	adds	r1, r0, #1
 800af52:	4622      	mov	r2, r4
 800af54:	42ba      	cmp	r2, r7
 800af56:	d30a      	bcc.n	800af6e <__exponent+0x66>
 800af58:	f10d 0209 	add.w	r2, sp, #9
 800af5c:	eba2 020c 	sub.w	r2, r2, ip
 800af60:	42bc      	cmp	r4, r7
 800af62:	bf88      	it	hi
 800af64:	2200      	movhi	r2, #0
 800af66:	4413      	add	r3, r2
 800af68:	1a18      	subs	r0, r3, r0
 800af6a:	b003      	add	sp, #12
 800af6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af6e:	f812 5b01 	ldrb.w	r5, [r2], #1
 800af72:	f801 5f01 	strb.w	r5, [r1, #1]!
 800af76:	e7ed      	b.n	800af54 <__exponent+0x4c>
 800af78:	2330      	movs	r3, #48	; 0x30
 800af7a:	3130      	adds	r1, #48	; 0x30
 800af7c:	7083      	strb	r3, [r0, #2]
 800af7e:	70c1      	strb	r1, [r0, #3]
 800af80:	1d03      	adds	r3, r0, #4
 800af82:	e7f1      	b.n	800af68 <__exponent+0x60>
 800af84:	0000      	movs	r0, r0
	...

0800af88 <_printf_float>:
 800af88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af8c:	b08b      	sub	sp, #44	; 0x2c
 800af8e:	460c      	mov	r4, r1
 800af90:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800af94:	4616      	mov	r6, r2
 800af96:	461f      	mov	r7, r3
 800af98:	4605      	mov	r5, r0
 800af9a:	f000 fcbf 	bl	800b91c <_localeconv_r>
 800af9e:	f8d0 b000 	ldr.w	fp, [r0]
 800afa2:	4658      	mov	r0, fp
 800afa4:	f7f5 f99c 	bl	80002e0 <strlen>
 800afa8:	2300      	movs	r3, #0
 800afaa:	9308      	str	r3, [sp, #32]
 800afac:	f8d8 3000 	ldr.w	r3, [r8]
 800afb0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800afb4:	6822      	ldr	r2, [r4, #0]
 800afb6:	3307      	adds	r3, #7
 800afb8:	f023 0307 	bic.w	r3, r3, #7
 800afbc:	f103 0108 	add.w	r1, r3, #8
 800afc0:	f8c8 1000 	str.w	r1, [r8]
 800afc4:	ed93 0b00 	vldr	d0, [r3]
 800afc8:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800b228 <_printf_float+0x2a0>
 800afcc:	eeb0 7bc0 	vabs.f64	d7, d0
 800afd0:	eeb4 7b46 	vcmp.f64	d7, d6
 800afd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afd8:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800afdc:	4682      	mov	sl, r0
 800afde:	dd24      	ble.n	800b02a <_printf_float+0xa2>
 800afe0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800afe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afe8:	d502      	bpl.n	800aff0 <_printf_float+0x68>
 800afea:	232d      	movs	r3, #45	; 0x2d
 800afec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aff0:	498f      	ldr	r1, [pc, #572]	; (800b230 <_printf_float+0x2a8>)
 800aff2:	4b90      	ldr	r3, [pc, #576]	; (800b234 <_printf_float+0x2ac>)
 800aff4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800aff8:	bf94      	ite	ls
 800affa:	4688      	movls	r8, r1
 800affc:	4698      	movhi	r8, r3
 800affe:	2303      	movs	r3, #3
 800b000:	6123      	str	r3, [r4, #16]
 800b002:	f022 0204 	bic.w	r2, r2, #4
 800b006:	2300      	movs	r3, #0
 800b008:	6022      	str	r2, [r4, #0]
 800b00a:	9304      	str	r3, [sp, #16]
 800b00c:	9700      	str	r7, [sp, #0]
 800b00e:	4633      	mov	r3, r6
 800b010:	aa09      	add	r2, sp, #36	; 0x24
 800b012:	4621      	mov	r1, r4
 800b014:	4628      	mov	r0, r5
 800b016:	f000 f9d1 	bl	800b3bc <_printf_common>
 800b01a:	3001      	adds	r0, #1
 800b01c:	f040 808a 	bne.w	800b134 <_printf_float+0x1ac>
 800b020:	f04f 30ff 	mov.w	r0, #4294967295
 800b024:	b00b      	add	sp, #44	; 0x2c
 800b026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b02a:	eeb4 0b40 	vcmp.f64	d0, d0
 800b02e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b032:	d709      	bvc.n	800b048 <_printf_float+0xc0>
 800b034:	ee10 3a90 	vmov	r3, s1
 800b038:	2b00      	cmp	r3, #0
 800b03a:	bfbc      	itt	lt
 800b03c:	232d      	movlt	r3, #45	; 0x2d
 800b03e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b042:	497d      	ldr	r1, [pc, #500]	; (800b238 <_printf_float+0x2b0>)
 800b044:	4b7d      	ldr	r3, [pc, #500]	; (800b23c <_printf_float+0x2b4>)
 800b046:	e7d5      	b.n	800aff4 <_printf_float+0x6c>
 800b048:	6863      	ldr	r3, [r4, #4]
 800b04a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800b04e:	9104      	str	r1, [sp, #16]
 800b050:	1c59      	adds	r1, r3, #1
 800b052:	d13c      	bne.n	800b0ce <_printf_float+0x146>
 800b054:	2306      	movs	r3, #6
 800b056:	6063      	str	r3, [r4, #4]
 800b058:	2300      	movs	r3, #0
 800b05a:	9303      	str	r3, [sp, #12]
 800b05c:	ab08      	add	r3, sp, #32
 800b05e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b062:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b066:	ab07      	add	r3, sp, #28
 800b068:	6861      	ldr	r1, [r4, #4]
 800b06a:	9300      	str	r3, [sp, #0]
 800b06c:	6022      	str	r2, [r4, #0]
 800b06e:	f10d 031b 	add.w	r3, sp, #27
 800b072:	4628      	mov	r0, r5
 800b074:	f7ff fef6 	bl	800ae64 <__cvt>
 800b078:	9b04      	ldr	r3, [sp, #16]
 800b07a:	9907      	ldr	r1, [sp, #28]
 800b07c:	2b47      	cmp	r3, #71	; 0x47
 800b07e:	4680      	mov	r8, r0
 800b080:	d108      	bne.n	800b094 <_printf_float+0x10c>
 800b082:	1cc8      	adds	r0, r1, #3
 800b084:	db02      	blt.n	800b08c <_printf_float+0x104>
 800b086:	6863      	ldr	r3, [r4, #4]
 800b088:	4299      	cmp	r1, r3
 800b08a:	dd41      	ble.n	800b110 <_printf_float+0x188>
 800b08c:	f1a9 0902 	sub.w	r9, r9, #2
 800b090:	fa5f f989 	uxtb.w	r9, r9
 800b094:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b098:	d820      	bhi.n	800b0dc <_printf_float+0x154>
 800b09a:	3901      	subs	r1, #1
 800b09c:	464a      	mov	r2, r9
 800b09e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b0a2:	9107      	str	r1, [sp, #28]
 800b0a4:	f7ff ff30 	bl	800af08 <__exponent>
 800b0a8:	9a08      	ldr	r2, [sp, #32]
 800b0aa:	9004      	str	r0, [sp, #16]
 800b0ac:	1813      	adds	r3, r2, r0
 800b0ae:	2a01      	cmp	r2, #1
 800b0b0:	6123      	str	r3, [r4, #16]
 800b0b2:	dc02      	bgt.n	800b0ba <_printf_float+0x132>
 800b0b4:	6822      	ldr	r2, [r4, #0]
 800b0b6:	07d2      	lsls	r2, r2, #31
 800b0b8:	d501      	bpl.n	800b0be <_printf_float+0x136>
 800b0ba:	3301      	adds	r3, #1
 800b0bc:	6123      	str	r3, [r4, #16]
 800b0be:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d0a2      	beq.n	800b00c <_printf_float+0x84>
 800b0c6:	232d      	movs	r3, #45	; 0x2d
 800b0c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0cc:	e79e      	b.n	800b00c <_printf_float+0x84>
 800b0ce:	9904      	ldr	r1, [sp, #16]
 800b0d0:	2947      	cmp	r1, #71	; 0x47
 800b0d2:	d1c1      	bne.n	800b058 <_printf_float+0xd0>
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d1bf      	bne.n	800b058 <_printf_float+0xd0>
 800b0d8:	2301      	movs	r3, #1
 800b0da:	e7bc      	b.n	800b056 <_printf_float+0xce>
 800b0dc:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800b0e0:	d118      	bne.n	800b114 <_printf_float+0x18c>
 800b0e2:	2900      	cmp	r1, #0
 800b0e4:	6863      	ldr	r3, [r4, #4]
 800b0e6:	dd0b      	ble.n	800b100 <_printf_float+0x178>
 800b0e8:	6121      	str	r1, [r4, #16]
 800b0ea:	b913      	cbnz	r3, 800b0f2 <_printf_float+0x16a>
 800b0ec:	6822      	ldr	r2, [r4, #0]
 800b0ee:	07d0      	lsls	r0, r2, #31
 800b0f0:	d502      	bpl.n	800b0f8 <_printf_float+0x170>
 800b0f2:	3301      	adds	r3, #1
 800b0f4:	440b      	add	r3, r1
 800b0f6:	6123      	str	r3, [r4, #16]
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	65a1      	str	r1, [r4, #88]	; 0x58
 800b0fc:	9304      	str	r3, [sp, #16]
 800b0fe:	e7de      	b.n	800b0be <_printf_float+0x136>
 800b100:	b913      	cbnz	r3, 800b108 <_printf_float+0x180>
 800b102:	6822      	ldr	r2, [r4, #0]
 800b104:	07d2      	lsls	r2, r2, #31
 800b106:	d501      	bpl.n	800b10c <_printf_float+0x184>
 800b108:	3302      	adds	r3, #2
 800b10a:	e7f4      	b.n	800b0f6 <_printf_float+0x16e>
 800b10c:	2301      	movs	r3, #1
 800b10e:	e7f2      	b.n	800b0f6 <_printf_float+0x16e>
 800b110:	f04f 0967 	mov.w	r9, #103	; 0x67
 800b114:	9b08      	ldr	r3, [sp, #32]
 800b116:	4299      	cmp	r1, r3
 800b118:	db05      	blt.n	800b126 <_printf_float+0x19e>
 800b11a:	6823      	ldr	r3, [r4, #0]
 800b11c:	6121      	str	r1, [r4, #16]
 800b11e:	07d8      	lsls	r0, r3, #31
 800b120:	d5ea      	bpl.n	800b0f8 <_printf_float+0x170>
 800b122:	1c4b      	adds	r3, r1, #1
 800b124:	e7e7      	b.n	800b0f6 <_printf_float+0x16e>
 800b126:	2900      	cmp	r1, #0
 800b128:	bfd4      	ite	le
 800b12a:	f1c1 0202 	rsble	r2, r1, #2
 800b12e:	2201      	movgt	r2, #1
 800b130:	4413      	add	r3, r2
 800b132:	e7e0      	b.n	800b0f6 <_printf_float+0x16e>
 800b134:	6823      	ldr	r3, [r4, #0]
 800b136:	055a      	lsls	r2, r3, #21
 800b138:	d407      	bmi.n	800b14a <_printf_float+0x1c2>
 800b13a:	6923      	ldr	r3, [r4, #16]
 800b13c:	4642      	mov	r2, r8
 800b13e:	4631      	mov	r1, r6
 800b140:	4628      	mov	r0, r5
 800b142:	47b8      	blx	r7
 800b144:	3001      	adds	r0, #1
 800b146:	d12a      	bne.n	800b19e <_printf_float+0x216>
 800b148:	e76a      	b.n	800b020 <_printf_float+0x98>
 800b14a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b14e:	f240 80e0 	bls.w	800b312 <_printf_float+0x38a>
 800b152:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800b156:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b15a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b15e:	d133      	bne.n	800b1c8 <_printf_float+0x240>
 800b160:	4a37      	ldr	r2, [pc, #220]	; (800b240 <_printf_float+0x2b8>)
 800b162:	2301      	movs	r3, #1
 800b164:	4631      	mov	r1, r6
 800b166:	4628      	mov	r0, r5
 800b168:	47b8      	blx	r7
 800b16a:	3001      	adds	r0, #1
 800b16c:	f43f af58 	beq.w	800b020 <_printf_float+0x98>
 800b170:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b174:	429a      	cmp	r2, r3
 800b176:	db02      	blt.n	800b17e <_printf_float+0x1f6>
 800b178:	6823      	ldr	r3, [r4, #0]
 800b17a:	07d8      	lsls	r0, r3, #31
 800b17c:	d50f      	bpl.n	800b19e <_printf_float+0x216>
 800b17e:	4653      	mov	r3, sl
 800b180:	465a      	mov	r2, fp
 800b182:	4631      	mov	r1, r6
 800b184:	4628      	mov	r0, r5
 800b186:	47b8      	blx	r7
 800b188:	3001      	adds	r0, #1
 800b18a:	f43f af49 	beq.w	800b020 <_printf_float+0x98>
 800b18e:	f04f 0800 	mov.w	r8, #0
 800b192:	f104 091a 	add.w	r9, r4, #26
 800b196:	9b08      	ldr	r3, [sp, #32]
 800b198:	3b01      	subs	r3, #1
 800b19a:	4543      	cmp	r3, r8
 800b19c:	dc09      	bgt.n	800b1b2 <_printf_float+0x22a>
 800b19e:	6823      	ldr	r3, [r4, #0]
 800b1a0:	079b      	lsls	r3, r3, #30
 800b1a2:	f100 8106 	bmi.w	800b3b2 <_printf_float+0x42a>
 800b1a6:	68e0      	ldr	r0, [r4, #12]
 800b1a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1aa:	4298      	cmp	r0, r3
 800b1ac:	bfb8      	it	lt
 800b1ae:	4618      	movlt	r0, r3
 800b1b0:	e738      	b.n	800b024 <_printf_float+0x9c>
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	464a      	mov	r2, r9
 800b1b6:	4631      	mov	r1, r6
 800b1b8:	4628      	mov	r0, r5
 800b1ba:	47b8      	blx	r7
 800b1bc:	3001      	adds	r0, #1
 800b1be:	f43f af2f 	beq.w	800b020 <_printf_float+0x98>
 800b1c2:	f108 0801 	add.w	r8, r8, #1
 800b1c6:	e7e6      	b.n	800b196 <_printf_float+0x20e>
 800b1c8:	9b07      	ldr	r3, [sp, #28]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	dc3a      	bgt.n	800b244 <_printf_float+0x2bc>
 800b1ce:	4a1c      	ldr	r2, [pc, #112]	; (800b240 <_printf_float+0x2b8>)
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	4631      	mov	r1, r6
 800b1d4:	4628      	mov	r0, r5
 800b1d6:	47b8      	blx	r7
 800b1d8:	3001      	adds	r0, #1
 800b1da:	f43f af21 	beq.w	800b020 <_printf_float+0x98>
 800b1de:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800b1e2:	4313      	orrs	r3, r2
 800b1e4:	d102      	bne.n	800b1ec <_printf_float+0x264>
 800b1e6:	6823      	ldr	r3, [r4, #0]
 800b1e8:	07d9      	lsls	r1, r3, #31
 800b1ea:	d5d8      	bpl.n	800b19e <_printf_float+0x216>
 800b1ec:	4653      	mov	r3, sl
 800b1ee:	465a      	mov	r2, fp
 800b1f0:	4631      	mov	r1, r6
 800b1f2:	4628      	mov	r0, r5
 800b1f4:	47b8      	blx	r7
 800b1f6:	3001      	adds	r0, #1
 800b1f8:	f43f af12 	beq.w	800b020 <_printf_float+0x98>
 800b1fc:	f04f 0900 	mov.w	r9, #0
 800b200:	f104 0a1a 	add.w	sl, r4, #26
 800b204:	9b07      	ldr	r3, [sp, #28]
 800b206:	425b      	negs	r3, r3
 800b208:	454b      	cmp	r3, r9
 800b20a:	dc01      	bgt.n	800b210 <_printf_float+0x288>
 800b20c:	9b08      	ldr	r3, [sp, #32]
 800b20e:	e795      	b.n	800b13c <_printf_float+0x1b4>
 800b210:	2301      	movs	r3, #1
 800b212:	4652      	mov	r2, sl
 800b214:	4631      	mov	r1, r6
 800b216:	4628      	mov	r0, r5
 800b218:	47b8      	blx	r7
 800b21a:	3001      	adds	r0, #1
 800b21c:	f43f af00 	beq.w	800b020 <_printf_float+0x98>
 800b220:	f109 0901 	add.w	r9, r9, #1
 800b224:	e7ee      	b.n	800b204 <_printf_float+0x27c>
 800b226:	bf00      	nop
 800b228:	ffffffff 	.word	0xffffffff
 800b22c:	7fefffff 	.word	0x7fefffff
 800b230:	08040038 	.word	0x08040038
 800b234:	0804003c 	.word	0x0804003c
 800b238:	08040040 	.word	0x08040040
 800b23c:	08040044 	.word	0x08040044
 800b240:	08040048 	.word	0x08040048
 800b244:	9a08      	ldr	r2, [sp, #32]
 800b246:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b248:	429a      	cmp	r2, r3
 800b24a:	bfa8      	it	ge
 800b24c:	461a      	movge	r2, r3
 800b24e:	2a00      	cmp	r2, #0
 800b250:	4691      	mov	r9, r2
 800b252:	dc38      	bgt.n	800b2c6 <_printf_float+0x33e>
 800b254:	2300      	movs	r3, #0
 800b256:	9305      	str	r3, [sp, #20]
 800b258:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b25c:	f104 021a 	add.w	r2, r4, #26
 800b260:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b262:	9905      	ldr	r1, [sp, #20]
 800b264:	9304      	str	r3, [sp, #16]
 800b266:	eba3 0309 	sub.w	r3, r3, r9
 800b26a:	428b      	cmp	r3, r1
 800b26c:	dc33      	bgt.n	800b2d6 <_printf_float+0x34e>
 800b26e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b272:	429a      	cmp	r2, r3
 800b274:	db3c      	blt.n	800b2f0 <_printf_float+0x368>
 800b276:	6823      	ldr	r3, [r4, #0]
 800b278:	07da      	lsls	r2, r3, #31
 800b27a:	d439      	bmi.n	800b2f0 <_printf_float+0x368>
 800b27c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800b280:	eba2 0903 	sub.w	r9, r2, r3
 800b284:	9b04      	ldr	r3, [sp, #16]
 800b286:	1ad2      	subs	r2, r2, r3
 800b288:	4591      	cmp	r9, r2
 800b28a:	bfa8      	it	ge
 800b28c:	4691      	movge	r9, r2
 800b28e:	f1b9 0f00 	cmp.w	r9, #0
 800b292:	dc35      	bgt.n	800b300 <_printf_float+0x378>
 800b294:	f04f 0800 	mov.w	r8, #0
 800b298:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b29c:	f104 0a1a 	add.w	sl, r4, #26
 800b2a0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800b2a4:	1a9b      	subs	r3, r3, r2
 800b2a6:	eba3 0309 	sub.w	r3, r3, r9
 800b2aa:	4543      	cmp	r3, r8
 800b2ac:	f77f af77 	ble.w	800b19e <_printf_float+0x216>
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	4652      	mov	r2, sl
 800b2b4:	4631      	mov	r1, r6
 800b2b6:	4628      	mov	r0, r5
 800b2b8:	47b8      	blx	r7
 800b2ba:	3001      	adds	r0, #1
 800b2bc:	f43f aeb0 	beq.w	800b020 <_printf_float+0x98>
 800b2c0:	f108 0801 	add.w	r8, r8, #1
 800b2c4:	e7ec      	b.n	800b2a0 <_printf_float+0x318>
 800b2c6:	4613      	mov	r3, r2
 800b2c8:	4631      	mov	r1, r6
 800b2ca:	4642      	mov	r2, r8
 800b2cc:	4628      	mov	r0, r5
 800b2ce:	47b8      	blx	r7
 800b2d0:	3001      	adds	r0, #1
 800b2d2:	d1bf      	bne.n	800b254 <_printf_float+0x2cc>
 800b2d4:	e6a4      	b.n	800b020 <_printf_float+0x98>
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	4631      	mov	r1, r6
 800b2da:	4628      	mov	r0, r5
 800b2dc:	9204      	str	r2, [sp, #16]
 800b2de:	47b8      	blx	r7
 800b2e0:	3001      	adds	r0, #1
 800b2e2:	f43f ae9d 	beq.w	800b020 <_printf_float+0x98>
 800b2e6:	9b05      	ldr	r3, [sp, #20]
 800b2e8:	9a04      	ldr	r2, [sp, #16]
 800b2ea:	3301      	adds	r3, #1
 800b2ec:	9305      	str	r3, [sp, #20]
 800b2ee:	e7b7      	b.n	800b260 <_printf_float+0x2d8>
 800b2f0:	4653      	mov	r3, sl
 800b2f2:	465a      	mov	r2, fp
 800b2f4:	4631      	mov	r1, r6
 800b2f6:	4628      	mov	r0, r5
 800b2f8:	47b8      	blx	r7
 800b2fa:	3001      	adds	r0, #1
 800b2fc:	d1be      	bne.n	800b27c <_printf_float+0x2f4>
 800b2fe:	e68f      	b.n	800b020 <_printf_float+0x98>
 800b300:	9a04      	ldr	r2, [sp, #16]
 800b302:	464b      	mov	r3, r9
 800b304:	4442      	add	r2, r8
 800b306:	4631      	mov	r1, r6
 800b308:	4628      	mov	r0, r5
 800b30a:	47b8      	blx	r7
 800b30c:	3001      	adds	r0, #1
 800b30e:	d1c1      	bne.n	800b294 <_printf_float+0x30c>
 800b310:	e686      	b.n	800b020 <_printf_float+0x98>
 800b312:	9a08      	ldr	r2, [sp, #32]
 800b314:	2a01      	cmp	r2, #1
 800b316:	dc01      	bgt.n	800b31c <_printf_float+0x394>
 800b318:	07db      	lsls	r3, r3, #31
 800b31a:	d537      	bpl.n	800b38c <_printf_float+0x404>
 800b31c:	2301      	movs	r3, #1
 800b31e:	4642      	mov	r2, r8
 800b320:	4631      	mov	r1, r6
 800b322:	4628      	mov	r0, r5
 800b324:	47b8      	blx	r7
 800b326:	3001      	adds	r0, #1
 800b328:	f43f ae7a 	beq.w	800b020 <_printf_float+0x98>
 800b32c:	4653      	mov	r3, sl
 800b32e:	465a      	mov	r2, fp
 800b330:	4631      	mov	r1, r6
 800b332:	4628      	mov	r0, r5
 800b334:	47b8      	blx	r7
 800b336:	3001      	adds	r0, #1
 800b338:	f43f ae72 	beq.w	800b020 <_printf_float+0x98>
 800b33c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800b340:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b348:	9b08      	ldr	r3, [sp, #32]
 800b34a:	d01a      	beq.n	800b382 <_printf_float+0x3fa>
 800b34c:	3b01      	subs	r3, #1
 800b34e:	f108 0201 	add.w	r2, r8, #1
 800b352:	4631      	mov	r1, r6
 800b354:	4628      	mov	r0, r5
 800b356:	47b8      	blx	r7
 800b358:	3001      	adds	r0, #1
 800b35a:	d10e      	bne.n	800b37a <_printf_float+0x3f2>
 800b35c:	e660      	b.n	800b020 <_printf_float+0x98>
 800b35e:	2301      	movs	r3, #1
 800b360:	464a      	mov	r2, r9
 800b362:	4631      	mov	r1, r6
 800b364:	4628      	mov	r0, r5
 800b366:	47b8      	blx	r7
 800b368:	3001      	adds	r0, #1
 800b36a:	f43f ae59 	beq.w	800b020 <_printf_float+0x98>
 800b36e:	f108 0801 	add.w	r8, r8, #1
 800b372:	9b08      	ldr	r3, [sp, #32]
 800b374:	3b01      	subs	r3, #1
 800b376:	4543      	cmp	r3, r8
 800b378:	dcf1      	bgt.n	800b35e <_printf_float+0x3d6>
 800b37a:	9b04      	ldr	r3, [sp, #16]
 800b37c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b380:	e6dd      	b.n	800b13e <_printf_float+0x1b6>
 800b382:	f04f 0800 	mov.w	r8, #0
 800b386:	f104 091a 	add.w	r9, r4, #26
 800b38a:	e7f2      	b.n	800b372 <_printf_float+0x3ea>
 800b38c:	2301      	movs	r3, #1
 800b38e:	4642      	mov	r2, r8
 800b390:	e7df      	b.n	800b352 <_printf_float+0x3ca>
 800b392:	2301      	movs	r3, #1
 800b394:	464a      	mov	r2, r9
 800b396:	4631      	mov	r1, r6
 800b398:	4628      	mov	r0, r5
 800b39a:	47b8      	blx	r7
 800b39c:	3001      	adds	r0, #1
 800b39e:	f43f ae3f 	beq.w	800b020 <_printf_float+0x98>
 800b3a2:	f108 0801 	add.w	r8, r8, #1
 800b3a6:	68e3      	ldr	r3, [r4, #12]
 800b3a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b3aa:	1a5b      	subs	r3, r3, r1
 800b3ac:	4543      	cmp	r3, r8
 800b3ae:	dcf0      	bgt.n	800b392 <_printf_float+0x40a>
 800b3b0:	e6f9      	b.n	800b1a6 <_printf_float+0x21e>
 800b3b2:	f04f 0800 	mov.w	r8, #0
 800b3b6:	f104 0919 	add.w	r9, r4, #25
 800b3ba:	e7f4      	b.n	800b3a6 <_printf_float+0x41e>

0800b3bc <_printf_common>:
 800b3bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3c0:	4616      	mov	r6, r2
 800b3c2:	4699      	mov	r9, r3
 800b3c4:	688a      	ldr	r2, [r1, #8]
 800b3c6:	690b      	ldr	r3, [r1, #16]
 800b3c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	bfb8      	it	lt
 800b3d0:	4613      	movlt	r3, r2
 800b3d2:	6033      	str	r3, [r6, #0]
 800b3d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b3d8:	4607      	mov	r7, r0
 800b3da:	460c      	mov	r4, r1
 800b3dc:	b10a      	cbz	r2, 800b3e2 <_printf_common+0x26>
 800b3de:	3301      	adds	r3, #1
 800b3e0:	6033      	str	r3, [r6, #0]
 800b3e2:	6823      	ldr	r3, [r4, #0]
 800b3e4:	0699      	lsls	r1, r3, #26
 800b3e6:	bf42      	ittt	mi
 800b3e8:	6833      	ldrmi	r3, [r6, #0]
 800b3ea:	3302      	addmi	r3, #2
 800b3ec:	6033      	strmi	r3, [r6, #0]
 800b3ee:	6825      	ldr	r5, [r4, #0]
 800b3f0:	f015 0506 	ands.w	r5, r5, #6
 800b3f4:	d106      	bne.n	800b404 <_printf_common+0x48>
 800b3f6:	f104 0a19 	add.w	sl, r4, #25
 800b3fa:	68e3      	ldr	r3, [r4, #12]
 800b3fc:	6832      	ldr	r2, [r6, #0]
 800b3fe:	1a9b      	subs	r3, r3, r2
 800b400:	42ab      	cmp	r3, r5
 800b402:	dc26      	bgt.n	800b452 <_printf_common+0x96>
 800b404:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b408:	1e13      	subs	r3, r2, #0
 800b40a:	6822      	ldr	r2, [r4, #0]
 800b40c:	bf18      	it	ne
 800b40e:	2301      	movne	r3, #1
 800b410:	0692      	lsls	r2, r2, #26
 800b412:	d42b      	bmi.n	800b46c <_printf_common+0xb0>
 800b414:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b418:	4649      	mov	r1, r9
 800b41a:	4638      	mov	r0, r7
 800b41c:	47c0      	blx	r8
 800b41e:	3001      	adds	r0, #1
 800b420:	d01e      	beq.n	800b460 <_printf_common+0xa4>
 800b422:	6823      	ldr	r3, [r4, #0]
 800b424:	6922      	ldr	r2, [r4, #16]
 800b426:	f003 0306 	and.w	r3, r3, #6
 800b42a:	2b04      	cmp	r3, #4
 800b42c:	bf02      	ittt	eq
 800b42e:	68e5      	ldreq	r5, [r4, #12]
 800b430:	6833      	ldreq	r3, [r6, #0]
 800b432:	1aed      	subeq	r5, r5, r3
 800b434:	68a3      	ldr	r3, [r4, #8]
 800b436:	bf0c      	ite	eq
 800b438:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b43c:	2500      	movne	r5, #0
 800b43e:	4293      	cmp	r3, r2
 800b440:	bfc4      	itt	gt
 800b442:	1a9b      	subgt	r3, r3, r2
 800b444:	18ed      	addgt	r5, r5, r3
 800b446:	2600      	movs	r6, #0
 800b448:	341a      	adds	r4, #26
 800b44a:	42b5      	cmp	r5, r6
 800b44c:	d11a      	bne.n	800b484 <_printf_common+0xc8>
 800b44e:	2000      	movs	r0, #0
 800b450:	e008      	b.n	800b464 <_printf_common+0xa8>
 800b452:	2301      	movs	r3, #1
 800b454:	4652      	mov	r2, sl
 800b456:	4649      	mov	r1, r9
 800b458:	4638      	mov	r0, r7
 800b45a:	47c0      	blx	r8
 800b45c:	3001      	adds	r0, #1
 800b45e:	d103      	bne.n	800b468 <_printf_common+0xac>
 800b460:	f04f 30ff 	mov.w	r0, #4294967295
 800b464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b468:	3501      	adds	r5, #1
 800b46a:	e7c6      	b.n	800b3fa <_printf_common+0x3e>
 800b46c:	18e1      	adds	r1, r4, r3
 800b46e:	1c5a      	adds	r2, r3, #1
 800b470:	2030      	movs	r0, #48	; 0x30
 800b472:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b476:	4422      	add	r2, r4
 800b478:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b47c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b480:	3302      	adds	r3, #2
 800b482:	e7c7      	b.n	800b414 <_printf_common+0x58>
 800b484:	2301      	movs	r3, #1
 800b486:	4622      	mov	r2, r4
 800b488:	4649      	mov	r1, r9
 800b48a:	4638      	mov	r0, r7
 800b48c:	47c0      	blx	r8
 800b48e:	3001      	adds	r0, #1
 800b490:	d0e6      	beq.n	800b460 <_printf_common+0xa4>
 800b492:	3601      	adds	r6, #1
 800b494:	e7d9      	b.n	800b44a <_printf_common+0x8e>
	...

0800b498 <_printf_i>:
 800b498:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b49c:	7e0f      	ldrb	r7, [r1, #24]
 800b49e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b4a0:	2f78      	cmp	r7, #120	; 0x78
 800b4a2:	4691      	mov	r9, r2
 800b4a4:	4680      	mov	r8, r0
 800b4a6:	460c      	mov	r4, r1
 800b4a8:	469a      	mov	sl, r3
 800b4aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b4ae:	d807      	bhi.n	800b4c0 <_printf_i+0x28>
 800b4b0:	2f62      	cmp	r7, #98	; 0x62
 800b4b2:	d80a      	bhi.n	800b4ca <_printf_i+0x32>
 800b4b4:	2f00      	cmp	r7, #0
 800b4b6:	f000 80d4 	beq.w	800b662 <_printf_i+0x1ca>
 800b4ba:	2f58      	cmp	r7, #88	; 0x58
 800b4bc:	f000 80c0 	beq.w	800b640 <_printf_i+0x1a8>
 800b4c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b4c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b4c8:	e03a      	b.n	800b540 <_printf_i+0xa8>
 800b4ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b4ce:	2b15      	cmp	r3, #21
 800b4d0:	d8f6      	bhi.n	800b4c0 <_printf_i+0x28>
 800b4d2:	a101      	add	r1, pc, #4	; (adr r1, 800b4d8 <_printf_i+0x40>)
 800b4d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4d8:	0800b531 	.word	0x0800b531
 800b4dc:	0800b545 	.word	0x0800b545
 800b4e0:	0800b4c1 	.word	0x0800b4c1
 800b4e4:	0800b4c1 	.word	0x0800b4c1
 800b4e8:	0800b4c1 	.word	0x0800b4c1
 800b4ec:	0800b4c1 	.word	0x0800b4c1
 800b4f0:	0800b545 	.word	0x0800b545
 800b4f4:	0800b4c1 	.word	0x0800b4c1
 800b4f8:	0800b4c1 	.word	0x0800b4c1
 800b4fc:	0800b4c1 	.word	0x0800b4c1
 800b500:	0800b4c1 	.word	0x0800b4c1
 800b504:	0800b649 	.word	0x0800b649
 800b508:	0800b571 	.word	0x0800b571
 800b50c:	0800b603 	.word	0x0800b603
 800b510:	0800b4c1 	.word	0x0800b4c1
 800b514:	0800b4c1 	.word	0x0800b4c1
 800b518:	0800b66b 	.word	0x0800b66b
 800b51c:	0800b4c1 	.word	0x0800b4c1
 800b520:	0800b571 	.word	0x0800b571
 800b524:	0800b4c1 	.word	0x0800b4c1
 800b528:	0800b4c1 	.word	0x0800b4c1
 800b52c:	0800b60b 	.word	0x0800b60b
 800b530:	682b      	ldr	r3, [r5, #0]
 800b532:	1d1a      	adds	r2, r3, #4
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	602a      	str	r2, [r5, #0]
 800b538:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b53c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b540:	2301      	movs	r3, #1
 800b542:	e09f      	b.n	800b684 <_printf_i+0x1ec>
 800b544:	6820      	ldr	r0, [r4, #0]
 800b546:	682b      	ldr	r3, [r5, #0]
 800b548:	0607      	lsls	r7, r0, #24
 800b54a:	f103 0104 	add.w	r1, r3, #4
 800b54e:	6029      	str	r1, [r5, #0]
 800b550:	d501      	bpl.n	800b556 <_printf_i+0xbe>
 800b552:	681e      	ldr	r6, [r3, #0]
 800b554:	e003      	b.n	800b55e <_printf_i+0xc6>
 800b556:	0646      	lsls	r6, r0, #25
 800b558:	d5fb      	bpl.n	800b552 <_printf_i+0xba>
 800b55a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b55e:	2e00      	cmp	r6, #0
 800b560:	da03      	bge.n	800b56a <_printf_i+0xd2>
 800b562:	232d      	movs	r3, #45	; 0x2d
 800b564:	4276      	negs	r6, r6
 800b566:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b56a:	485a      	ldr	r0, [pc, #360]	; (800b6d4 <_printf_i+0x23c>)
 800b56c:	230a      	movs	r3, #10
 800b56e:	e012      	b.n	800b596 <_printf_i+0xfe>
 800b570:	682b      	ldr	r3, [r5, #0]
 800b572:	6820      	ldr	r0, [r4, #0]
 800b574:	1d19      	adds	r1, r3, #4
 800b576:	6029      	str	r1, [r5, #0]
 800b578:	0605      	lsls	r5, r0, #24
 800b57a:	d501      	bpl.n	800b580 <_printf_i+0xe8>
 800b57c:	681e      	ldr	r6, [r3, #0]
 800b57e:	e002      	b.n	800b586 <_printf_i+0xee>
 800b580:	0641      	lsls	r1, r0, #25
 800b582:	d5fb      	bpl.n	800b57c <_printf_i+0xe4>
 800b584:	881e      	ldrh	r6, [r3, #0]
 800b586:	4853      	ldr	r0, [pc, #332]	; (800b6d4 <_printf_i+0x23c>)
 800b588:	2f6f      	cmp	r7, #111	; 0x6f
 800b58a:	bf0c      	ite	eq
 800b58c:	2308      	moveq	r3, #8
 800b58e:	230a      	movne	r3, #10
 800b590:	2100      	movs	r1, #0
 800b592:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b596:	6865      	ldr	r5, [r4, #4]
 800b598:	60a5      	str	r5, [r4, #8]
 800b59a:	2d00      	cmp	r5, #0
 800b59c:	bfa2      	ittt	ge
 800b59e:	6821      	ldrge	r1, [r4, #0]
 800b5a0:	f021 0104 	bicge.w	r1, r1, #4
 800b5a4:	6021      	strge	r1, [r4, #0]
 800b5a6:	b90e      	cbnz	r6, 800b5ac <_printf_i+0x114>
 800b5a8:	2d00      	cmp	r5, #0
 800b5aa:	d04b      	beq.n	800b644 <_printf_i+0x1ac>
 800b5ac:	4615      	mov	r5, r2
 800b5ae:	fbb6 f1f3 	udiv	r1, r6, r3
 800b5b2:	fb03 6711 	mls	r7, r3, r1, r6
 800b5b6:	5dc7      	ldrb	r7, [r0, r7]
 800b5b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b5bc:	4637      	mov	r7, r6
 800b5be:	42bb      	cmp	r3, r7
 800b5c0:	460e      	mov	r6, r1
 800b5c2:	d9f4      	bls.n	800b5ae <_printf_i+0x116>
 800b5c4:	2b08      	cmp	r3, #8
 800b5c6:	d10b      	bne.n	800b5e0 <_printf_i+0x148>
 800b5c8:	6823      	ldr	r3, [r4, #0]
 800b5ca:	07de      	lsls	r6, r3, #31
 800b5cc:	d508      	bpl.n	800b5e0 <_printf_i+0x148>
 800b5ce:	6923      	ldr	r3, [r4, #16]
 800b5d0:	6861      	ldr	r1, [r4, #4]
 800b5d2:	4299      	cmp	r1, r3
 800b5d4:	bfde      	ittt	le
 800b5d6:	2330      	movle	r3, #48	; 0x30
 800b5d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b5dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b5e0:	1b52      	subs	r2, r2, r5
 800b5e2:	6122      	str	r2, [r4, #16]
 800b5e4:	f8cd a000 	str.w	sl, [sp]
 800b5e8:	464b      	mov	r3, r9
 800b5ea:	aa03      	add	r2, sp, #12
 800b5ec:	4621      	mov	r1, r4
 800b5ee:	4640      	mov	r0, r8
 800b5f0:	f7ff fee4 	bl	800b3bc <_printf_common>
 800b5f4:	3001      	adds	r0, #1
 800b5f6:	d14a      	bne.n	800b68e <_printf_i+0x1f6>
 800b5f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b5fc:	b004      	add	sp, #16
 800b5fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b602:	6823      	ldr	r3, [r4, #0]
 800b604:	f043 0320 	orr.w	r3, r3, #32
 800b608:	6023      	str	r3, [r4, #0]
 800b60a:	4833      	ldr	r0, [pc, #204]	; (800b6d8 <_printf_i+0x240>)
 800b60c:	2778      	movs	r7, #120	; 0x78
 800b60e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b612:	6823      	ldr	r3, [r4, #0]
 800b614:	6829      	ldr	r1, [r5, #0]
 800b616:	061f      	lsls	r7, r3, #24
 800b618:	f851 6b04 	ldr.w	r6, [r1], #4
 800b61c:	d402      	bmi.n	800b624 <_printf_i+0x18c>
 800b61e:	065f      	lsls	r7, r3, #25
 800b620:	bf48      	it	mi
 800b622:	b2b6      	uxthmi	r6, r6
 800b624:	07df      	lsls	r7, r3, #31
 800b626:	bf48      	it	mi
 800b628:	f043 0320 	orrmi.w	r3, r3, #32
 800b62c:	6029      	str	r1, [r5, #0]
 800b62e:	bf48      	it	mi
 800b630:	6023      	strmi	r3, [r4, #0]
 800b632:	b91e      	cbnz	r6, 800b63c <_printf_i+0x1a4>
 800b634:	6823      	ldr	r3, [r4, #0]
 800b636:	f023 0320 	bic.w	r3, r3, #32
 800b63a:	6023      	str	r3, [r4, #0]
 800b63c:	2310      	movs	r3, #16
 800b63e:	e7a7      	b.n	800b590 <_printf_i+0xf8>
 800b640:	4824      	ldr	r0, [pc, #144]	; (800b6d4 <_printf_i+0x23c>)
 800b642:	e7e4      	b.n	800b60e <_printf_i+0x176>
 800b644:	4615      	mov	r5, r2
 800b646:	e7bd      	b.n	800b5c4 <_printf_i+0x12c>
 800b648:	682b      	ldr	r3, [r5, #0]
 800b64a:	6826      	ldr	r6, [r4, #0]
 800b64c:	6961      	ldr	r1, [r4, #20]
 800b64e:	1d18      	adds	r0, r3, #4
 800b650:	6028      	str	r0, [r5, #0]
 800b652:	0635      	lsls	r5, r6, #24
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	d501      	bpl.n	800b65c <_printf_i+0x1c4>
 800b658:	6019      	str	r1, [r3, #0]
 800b65a:	e002      	b.n	800b662 <_printf_i+0x1ca>
 800b65c:	0670      	lsls	r0, r6, #25
 800b65e:	d5fb      	bpl.n	800b658 <_printf_i+0x1c0>
 800b660:	8019      	strh	r1, [r3, #0]
 800b662:	2300      	movs	r3, #0
 800b664:	6123      	str	r3, [r4, #16]
 800b666:	4615      	mov	r5, r2
 800b668:	e7bc      	b.n	800b5e4 <_printf_i+0x14c>
 800b66a:	682b      	ldr	r3, [r5, #0]
 800b66c:	1d1a      	adds	r2, r3, #4
 800b66e:	602a      	str	r2, [r5, #0]
 800b670:	681d      	ldr	r5, [r3, #0]
 800b672:	6862      	ldr	r2, [r4, #4]
 800b674:	2100      	movs	r1, #0
 800b676:	4628      	mov	r0, r5
 800b678:	f7f4 fde2 	bl	8000240 <memchr>
 800b67c:	b108      	cbz	r0, 800b682 <_printf_i+0x1ea>
 800b67e:	1b40      	subs	r0, r0, r5
 800b680:	6060      	str	r0, [r4, #4]
 800b682:	6863      	ldr	r3, [r4, #4]
 800b684:	6123      	str	r3, [r4, #16]
 800b686:	2300      	movs	r3, #0
 800b688:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b68c:	e7aa      	b.n	800b5e4 <_printf_i+0x14c>
 800b68e:	6923      	ldr	r3, [r4, #16]
 800b690:	462a      	mov	r2, r5
 800b692:	4649      	mov	r1, r9
 800b694:	4640      	mov	r0, r8
 800b696:	47d0      	blx	sl
 800b698:	3001      	adds	r0, #1
 800b69a:	d0ad      	beq.n	800b5f8 <_printf_i+0x160>
 800b69c:	6823      	ldr	r3, [r4, #0]
 800b69e:	079b      	lsls	r3, r3, #30
 800b6a0:	d413      	bmi.n	800b6ca <_printf_i+0x232>
 800b6a2:	68e0      	ldr	r0, [r4, #12]
 800b6a4:	9b03      	ldr	r3, [sp, #12]
 800b6a6:	4298      	cmp	r0, r3
 800b6a8:	bfb8      	it	lt
 800b6aa:	4618      	movlt	r0, r3
 800b6ac:	e7a6      	b.n	800b5fc <_printf_i+0x164>
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	4632      	mov	r2, r6
 800b6b2:	4649      	mov	r1, r9
 800b6b4:	4640      	mov	r0, r8
 800b6b6:	47d0      	blx	sl
 800b6b8:	3001      	adds	r0, #1
 800b6ba:	d09d      	beq.n	800b5f8 <_printf_i+0x160>
 800b6bc:	3501      	adds	r5, #1
 800b6be:	68e3      	ldr	r3, [r4, #12]
 800b6c0:	9903      	ldr	r1, [sp, #12]
 800b6c2:	1a5b      	subs	r3, r3, r1
 800b6c4:	42ab      	cmp	r3, r5
 800b6c6:	dcf2      	bgt.n	800b6ae <_printf_i+0x216>
 800b6c8:	e7eb      	b.n	800b6a2 <_printf_i+0x20a>
 800b6ca:	2500      	movs	r5, #0
 800b6cc:	f104 0619 	add.w	r6, r4, #25
 800b6d0:	e7f5      	b.n	800b6be <_printf_i+0x226>
 800b6d2:	bf00      	nop
 800b6d4:	0804004a 	.word	0x0804004a
 800b6d8:	0804005b 	.word	0x0804005b

0800b6dc <std>:
 800b6dc:	2300      	movs	r3, #0
 800b6de:	b510      	push	{r4, lr}
 800b6e0:	4604      	mov	r4, r0
 800b6e2:	e9c0 3300 	strd	r3, r3, [r0]
 800b6e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b6ea:	6083      	str	r3, [r0, #8]
 800b6ec:	8181      	strh	r1, [r0, #12]
 800b6ee:	6643      	str	r3, [r0, #100]	; 0x64
 800b6f0:	81c2      	strh	r2, [r0, #14]
 800b6f2:	6183      	str	r3, [r0, #24]
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	2208      	movs	r2, #8
 800b6f8:	305c      	adds	r0, #92	; 0x5c
 800b6fa:	f000 f906 	bl	800b90a <memset>
 800b6fe:	4b0d      	ldr	r3, [pc, #52]	; (800b734 <std+0x58>)
 800b700:	6263      	str	r3, [r4, #36]	; 0x24
 800b702:	4b0d      	ldr	r3, [pc, #52]	; (800b738 <std+0x5c>)
 800b704:	62a3      	str	r3, [r4, #40]	; 0x28
 800b706:	4b0d      	ldr	r3, [pc, #52]	; (800b73c <std+0x60>)
 800b708:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b70a:	4b0d      	ldr	r3, [pc, #52]	; (800b740 <std+0x64>)
 800b70c:	6323      	str	r3, [r4, #48]	; 0x30
 800b70e:	4b0d      	ldr	r3, [pc, #52]	; (800b744 <std+0x68>)
 800b710:	6224      	str	r4, [r4, #32]
 800b712:	429c      	cmp	r4, r3
 800b714:	d006      	beq.n	800b724 <std+0x48>
 800b716:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b71a:	4294      	cmp	r4, r2
 800b71c:	d002      	beq.n	800b724 <std+0x48>
 800b71e:	33d0      	adds	r3, #208	; 0xd0
 800b720:	429c      	cmp	r4, r3
 800b722:	d105      	bne.n	800b730 <std+0x54>
 800b724:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b72c:	f000 b97a 	b.w	800ba24 <__retarget_lock_init_recursive>
 800b730:	bd10      	pop	{r4, pc}
 800b732:	bf00      	nop
 800b734:	0800b885 	.word	0x0800b885
 800b738:	0800b8a7 	.word	0x0800b8a7
 800b73c:	0800b8df 	.word	0x0800b8df
 800b740:	0800b903 	.word	0x0800b903
 800b744:	20003eb8 	.word	0x20003eb8

0800b748 <stdio_exit_handler>:
 800b748:	4a02      	ldr	r2, [pc, #8]	; (800b754 <stdio_exit_handler+0xc>)
 800b74a:	4903      	ldr	r1, [pc, #12]	; (800b758 <stdio_exit_handler+0x10>)
 800b74c:	4803      	ldr	r0, [pc, #12]	; (800b75c <stdio_exit_handler+0x14>)
 800b74e:	f000 b869 	b.w	800b824 <_fwalk_sglue>
 800b752:	bf00      	nop
 800b754:	20001b38 	.word	0x20001b38
 800b758:	0800d155 	.word	0x0800d155
 800b75c:	20001b44 	.word	0x20001b44

0800b760 <cleanup_stdio>:
 800b760:	6841      	ldr	r1, [r0, #4]
 800b762:	4b0c      	ldr	r3, [pc, #48]	; (800b794 <cleanup_stdio+0x34>)
 800b764:	4299      	cmp	r1, r3
 800b766:	b510      	push	{r4, lr}
 800b768:	4604      	mov	r4, r0
 800b76a:	d001      	beq.n	800b770 <cleanup_stdio+0x10>
 800b76c:	f001 fcf2 	bl	800d154 <_fflush_r>
 800b770:	68a1      	ldr	r1, [r4, #8]
 800b772:	4b09      	ldr	r3, [pc, #36]	; (800b798 <cleanup_stdio+0x38>)
 800b774:	4299      	cmp	r1, r3
 800b776:	d002      	beq.n	800b77e <cleanup_stdio+0x1e>
 800b778:	4620      	mov	r0, r4
 800b77a:	f001 fceb 	bl	800d154 <_fflush_r>
 800b77e:	68e1      	ldr	r1, [r4, #12]
 800b780:	4b06      	ldr	r3, [pc, #24]	; (800b79c <cleanup_stdio+0x3c>)
 800b782:	4299      	cmp	r1, r3
 800b784:	d004      	beq.n	800b790 <cleanup_stdio+0x30>
 800b786:	4620      	mov	r0, r4
 800b788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b78c:	f001 bce2 	b.w	800d154 <_fflush_r>
 800b790:	bd10      	pop	{r4, pc}
 800b792:	bf00      	nop
 800b794:	20003eb8 	.word	0x20003eb8
 800b798:	20003f20 	.word	0x20003f20
 800b79c:	20003f88 	.word	0x20003f88

0800b7a0 <global_stdio_init.part.0>:
 800b7a0:	b510      	push	{r4, lr}
 800b7a2:	4b0b      	ldr	r3, [pc, #44]	; (800b7d0 <global_stdio_init.part.0+0x30>)
 800b7a4:	4c0b      	ldr	r4, [pc, #44]	; (800b7d4 <global_stdio_init.part.0+0x34>)
 800b7a6:	4a0c      	ldr	r2, [pc, #48]	; (800b7d8 <global_stdio_init.part.0+0x38>)
 800b7a8:	601a      	str	r2, [r3, #0]
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	2104      	movs	r1, #4
 800b7b0:	f7ff ff94 	bl	800b6dc <std>
 800b7b4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b7b8:	2201      	movs	r2, #1
 800b7ba:	2109      	movs	r1, #9
 800b7bc:	f7ff ff8e 	bl	800b6dc <std>
 800b7c0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b7c4:	2202      	movs	r2, #2
 800b7c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7ca:	2112      	movs	r1, #18
 800b7cc:	f7ff bf86 	b.w	800b6dc <std>
 800b7d0:	20003ff0 	.word	0x20003ff0
 800b7d4:	20003eb8 	.word	0x20003eb8
 800b7d8:	0800b749 	.word	0x0800b749

0800b7dc <__sfp_lock_acquire>:
 800b7dc:	4801      	ldr	r0, [pc, #4]	; (800b7e4 <__sfp_lock_acquire+0x8>)
 800b7de:	f000 b922 	b.w	800ba26 <__retarget_lock_acquire_recursive>
 800b7e2:	bf00      	nop
 800b7e4:	20003ff9 	.word	0x20003ff9

0800b7e8 <__sfp_lock_release>:
 800b7e8:	4801      	ldr	r0, [pc, #4]	; (800b7f0 <__sfp_lock_release+0x8>)
 800b7ea:	f000 b91d 	b.w	800ba28 <__retarget_lock_release_recursive>
 800b7ee:	bf00      	nop
 800b7f0:	20003ff9 	.word	0x20003ff9

0800b7f4 <__sinit>:
 800b7f4:	b510      	push	{r4, lr}
 800b7f6:	4604      	mov	r4, r0
 800b7f8:	f7ff fff0 	bl	800b7dc <__sfp_lock_acquire>
 800b7fc:	6a23      	ldr	r3, [r4, #32]
 800b7fe:	b11b      	cbz	r3, 800b808 <__sinit+0x14>
 800b800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b804:	f7ff bff0 	b.w	800b7e8 <__sfp_lock_release>
 800b808:	4b04      	ldr	r3, [pc, #16]	; (800b81c <__sinit+0x28>)
 800b80a:	6223      	str	r3, [r4, #32]
 800b80c:	4b04      	ldr	r3, [pc, #16]	; (800b820 <__sinit+0x2c>)
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d1f5      	bne.n	800b800 <__sinit+0xc>
 800b814:	f7ff ffc4 	bl	800b7a0 <global_stdio_init.part.0>
 800b818:	e7f2      	b.n	800b800 <__sinit+0xc>
 800b81a:	bf00      	nop
 800b81c:	0800b761 	.word	0x0800b761
 800b820:	20003ff0 	.word	0x20003ff0

0800b824 <_fwalk_sglue>:
 800b824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b828:	4607      	mov	r7, r0
 800b82a:	4688      	mov	r8, r1
 800b82c:	4614      	mov	r4, r2
 800b82e:	2600      	movs	r6, #0
 800b830:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b834:	f1b9 0901 	subs.w	r9, r9, #1
 800b838:	d505      	bpl.n	800b846 <_fwalk_sglue+0x22>
 800b83a:	6824      	ldr	r4, [r4, #0]
 800b83c:	2c00      	cmp	r4, #0
 800b83e:	d1f7      	bne.n	800b830 <_fwalk_sglue+0xc>
 800b840:	4630      	mov	r0, r6
 800b842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b846:	89ab      	ldrh	r3, [r5, #12]
 800b848:	2b01      	cmp	r3, #1
 800b84a:	d907      	bls.n	800b85c <_fwalk_sglue+0x38>
 800b84c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b850:	3301      	adds	r3, #1
 800b852:	d003      	beq.n	800b85c <_fwalk_sglue+0x38>
 800b854:	4629      	mov	r1, r5
 800b856:	4638      	mov	r0, r7
 800b858:	47c0      	blx	r8
 800b85a:	4306      	orrs	r6, r0
 800b85c:	3568      	adds	r5, #104	; 0x68
 800b85e:	e7e9      	b.n	800b834 <_fwalk_sglue+0x10>

0800b860 <iprintf>:
 800b860:	b40f      	push	{r0, r1, r2, r3}
 800b862:	b507      	push	{r0, r1, r2, lr}
 800b864:	4906      	ldr	r1, [pc, #24]	; (800b880 <iprintf+0x20>)
 800b866:	ab04      	add	r3, sp, #16
 800b868:	6808      	ldr	r0, [r1, #0]
 800b86a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b86e:	6881      	ldr	r1, [r0, #8]
 800b870:	9301      	str	r3, [sp, #4]
 800b872:	f001 facf 	bl	800ce14 <_vfiprintf_r>
 800b876:	b003      	add	sp, #12
 800b878:	f85d eb04 	ldr.w	lr, [sp], #4
 800b87c:	b004      	add	sp, #16
 800b87e:	4770      	bx	lr
 800b880:	20001b90 	.word	0x20001b90

0800b884 <__sread>:
 800b884:	b510      	push	{r4, lr}
 800b886:	460c      	mov	r4, r1
 800b888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b88c:	f000 f86c 	bl	800b968 <_read_r>
 800b890:	2800      	cmp	r0, #0
 800b892:	bfab      	itete	ge
 800b894:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b896:	89a3      	ldrhlt	r3, [r4, #12]
 800b898:	181b      	addge	r3, r3, r0
 800b89a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b89e:	bfac      	ite	ge
 800b8a0:	6563      	strge	r3, [r4, #84]	; 0x54
 800b8a2:	81a3      	strhlt	r3, [r4, #12]
 800b8a4:	bd10      	pop	{r4, pc}

0800b8a6 <__swrite>:
 800b8a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8aa:	461f      	mov	r7, r3
 800b8ac:	898b      	ldrh	r3, [r1, #12]
 800b8ae:	05db      	lsls	r3, r3, #23
 800b8b0:	4605      	mov	r5, r0
 800b8b2:	460c      	mov	r4, r1
 800b8b4:	4616      	mov	r6, r2
 800b8b6:	d505      	bpl.n	800b8c4 <__swrite+0x1e>
 800b8b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8bc:	2302      	movs	r3, #2
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f000 f840 	bl	800b944 <_lseek_r>
 800b8c4:	89a3      	ldrh	r3, [r4, #12]
 800b8c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b8ce:	81a3      	strh	r3, [r4, #12]
 800b8d0:	4632      	mov	r2, r6
 800b8d2:	463b      	mov	r3, r7
 800b8d4:	4628      	mov	r0, r5
 800b8d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8da:	f000 b867 	b.w	800b9ac <_write_r>

0800b8de <__sseek>:
 800b8de:	b510      	push	{r4, lr}
 800b8e0:	460c      	mov	r4, r1
 800b8e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8e6:	f000 f82d 	bl	800b944 <_lseek_r>
 800b8ea:	1c43      	adds	r3, r0, #1
 800b8ec:	89a3      	ldrh	r3, [r4, #12]
 800b8ee:	bf15      	itete	ne
 800b8f0:	6560      	strne	r0, [r4, #84]	; 0x54
 800b8f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b8f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b8fa:	81a3      	strheq	r3, [r4, #12]
 800b8fc:	bf18      	it	ne
 800b8fe:	81a3      	strhne	r3, [r4, #12]
 800b900:	bd10      	pop	{r4, pc}

0800b902 <__sclose>:
 800b902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b906:	f000 b80d 	b.w	800b924 <_close_r>

0800b90a <memset>:
 800b90a:	4402      	add	r2, r0
 800b90c:	4603      	mov	r3, r0
 800b90e:	4293      	cmp	r3, r2
 800b910:	d100      	bne.n	800b914 <memset+0xa>
 800b912:	4770      	bx	lr
 800b914:	f803 1b01 	strb.w	r1, [r3], #1
 800b918:	e7f9      	b.n	800b90e <memset+0x4>
	...

0800b91c <_localeconv_r>:
 800b91c:	4800      	ldr	r0, [pc, #0]	; (800b920 <_localeconv_r+0x4>)
 800b91e:	4770      	bx	lr
 800b920:	20001c84 	.word	0x20001c84

0800b924 <_close_r>:
 800b924:	b538      	push	{r3, r4, r5, lr}
 800b926:	4d06      	ldr	r5, [pc, #24]	; (800b940 <_close_r+0x1c>)
 800b928:	2300      	movs	r3, #0
 800b92a:	4604      	mov	r4, r0
 800b92c:	4608      	mov	r0, r1
 800b92e:	602b      	str	r3, [r5, #0]
 800b930:	f002 f9ba 	bl	800dca8 <_close>
 800b934:	1c43      	adds	r3, r0, #1
 800b936:	d102      	bne.n	800b93e <_close_r+0x1a>
 800b938:	682b      	ldr	r3, [r5, #0]
 800b93a:	b103      	cbz	r3, 800b93e <_close_r+0x1a>
 800b93c:	6023      	str	r3, [r4, #0]
 800b93e:	bd38      	pop	{r3, r4, r5, pc}
 800b940:	20003ff4 	.word	0x20003ff4

0800b944 <_lseek_r>:
 800b944:	b538      	push	{r3, r4, r5, lr}
 800b946:	4d07      	ldr	r5, [pc, #28]	; (800b964 <_lseek_r+0x20>)
 800b948:	4604      	mov	r4, r0
 800b94a:	4608      	mov	r0, r1
 800b94c:	4611      	mov	r1, r2
 800b94e:	2200      	movs	r2, #0
 800b950:	602a      	str	r2, [r5, #0]
 800b952:	461a      	mov	r2, r3
 800b954:	f002 f9d0 	bl	800dcf8 <_lseek>
 800b958:	1c43      	adds	r3, r0, #1
 800b95a:	d102      	bne.n	800b962 <_lseek_r+0x1e>
 800b95c:	682b      	ldr	r3, [r5, #0]
 800b95e:	b103      	cbz	r3, 800b962 <_lseek_r+0x1e>
 800b960:	6023      	str	r3, [r4, #0]
 800b962:	bd38      	pop	{r3, r4, r5, pc}
 800b964:	20003ff4 	.word	0x20003ff4

0800b968 <_read_r>:
 800b968:	b538      	push	{r3, r4, r5, lr}
 800b96a:	4d07      	ldr	r5, [pc, #28]	; (800b988 <_read_r+0x20>)
 800b96c:	4604      	mov	r4, r0
 800b96e:	4608      	mov	r0, r1
 800b970:	4611      	mov	r1, r2
 800b972:	2200      	movs	r2, #0
 800b974:	602a      	str	r2, [r5, #0]
 800b976:	461a      	mov	r2, r3
 800b978:	f002 f9c6 	bl	800dd08 <_read>
 800b97c:	1c43      	adds	r3, r0, #1
 800b97e:	d102      	bne.n	800b986 <_read_r+0x1e>
 800b980:	682b      	ldr	r3, [r5, #0]
 800b982:	b103      	cbz	r3, 800b986 <_read_r+0x1e>
 800b984:	6023      	str	r3, [r4, #0]
 800b986:	bd38      	pop	{r3, r4, r5, pc}
 800b988:	20003ff4 	.word	0x20003ff4

0800b98c <_sbrk_r>:
 800b98c:	b538      	push	{r3, r4, r5, lr}
 800b98e:	4d06      	ldr	r5, [pc, #24]	; (800b9a8 <_sbrk_r+0x1c>)
 800b990:	2300      	movs	r3, #0
 800b992:	4604      	mov	r4, r0
 800b994:	4608      	mov	r0, r1
 800b996:	602b      	str	r3, [r5, #0]
 800b998:	f7f8 fcb2 	bl	8004300 <_sbrk>
 800b99c:	1c43      	adds	r3, r0, #1
 800b99e:	d102      	bne.n	800b9a6 <_sbrk_r+0x1a>
 800b9a0:	682b      	ldr	r3, [r5, #0]
 800b9a2:	b103      	cbz	r3, 800b9a6 <_sbrk_r+0x1a>
 800b9a4:	6023      	str	r3, [r4, #0]
 800b9a6:	bd38      	pop	{r3, r4, r5, pc}
 800b9a8:	20003ff4 	.word	0x20003ff4

0800b9ac <_write_r>:
 800b9ac:	b538      	push	{r3, r4, r5, lr}
 800b9ae:	4d07      	ldr	r5, [pc, #28]	; (800b9cc <_write_r+0x20>)
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	4608      	mov	r0, r1
 800b9b4:	4611      	mov	r1, r2
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	602a      	str	r2, [r5, #0]
 800b9ba:	461a      	mov	r2, r3
 800b9bc:	f002 f9ac 	bl	800dd18 <_write>
 800b9c0:	1c43      	adds	r3, r0, #1
 800b9c2:	d102      	bne.n	800b9ca <_write_r+0x1e>
 800b9c4:	682b      	ldr	r3, [r5, #0]
 800b9c6:	b103      	cbz	r3, 800b9ca <_write_r+0x1e>
 800b9c8:	6023      	str	r3, [r4, #0]
 800b9ca:	bd38      	pop	{r3, r4, r5, pc}
 800b9cc:	20003ff4 	.word	0x20003ff4

0800b9d0 <__errno>:
 800b9d0:	4b01      	ldr	r3, [pc, #4]	; (800b9d8 <__errno+0x8>)
 800b9d2:	6818      	ldr	r0, [r3, #0]
 800b9d4:	4770      	bx	lr
 800b9d6:	bf00      	nop
 800b9d8:	20001b90 	.word	0x20001b90

0800b9dc <__libc_init_array>:
 800b9dc:	b570      	push	{r4, r5, r6, lr}
 800b9de:	4d0d      	ldr	r5, [pc, #52]	; (800ba14 <__libc_init_array+0x38>)
 800b9e0:	4c0d      	ldr	r4, [pc, #52]	; (800ba18 <__libc_init_array+0x3c>)
 800b9e2:	1b64      	subs	r4, r4, r5
 800b9e4:	10a4      	asrs	r4, r4, #2
 800b9e6:	2600      	movs	r6, #0
 800b9e8:	42a6      	cmp	r6, r4
 800b9ea:	d109      	bne.n	800ba00 <__libc_init_array+0x24>
 800b9ec:	4d0b      	ldr	r5, [pc, #44]	; (800ba1c <__libc_init_array+0x40>)
 800b9ee:	4c0c      	ldr	r4, [pc, #48]	; (800ba20 <__libc_init_array+0x44>)
 800b9f0:	f002 f99c 	bl	800dd2c <_init>
 800b9f4:	1b64      	subs	r4, r4, r5
 800b9f6:	10a4      	asrs	r4, r4, #2
 800b9f8:	2600      	movs	r6, #0
 800b9fa:	42a6      	cmp	r6, r4
 800b9fc:	d105      	bne.n	800ba0a <__libc_init_array+0x2e>
 800b9fe:	bd70      	pop	{r4, r5, r6, pc}
 800ba00:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba04:	4798      	blx	r3
 800ba06:	3601      	adds	r6, #1
 800ba08:	e7ee      	b.n	800b9e8 <__libc_init_array+0xc>
 800ba0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba0e:	4798      	blx	r3
 800ba10:	3601      	adds	r6, #1
 800ba12:	e7f2      	b.n	800b9fa <__libc_init_array+0x1e>
 800ba14:	08041db8 	.word	0x08041db8
 800ba18:	08041db8 	.word	0x08041db8
 800ba1c:	08041db8 	.word	0x08041db8
 800ba20:	08041dbc 	.word	0x08041dbc

0800ba24 <__retarget_lock_init_recursive>:
 800ba24:	4770      	bx	lr

0800ba26 <__retarget_lock_acquire_recursive>:
 800ba26:	4770      	bx	lr

0800ba28 <__retarget_lock_release_recursive>:
 800ba28:	4770      	bx	lr

0800ba2a <memcpy>:
 800ba2a:	440a      	add	r2, r1
 800ba2c:	4291      	cmp	r1, r2
 800ba2e:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba32:	d100      	bne.n	800ba36 <memcpy+0xc>
 800ba34:	4770      	bx	lr
 800ba36:	b510      	push	{r4, lr}
 800ba38:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba40:	4291      	cmp	r1, r2
 800ba42:	d1f9      	bne.n	800ba38 <memcpy+0xe>
 800ba44:	bd10      	pop	{r4, pc}

0800ba46 <quorem>:
 800ba46:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba4a:	6903      	ldr	r3, [r0, #16]
 800ba4c:	690c      	ldr	r4, [r1, #16]
 800ba4e:	42a3      	cmp	r3, r4
 800ba50:	4607      	mov	r7, r0
 800ba52:	db7e      	blt.n	800bb52 <quorem+0x10c>
 800ba54:	3c01      	subs	r4, #1
 800ba56:	f101 0814 	add.w	r8, r1, #20
 800ba5a:	f100 0514 	add.w	r5, r0, #20
 800ba5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba62:	9301      	str	r3, [sp, #4]
 800ba64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ba68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba6c:	3301      	adds	r3, #1
 800ba6e:	429a      	cmp	r2, r3
 800ba70:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ba74:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ba78:	fbb2 f6f3 	udiv	r6, r2, r3
 800ba7c:	d331      	bcc.n	800bae2 <quorem+0x9c>
 800ba7e:	f04f 0e00 	mov.w	lr, #0
 800ba82:	4640      	mov	r0, r8
 800ba84:	46ac      	mov	ip, r5
 800ba86:	46f2      	mov	sl, lr
 800ba88:	f850 2b04 	ldr.w	r2, [r0], #4
 800ba8c:	b293      	uxth	r3, r2
 800ba8e:	fb06 e303 	mla	r3, r6, r3, lr
 800ba92:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ba96:	0c1a      	lsrs	r2, r3, #16
 800ba98:	b29b      	uxth	r3, r3
 800ba9a:	ebaa 0303 	sub.w	r3, sl, r3
 800ba9e:	f8dc a000 	ldr.w	sl, [ip]
 800baa2:	fa13 f38a 	uxtah	r3, r3, sl
 800baa6:	fb06 220e 	mla	r2, r6, lr, r2
 800baaa:	9300      	str	r3, [sp, #0]
 800baac:	9b00      	ldr	r3, [sp, #0]
 800baae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bab2:	b292      	uxth	r2, r2
 800bab4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bab8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800babc:	f8bd 3000 	ldrh.w	r3, [sp]
 800bac0:	4581      	cmp	r9, r0
 800bac2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bac6:	f84c 3b04 	str.w	r3, [ip], #4
 800baca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bace:	d2db      	bcs.n	800ba88 <quorem+0x42>
 800bad0:	f855 300b 	ldr.w	r3, [r5, fp]
 800bad4:	b92b      	cbnz	r3, 800bae2 <quorem+0x9c>
 800bad6:	9b01      	ldr	r3, [sp, #4]
 800bad8:	3b04      	subs	r3, #4
 800bada:	429d      	cmp	r5, r3
 800badc:	461a      	mov	r2, r3
 800bade:	d32c      	bcc.n	800bb3a <quorem+0xf4>
 800bae0:	613c      	str	r4, [r7, #16]
 800bae2:	4638      	mov	r0, r7
 800bae4:	f001 f86c 	bl	800cbc0 <__mcmp>
 800bae8:	2800      	cmp	r0, #0
 800baea:	db22      	blt.n	800bb32 <quorem+0xec>
 800baec:	3601      	adds	r6, #1
 800baee:	4629      	mov	r1, r5
 800baf0:	2000      	movs	r0, #0
 800baf2:	f858 2b04 	ldr.w	r2, [r8], #4
 800baf6:	f8d1 c000 	ldr.w	ip, [r1]
 800bafa:	b293      	uxth	r3, r2
 800bafc:	1ac3      	subs	r3, r0, r3
 800bafe:	0c12      	lsrs	r2, r2, #16
 800bb00:	fa13 f38c 	uxtah	r3, r3, ip
 800bb04:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800bb08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb12:	45c1      	cmp	r9, r8
 800bb14:	f841 3b04 	str.w	r3, [r1], #4
 800bb18:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bb1c:	d2e9      	bcs.n	800baf2 <quorem+0xac>
 800bb1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb26:	b922      	cbnz	r2, 800bb32 <quorem+0xec>
 800bb28:	3b04      	subs	r3, #4
 800bb2a:	429d      	cmp	r5, r3
 800bb2c:	461a      	mov	r2, r3
 800bb2e:	d30a      	bcc.n	800bb46 <quorem+0x100>
 800bb30:	613c      	str	r4, [r7, #16]
 800bb32:	4630      	mov	r0, r6
 800bb34:	b003      	add	sp, #12
 800bb36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb3a:	6812      	ldr	r2, [r2, #0]
 800bb3c:	3b04      	subs	r3, #4
 800bb3e:	2a00      	cmp	r2, #0
 800bb40:	d1ce      	bne.n	800bae0 <quorem+0x9a>
 800bb42:	3c01      	subs	r4, #1
 800bb44:	e7c9      	b.n	800bada <quorem+0x94>
 800bb46:	6812      	ldr	r2, [r2, #0]
 800bb48:	3b04      	subs	r3, #4
 800bb4a:	2a00      	cmp	r2, #0
 800bb4c:	d1f0      	bne.n	800bb30 <quorem+0xea>
 800bb4e:	3c01      	subs	r4, #1
 800bb50:	e7eb      	b.n	800bb2a <quorem+0xe4>
 800bb52:	2000      	movs	r0, #0
 800bb54:	e7ee      	b.n	800bb34 <quorem+0xee>
	...

0800bb58 <_dtoa_r>:
 800bb58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb5c:	ed2d 8b02 	vpush	{d8}
 800bb60:	69c5      	ldr	r5, [r0, #28]
 800bb62:	b091      	sub	sp, #68	; 0x44
 800bb64:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bb68:	ec59 8b10 	vmov	r8, r9, d0
 800bb6c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800bb6e:	9106      	str	r1, [sp, #24]
 800bb70:	4606      	mov	r6, r0
 800bb72:	9208      	str	r2, [sp, #32]
 800bb74:	930c      	str	r3, [sp, #48]	; 0x30
 800bb76:	b975      	cbnz	r5, 800bb96 <_dtoa_r+0x3e>
 800bb78:	2010      	movs	r0, #16
 800bb7a:	f7ff f8bf 	bl	800acfc <malloc>
 800bb7e:	4602      	mov	r2, r0
 800bb80:	61f0      	str	r0, [r6, #28]
 800bb82:	b920      	cbnz	r0, 800bb8e <_dtoa_r+0x36>
 800bb84:	4ba6      	ldr	r3, [pc, #664]	; (800be20 <_dtoa_r+0x2c8>)
 800bb86:	21ef      	movs	r1, #239	; 0xef
 800bb88:	48a6      	ldr	r0, [pc, #664]	; (800be24 <_dtoa_r+0x2cc>)
 800bb8a:	f001 fba1 	bl	800d2d0 <__assert_func>
 800bb8e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bb92:	6005      	str	r5, [r0, #0]
 800bb94:	60c5      	str	r5, [r0, #12]
 800bb96:	69f3      	ldr	r3, [r6, #28]
 800bb98:	6819      	ldr	r1, [r3, #0]
 800bb9a:	b151      	cbz	r1, 800bbb2 <_dtoa_r+0x5a>
 800bb9c:	685a      	ldr	r2, [r3, #4]
 800bb9e:	604a      	str	r2, [r1, #4]
 800bba0:	2301      	movs	r3, #1
 800bba2:	4093      	lsls	r3, r2
 800bba4:	608b      	str	r3, [r1, #8]
 800bba6:	4630      	mov	r0, r6
 800bba8:	f000 fdce 	bl	800c748 <_Bfree>
 800bbac:	69f3      	ldr	r3, [r6, #28]
 800bbae:	2200      	movs	r2, #0
 800bbb0:	601a      	str	r2, [r3, #0]
 800bbb2:	f1b9 0300 	subs.w	r3, r9, #0
 800bbb6:	bfbb      	ittet	lt
 800bbb8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bbbc:	9303      	strlt	r3, [sp, #12]
 800bbbe:	2300      	movge	r3, #0
 800bbc0:	2201      	movlt	r2, #1
 800bbc2:	bfac      	ite	ge
 800bbc4:	6023      	strge	r3, [r4, #0]
 800bbc6:	6022      	strlt	r2, [r4, #0]
 800bbc8:	4b97      	ldr	r3, [pc, #604]	; (800be28 <_dtoa_r+0x2d0>)
 800bbca:	9c03      	ldr	r4, [sp, #12]
 800bbcc:	43a3      	bics	r3, r4
 800bbce:	d11c      	bne.n	800bc0a <_dtoa_r+0xb2>
 800bbd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbd2:	f242 730f 	movw	r3, #9999	; 0x270f
 800bbd6:	6013      	str	r3, [r2, #0]
 800bbd8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800bbdc:	ea53 0308 	orrs.w	r3, r3, r8
 800bbe0:	f000 84fb 	beq.w	800c5da <_dtoa_r+0xa82>
 800bbe4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bbe6:	b963      	cbnz	r3, 800bc02 <_dtoa_r+0xaa>
 800bbe8:	4b90      	ldr	r3, [pc, #576]	; (800be2c <_dtoa_r+0x2d4>)
 800bbea:	e020      	b.n	800bc2e <_dtoa_r+0xd6>
 800bbec:	4b90      	ldr	r3, [pc, #576]	; (800be30 <_dtoa_r+0x2d8>)
 800bbee:	9301      	str	r3, [sp, #4]
 800bbf0:	3308      	adds	r3, #8
 800bbf2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800bbf4:	6013      	str	r3, [r2, #0]
 800bbf6:	9801      	ldr	r0, [sp, #4]
 800bbf8:	b011      	add	sp, #68	; 0x44
 800bbfa:	ecbd 8b02 	vpop	{d8}
 800bbfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc02:	4b8a      	ldr	r3, [pc, #552]	; (800be2c <_dtoa_r+0x2d4>)
 800bc04:	9301      	str	r3, [sp, #4]
 800bc06:	3303      	adds	r3, #3
 800bc08:	e7f3      	b.n	800bbf2 <_dtoa_r+0x9a>
 800bc0a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800bc0e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bc12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc16:	d10c      	bne.n	800bc32 <_dtoa_r+0xda>
 800bc18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	6013      	str	r3, [r2, #0]
 800bc1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	f000 84d7 	beq.w	800c5d4 <_dtoa_r+0xa7c>
 800bc26:	4b83      	ldr	r3, [pc, #524]	; (800be34 <_dtoa_r+0x2dc>)
 800bc28:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800bc2a:	6013      	str	r3, [r2, #0]
 800bc2c:	3b01      	subs	r3, #1
 800bc2e:	9301      	str	r3, [sp, #4]
 800bc30:	e7e1      	b.n	800bbf6 <_dtoa_r+0x9e>
 800bc32:	aa0e      	add	r2, sp, #56	; 0x38
 800bc34:	a90f      	add	r1, sp, #60	; 0x3c
 800bc36:	4630      	mov	r0, r6
 800bc38:	eeb0 0b48 	vmov.f64	d0, d8
 800bc3c:	f001 f866 	bl	800cd0c <__d2b>
 800bc40:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800bc44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bc46:	4605      	mov	r5, r0
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d046      	beq.n	800bcda <_dtoa_r+0x182>
 800bc4c:	eeb0 7b48 	vmov.f64	d7, d8
 800bc50:	ee18 1a90 	vmov	r1, s17
 800bc54:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bc58:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800bc5c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800bc60:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bc64:	2000      	movs	r0, #0
 800bc66:	ee07 1a90 	vmov	s15, r1
 800bc6a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800bc6e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800be08 <_dtoa_r+0x2b0>
 800bc72:	ee37 7b46 	vsub.f64	d7, d7, d6
 800bc76:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800be10 <_dtoa_r+0x2b8>
 800bc7a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800bc7e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800be18 <_dtoa_r+0x2c0>
 800bc82:	ee07 3a90 	vmov	s15, r3
 800bc86:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800bc8a:	eeb0 7b46 	vmov.f64	d7, d6
 800bc8e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800bc92:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800bc96:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800bc9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc9e:	ee16 ba90 	vmov	fp, s13
 800bca2:	9009      	str	r0, [sp, #36]	; 0x24
 800bca4:	d508      	bpl.n	800bcb8 <_dtoa_r+0x160>
 800bca6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800bcaa:	eeb4 6b47 	vcmp.f64	d6, d7
 800bcae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcb2:	bf18      	it	ne
 800bcb4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800bcb8:	f1bb 0f16 	cmp.w	fp, #22
 800bcbc:	d82b      	bhi.n	800bd16 <_dtoa_r+0x1be>
 800bcbe:	495e      	ldr	r1, [pc, #376]	; (800be38 <_dtoa_r+0x2e0>)
 800bcc0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800bcc4:	ed91 7b00 	vldr	d7, [r1]
 800bcc8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800bccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcd0:	d501      	bpl.n	800bcd6 <_dtoa_r+0x17e>
 800bcd2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bcd6:	2100      	movs	r1, #0
 800bcd8:	e01e      	b.n	800bd18 <_dtoa_r+0x1c0>
 800bcda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bcdc:	4413      	add	r3, r2
 800bcde:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800bce2:	2920      	cmp	r1, #32
 800bce4:	bfc1      	itttt	gt
 800bce6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800bcea:	408c      	lslgt	r4, r1
 800bcec:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800bcf0:	fa28 f101 	lsrgt.w	r1, r8, r1
 800bcf4:	bfd6      	itet	le
 800bcf6:	f1c1 0120 	rsble	r1, r1, #32
 800bcfa:	4321      	orrgt	r1, r4
 800bcfc:	fa08 f101 	lslle.w	r1, r8, r1
 800bd00:	ee07 1a90 	vmov	s15, r1
 800bd04:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800bd08:	3b01      	subs	r3, #1
 800bd0a:	ee17 1a90 	vmov	r1, s15
 800bd0e:	2001      	movs	r0, #1
 800bd10:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800bd14:	e7a7      	b.n	800bc66 <_dtoa_r+0x10e>
 800bd16:	2101      	movs	r1, #1
 800bd18:	1ad2      	subs	r2, r2, r3
 800bd1a:	1e53      	subs	r3, r2, #1
 800bd1c:	9305      	str	r3, [sp, #20]
 800bd1e:	bf45      	ittet	mi
 800bd20:	f1c2 0301 	rsbmi	r3, r2, #1
 800bd24:	9304      	strmi	r3, [sp, #16]
 800bd26:	2300      	movpl	r3, #0
 800bd28:	2300      	movmi	r3, #0
 800bd2a:	bf4c      	ite	mi
 800bd2c:	9305      	strmi	r3, [sp, #20]
 800bd2e:	9304      	strpl	r3, [sp, #16]
 800bd30:	f1bb 0f00 	cmp.w	fp, #0
 800bd34:	910b      	str	r1, [sp, #44]	; 0x2c
 800bd36:	db18      	blt.n	800bd6a <_dtoa_r+0x212>
 800bd38:	9b05      	ldr	r3, [sp, #20]
 800bd3a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800bd3e:	445b      	add	r3, fp
 800bd40:	9305      	str	r3, [sp, #20]
 800bd42:	2300      	movs	r3, #0
 800bd44:	9a06      	ldr	r2, [sp, #24]
 800bd46:	2a09      	cmp	r2, #9
 800bd48:	d848      	bhi.n	800bddc <_dtoa_r+0x284>
 800bd4a:	2a05      	cmp	r2, #5
 800bd4c:	bfc4      	itt	gt
 800bd4e:	3a04      	subgt	r2, #4
 800bd50:	9206      	strgt	r2, [sp, #24]
 800bd52:	9a06      	ldr	r2, [sp, #24]
 800bd54:	f1a2 0202 	sub.w	r2, r2, #2
 800bd58:	bfcc      	ite	gt
 800bd5a:	2400      	movgt	r4, #0
 800bd5c:	2401      	movle	r4, #1
 800bd5e:	2a03      	cmp	r2, #3
 800bd60:	d847      	bhi.n	800bdf2 <_dtoa_r+0x29a>
 800bd62:	e8df f002 	tbb	[pc, r2]
 800bd66:	2d0b      	.short	0x2d0b
 800bd68:	392b      	.short	0x392b
 800bd6a:	9b04      	ldr	r3, [sp, #16]
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	eba3 030b 	sub.w	r3, r3, fp
 800bd72:	9304      	str	r3, [sp, #16]
 800bd74:	920a      	str	r2, [sp, #40]	; 0x28
 800bd76:	f1cb 0300 	rsb	r3, fp, #0
 800bd7a:	e7e3      	b.n	800bd44 <_dtoa_r+0x1ec>
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	9207      	str	r2, [sp, #28]
 800bd80:	9a08      	ldr	r2, [sp, #32]
 800bd82:	2a00      	cmp	r2, #0
 800bd84:	dc38      	bgt.n	800bdf8 <_dtoa_r+0x2a0>
 800bd86:	f04f 0a01 	mov.w	sl, #1
 800bd8a:	46d1      	mov	r9, sl
 800bd8c:	4652      	mov	r2, sl
 800bd8e:	f8cd a020 	str.w	sl, [sp, #32]
 800bd92:	69f7      	ldr	r7, [r6, #28]
 800bd94:	2100      	movs	r1, #0
 800bd96:	2004      	movs	r0, #4
 800bd98:	f100 0c14 	add.w	ip, r0, #20
 800bd9c:	4594      	cmp	ip, r2
 800bd9e:	d930      	bls.n	800be02 <_dtoa_r+0x2aa>
 800bda0:	6079      	str	r1, [r7, #4]
 800bda2:	4630      	mov	r0, r6
 800bda4:	930d      	str	r3, [sp, #52]	; 0x34
 800bda6:	f000 fc8f 	bl	800c6c8 <_Balloc>
 800bdaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdac:	9001      	str	r0, [sp, #4]
 800bdae:	4602      	mov	r2, r0
 800bdb0:	2800      	cmp	r0, #0
 800bdb2:	d145      	bne.n	800be40 <_dtoa_r+0x2e8>
 800bdb4:	4b21      	ldr	r3, [pc, #132]	; (800be3c <_dtoa_r+0x2e4>)
 800bdb6:	f240 11af 	movw	r1, #431	; 0x1af
 800bdba:	e6e5      	b.n	800bb88 <_dtoa_r+0x30>
 800bdbc:	2201      	movs	r2, #1
 800bdbe:	e7de      	b.n	800bd7e <_dtoa_r+0x226>
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	9207      	str	r2, [sp, #28]
 800bdc4:	9a08      	ldr	r2, [sp, #32]
 800bdc6:	eb0b 0a02 	add.w	sl, fp, r2
 800bdca:	f10a 0901 	add.w	r9, sl, #1
 800bdce:	464a      	mov	r2, r9
 800bdd0:	2a01      	cmp	r2, #1
 800bdd2:	bfb8      	it	lt
 800bdd4:	2201      	movlt	r2, #1
 800bdd6:	e7dc      	b.n	800bd92 <_dtoa_r+0x23a>
 800bdd8:	2201      	movs	r2, #1
 800bdda:	e7f2      	b.n	800bdc2 <_dtoa_r+0x26a>
 800bddc:	2401      	movs	r4, #1
 800bdde:	2200      	movs	r2, #0
 800bde0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800bde4:	f04f 3aff 	mov.w	sl, #4294967295
 800bde8:	2100      	movs	r1, #0
 800bdea:	46d1      	mov	r9, sl
 800bdec:	2212      	movs	r2, #18
 800bdee:	9108      	str	r1, [sp, #32]
 800bdf0:	e7cf      	b.n	800bd92 <_dtoa_r+0x23a>
 800bdf2:	2201      	movs	r2, #1
 800bdf4:	9207      	str	r2, [sp, #28]
 800bdf6:	e7f5      	b.n	800bde4 <_dtoa_r+0x28c>
 800bdf8:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bdfc:	46d1      	mov	r9, sl
 800bdfe:	4652      	mov	r2, sl
 800be00:	e7c7      	b.n	800bd92 <_dtoa_r+0x23a>
 800be02:	3101      	adds	r1, #1
 800be04:	0040      	lsls	r0, r0, #1
 800be06:	e7c7      	b.n	800bd98 <_dtoa_r+0x240>
 800be08:	636f4361 	.word	0x636f4361
 800be0c:	3fd287a7 	.word	0x3fd287a7
 800be10:	8b60c8b3 	.word	0x8b60c8b3
 800be14:	3fc68a28 	.word	0x3fc68a28
 800be18:	509f79fb 	.word	0x509f79fb
 800be1c:	3fd34413 	.word	0x3fd34413
 800be20:	08040079 	.word	0x08040079
 800be24:	08040090 	.word	0x08040090
 800be28:	7ff00000 	.word	0x7ff00000
 800be2c:	08040075 	.word	0x08040075
 800be30:	0804006c 	.word	0x0804006c
 800be34:	08040049 	.word	0x08040049
 800be38:	08040180 	.word	0x08040180
 800be3c:	080400e8 	.word	0x080400e8
 800be40:	69f2      	ldr	r2, [r6, #28]
 800be42:	9901      	ldr	r1, [sp, #4]
 800be44:	6011      	str	r1, [r2, #0]
 800be46:	f1b9 0f0e 	cmp.w	r9, #14
 800be4a:	d86c      	bhi.n	800bf26 <_dtoa_r+0x3ce>
 800be4c:	2c00      	cmp	r4, #0
 800be4e:	d06a      	beq.n	800bf26 <_dtoa_r+0x3ce>
 800be50:	f1bb 0f00 	cmp.w	fp, #0
 800be54:	f340 80a0 	ble.w	800bf98 <_dtoa_r+0x440>
 800be58:	4ac1      	ldr	r2, [pc, #772]	; (800c160 <_dtoa_r+0x608>)
 800be5a:	f00b 010f 	and.w	r1, fp, #15
 800be5e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800be62:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800be66:	ed92 7b00 	vldr	d7, [r2]
 800be6a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800be6e:	f000 8087 	beq.w	800bf80 <_dtoa_r+0x428>
 800be72:	49bc      	ldr	r1, [pc, #752]	; (800c164 <_dtoa_r+0x60c>)
 800be74:	ed91 6b08 	vldr	d6, [r1, #32]
 800be78:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800be7c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800be80:	f002 020f 	and.w	r2, r2, #15
 800be84:	2103      	movs	r1, #3
 800be86:	48b7      	ldr	r0, [pc, #732]	; (800c164 <_dtoa_r+0x60c>)
 800be88:	2a00      	cmp	r2, #0
 800be8a:	d17b      	bne.n	800bf84 <_dtoa_r+0x42c>
 800be8c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800be90:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800be94:	ed8d 7b02 	vstr	d7, [sp, #8]
 800be98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800be9a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800be9e:	2a00      	cmp	r2, #0
 800bea0:	f000 80a0 	beq.w	800bfe4 <_dtoa_r+0x48c>
 800bea4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800bea8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800beac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800beb0:	f140 8098 	bpl.w	800bfe4 <_dtoa_r+0x48c>
 800beb4:	f1b9 0f00 	cmp.w	r9, #0
 800beb8:	f000 8094 	beq.w	800bfe4 <_dtoa_r+0x48c>
 800bebc:	f1ba 0f00 	cmp.w	sl, #0
 800bec0:	dd2f      	ble.n	800bf22 <_dtoa_r+0x3ca>
 800bec2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800bec6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800beca:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bece:	f10b 32ff 	add.w	r2, fp, #4294967295
 800bed2:	3101      	adds	r1, #1
 800bed4:	4654      	mov	r4, sl
 800bed6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800beda:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800bede:	ee07 1a90 	vmov	s15, r1
 800bee2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800bee6:	eea7 5b06 	vfma.f64	d5, d7, d6
 800beea:	ee15 7a90 	vmov	r7, s11
 800beee:	ec51 0b15 	vmov	r0, r1, d5
 800bef2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800bef6:	2c00      	cmp	r4, #0
 800bef8:	d177      	bne.n	800bfea <_dtoa_r+0x492>
 800befa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800befe:	ee36 6b47 	vsub.f64	d6, d6, d7
 800bf02:	ec41 0b17 	vmov	d7, r0, r1
 800bf06:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bf0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf0e:	f300 826a 	bgt.w	800c3e6 <_dtoa_r+0x88e>
 800bf12:	eeb1 7b47 	vneg.f64	d7, d7
 800bf16:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bf1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf1e:	f100 8260 	bmi.w	800c3e2 <_dtoa_r+0x88a>
 800bf22:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bf26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bf28:	2a00      	cmp	r2, #0
 800bf2a:	f2c0 811d 	blt.w	800c168 <_dtoa_r+0x610>
 800bf2e:	f1bb 0f0e 	cmp.w	fp, #14
 800bf32:	f300 8119 	bgt.w	800c168 <_dtoa_r+0x610>
 800bf36:	4b8a      	ldr	r3, [pc, #552]	; (800c160 <_dtoa_r+0x608>)
 800bf38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bf3c:	ed93 6b00 	vldr	d6, [r3]
 800bf40:	9b08      	ldr	r3, [sp, #32]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	f280 80b7 	bge.w	800c0b6 <_dtoa_r+0x55e>
 800bf48:	f1b9 0f00 	cmp.w	r9, #0
 800bf4c:	f300 80b3 	bgt.w	800c0b6 <_dtoa_r+0x55e>
 800bf50:	f040 8246 	bne.w	800c3e0 <_dtoa_r+0x888>
 800bf54:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800bf58:	ee26 6b07 	vmul.f64	d6, d6, d7
 800bf5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bf60:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bf64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf68:	464c      	mov	r4, r9
 800bf6a:	464f      	mov	r7, r9
 800bf6c:	f280 821c 	bge.w	800c3a8 <_dtoa_r+0x850>
 800bf70:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bf74:	2331      	movs	r3, #49	; 0x31
 800bf76:	f808 3b01 	strb.w	r3, [r8], #1
 800bf7a:	f10b 0b01 	add.w	fp, fp, #1
 800bf7e:	e218      	b.n	800c3b2 <_dtoa_r+0x85a>
 800bf80:	2102      	movs	r1, #2
 800bf82:	e780      	b.n	800be86 <_dtoa_r+0x32e>
 800bf84:	07d4      	lsls	r4, r2, #31
 800bf86:	d504      	bpl.n	800bf92 <_dtoa_r+0x43a>
 800bf88:	ed90 6b00 	vldr	d6, [r0]
 800bf8c:	3101      	adds	r1, #1
 800bf8e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bf92:	1052      	asrs	r2, r2, #1
 800bf94:	3008      	adds	r0, #8
 800bf96:	e777      	b.n	800be88 <_dtoa_r+0x330>
 800bf98:	d022      	beq.n	800bfe0 <_dtoa_r+0x488>
 800bf9a:	f1cb 0200 	rsb	r2, fp, #0
 800bf9e:	4970      	ldr	r1, [pc, #448]	; (800c160 <_dtoa_r+0x608>)
 800bfa0:	f002 000f 	and.w	r0, r2, #15
 800bfa4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800bfa8:	ed91 7b00 	vldr	d7, [r1]
 800bfac:	ee28 7b07 	vmul.f64	d7, d8, d7
 800bfb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bfb4:	486b      	ldr	r0, [pc, #428]	; (800c164 <_dtoa_r+0x60c>)
 800bfb6:	1112      	asrs	r2, r2, #4
 800bfb8:	2400      	movs	r4, #0
 800bfba:	2102      	movs	r1, #2
 800bfbc:	b92a      	cbnz	r2, 800bfca <_dtoa_r+0x472>
 800bfbe:	2c00      	cmp	r4, #0
 800bfc0:	f43f af6a 	beq.w	800be98 <_dtoa_r+0x340>
 800bfc4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bfc8:	e766      	b.n	800be98 <_dtoa_r+0x340>
 800bfca:	07d7      	lsls	r7, r2, #31
 800bfcc:	d505      	bpl.n	800bfda <_dtoa_r+0x482>
 800bfce:	ed90 6b00 	vldr	d6, [r0]
 800bfd2:	3101      	adds	r1, #1
 800bfd4:	2401      	movs	r4, #1
 800bfd6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bfda:	1052      	asrs	r2, r2, #1
 800bfdc:	3008      	adds	r0, #8
 800bfde:	e7ed      	b.n	800bfbc <_dtoa_r+0x464>
 800bfe0:	2102      	movs	r1, #2
 800bfe2:	e759      	b.n	800be98 <_dtoa_r+0x340>
 800bfe4:	465a      	mov	r2, fp
 800bfe6:	464c      	mov	r4, r9
 800bfe8:	e775      	b.n	800bed6 <_dtoa_r+0x37e>
 800bfea:	ec41 0b17 	vmov	d7, r0, r1
 800bfee:	495c      	ldr	r1, [pc, #368]	; (800c160 <_dtoa_r+0x608>)
 800bff0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800bff4:	ed11 4b02 	vldr	d4, [r1, #-8]
 800bff8:	9901      	ldr	r1, [sp, #4]
 800bffa:	440c      	add	r4, r1
 800bffc:	9907      	ldr	r1, [sp, #28]
 800bffe:	b351      	cbz	r1, 800c056 <_dtoa_r+0x4fe>
 800c000:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800c004:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800c008:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c00c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c010:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800c014:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c018:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c01c:	ee14 1a90 	vmov	r1, s9
 800c020:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c024:	3130      	adds	r1, #48	; 0x30
 800c026:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c02a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c02e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c032:	f808 1b01 	strb.w	r1, [r8], #1
 800c036:	d439      	bmi.n	800c0ac <_dtoa_r+0x554>
 800c038:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c03c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c044:	d472      	bmi.n	800c12c <_dtoa_r+0x5d4>
 800c046:	45a0      	cmp	r8, r4
 800c048:	f43f af6b 	beq.w	800bf22 <_dtoa_r+0x3ca>
 800c04c:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c050:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c054:	e7e0      	b.n	800c018 <_dtoa_r+0x4c0>
 800c056:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c05a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c05e:	4620      	mov	r0, r4
 800c060:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800c064:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c068:	ee14 1a90 	vmov	r1, s9
 800c06c:	3130      	adds	r1, #48	; 0x30
 800c06e:	f808 1b01 	strb.w	r1, [r8], #1
 800c072:	45a0      	cmp	r8, r4
 800c074:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c078:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c07c:	d118      	bne.n	800c0b0 <_dtoa_r+0x558>
 800c07e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800c082:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c086:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c08a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c08e:	dc4d      	bgt.n	800c12c <_dtoa_r+0x5d4>
 800c090:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c094:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c09c:	f57f af41 	bpl.w	800bf22 <_dtoa_r+0x3ca>
 800c0a0:	4680      	mov	r8, r0
 800c0a2:	3801      	subs	r0, #1
 800c0a4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800c0a8:	2b30      	cmp	r3, #48	; 0x30
 800c0aa:	d0f9      	beq.n	800c0a0 <_dtoa_r+0x548>
 800c0ac:	4693      	mov	fp, r2
 800c0ae:	e02a      	b.n	800c106 <_dtoa_r+0x5ae>
 800c0b0:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c0b4:	e7d6      	b.n	800c064 <_dtoa_r+0x50c>
 800c0b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c0ba:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800c0be:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c0c2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c0c6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c0ca:	ee15 3a10 	vmov	r3, s10
 800c0ce:	3330      	adds	r3, #48	; 0x30
 800c0d0:	f808 3b01 	strb.w	r3, [r8], #1
 800c0d4:	9b01      	ldr	r3, [sp, #4]
 800c0d6:	eba8 0303 	sub.w	r3, r8, r3
 800c0da:	4599      	cmp	r9, r3
 800c0dc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c0e0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c0e4:	d133      	bne.n	800c14e <_dtoa_r+0x5f6>
 800c0e6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c0ea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c0ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0f2:	dc1a      	bgt.n	800c12a <_dtoa_r+0x5d2>
 800c0f4:	eeb4 7b46 	vcmp.f64	d7, d6
 800c0f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0fc:	d103      	bne.n	800c106 <_dtoa_r+0x5ae>
 800c0fe:	ee15 3a10 	vmov	r3, s10
 800c102:	07d9      	lsls	r1, r3, #31
 800c104:	d411      	bmi.n	800c12a <_dtoa_r+0x5d2>
 800c106:	4629      	mov	r1, r5
 800c108:	4630      	mov	r0, r6
 800c10a:	f000 fb1d 	bl	800c748 <_Bfree>
 800c10e:	2300      	movs	r3, #0
 800c110:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c112:	f888 3000 	strb.w	r3, [r8]
 800c116:	f10b 0301 	add.w	r3, fp, #1
 800c11a:	6013      	str	r3, [r2, #0]
 800c11c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c11e:	2b00      	cmp	r3, #0
 800c120:	f43f ad69 	beq.w	800bbf6 <_dtoa_r+0x9e>
 800c124:	f8c3 8000 	str.w	r8, [r3]
 800c128:	e565      	b.n	800bbf6 <_dtoa_r+0x9e>
 800c12a:	465a      	mov	r2, fp
 800c12c:	4643      	mov	r3, r8
 800c12e:	4698      	mov	r8, r3
 800c130:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800c134:	2939      	cmp	r1, #57	; 0x39
 800c136:	d106      	bne.n	800c146 <_dtoa_r+0x5ee>
 800c138:	9901      	ldr	r1, [sp, #4]
 800c13a:	4299      	cmp	r1, r3
 800c13c:	d1f7      	bne.n	800c12e <_dtoa_r+0x5d6>
 800c13e:	9801      	ldr	r0, [sp, #4]
 800c140:	2130      	movs	r1, #48	; 0x30
 800c142:	3201      	adds	r2, #1
 800c144:	7001      	strb	r1, [r0, #0]
 800c146:	7819      	ldrb	r1, [r3, #0]
 800c148:	3101      	adds	r1, #1
 800c14a:	7019      	strb	r1, [r3, #0]
 800c14c:	e7ae      	b.n	800c0ac <_dtoa_r+0x554>
 800c14e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c152:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c15a:	d1b2      	bne.n	800c0c2 <_dtoa_r+0x56a>
 800c15c:	e7d3      	b.n	800c106 <_dtoa_r+0x5ae>
 800c15e:	bf00      	nop
 800c160:	08040180 	.word	0x08040180
 800c164:	08040158 	.word	0x08040158
 800c168:	9907      	ldr	r1, [sp, #28]
 800c16a:	2900      	cmp	r1, #0
 800c16c:	f000 80d0 	beq.w	800c310 <_dtoa_r+0x7b8>
 800c170:	9906      	ldr	r1, [sp, #24]
 800c172:	2901      	cmp	r1, #1
 800c174:	f300 80b4 	bgt.w	800c2e0 <_dtoa_r+0x788>
 800c178:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c17a:	2900      	cmp	r1, #0
 800c17c:	f000 80ac 	beq.w	800c2d8 <_dtoa_r+0x780>
 800c180:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c184:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c188:	461c      	mov	r4, r3
 800c18a:	9309      	str	r3, [sp, #36]	; 0x24
 800c18c:	9b04      	ldr	r3, [sp, #16]
 800c18e:	4413      	add	r3, r2
 800c190:	9304      	str	r3, [sp, #16]
 800c192:	9b05      	ldr	r3, [sp, #20]
 800c194:	2101      	movs	r1, #1
 800c196:	4413      	add	r3, r2
 800c198:	4630      	mov	r0, r6
 800c19a:	9305      	str	r3, [sp, #20]
 800c19c:	f000 fb8a 	bl	800c8b4 <__i2b>
 800c1a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1a2:	4607      	mov	r7, r0
 800c1a4:	f1b8 0f00 	cmp.w	r8, #0
 800c1a8:	d00d      	beq.n	800c1c6 <_dtoa_r+0x66e>
 800c1aa:	9a05      	ldr	r2, [sp, #20]
 800c1ac:	2a00      	cmp	r2, #0
 800c1ae:	dd0a      	ble.n	800c1c6 <_dtoa_r+0x66e>
 800c1b0:	4542      	cmp	r2, r8
 800c1b2:	9904      	ldr	r1, [sp, #16]
 800c1b4:	bfa8      	it	ge
 800c1b6:	4642      	movge	r2, r8
 800c1b8:	1a89      	subs	r1, r1, r2
 800c1ba:	9104      	str	r1, [sp, #16]
 800c1bc:	9905      	ldr	r1, [sp, #20]
 800c1be:	eba8 0802 	sub.w	r8, r8, r2
 800c1c2:	1a8a      	subs	r2, r1, r2
 800c1c4:	9205      	str	r2, [sp, #20]
 800c1c6:	b303      	cbz	r3, 800c20a <_dtoa_r+0x6b2>
 800c1c8:	9a07      	ldr	r2, [sp, #28]
 800c1ca:	2a00      	cmp	r2, #0
 800c1cc:	f000 80a5 	beq.w	800c31a <_dtoa_r+0x7c2>
 800c1d0:	2c00      	cmp	r4, #0
 800c1d2:	dd13      	ble.n	800c1fc <_dtoa_r+0x6a4>
 800c1d4:	4639      	mov	r1, r7
 800c1d6:	4622      	mov	r2, r4
 800c1d8:	4630      	mov	r0, r6
 800c1da:	930d      	str	r3, [sp, #52]	; 0x34
 800c1dc:	f000 fc2a 	bl	800ca34 <__pow5mult>
 800c1e0:	462a      	mov	r2, r5
 800c1e2:	4601      	mov	r1, r0
 800c1e4:	4607      	mov	r7, r0
 800c1e6:	4630      	mov	r0, r6
 800c1e8:	f000 fb7a 	bl	800c8e0 <__multiply>
 800c1ec:	4629      	mov	r1, r5
 800c1ee:	9009      	str	r0, [sp, #36]	; 0x24
 800c1f0:	4630      	mov	r0, r6
 800c1f2:	f000 faa9 	bl	800c748 <_Bfree>
 800c1f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1fa:	4615      	mov	r5, r2
 800c1fc:	1b1a      	subs	r2, r3, r4
 800c1fe:	d004      	beq.n	800c20a <_dtoa_r+0x6b2>
 800c200:	4629      	mov	r1, r5
 800c202:	4630      	mov	r0, r6
 800c204:	f000 fc16 	bl	800ca34 <__pow5mult>
 800c208:	4605      	mov	r5, r0
 800c20a:	2101      	movs	r1, #1
 800c20c:	4630      	mov	r0, r6
 800c20e:	f000 fb51 	bl	800c8b4 <__i2b>
 800c212:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c214:	2b00      	cmp	r3, #0
 800c216:	4604      	mov	r4, r0
 800c218:	f340 8081 	ble.w	800c31e <_dtoa_r+0x7c6>
 800c21c:	461a      	mov	r2, r3
 800c21e:	4601      	mov	r1, r0
 800c220:	4630      	mov	r0, r6
 800c222:	f000 fc07 	bl	800ca34 <__pow5mult>
 800c226:	9b06      	ldr	r3, [sp, #24]
 800c228:	2b01      	cmp	r3, #1
 800c22a:	4604      	mov	r4, r0
 800c22c:	dd7a      	ble.n	800c324 <_dtoa_r+0x7cc>
 800c22e:	2300      	movs	r3, #0
 800c230:	9309      	str	r3, [sp, #36]	; 0x24
 800c232:	6922      	ldr	r2, [r4, #16]
 800c234:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c238:	6910      	ldr	r0, [r2, #16]
 800c23a:	f000 faed 	bl	800c818 <__hi0bits>
 800c23e:	f1c0 0020 	rsb	r0, r0, #32
 800c242:	9b05      	ldr	r3, [sp, #20]
 800c244:	4418      	add	r0, r3
 800c246:	f010 001f 	ands.w	r0, r0, #31
 800c24a:	f000 8093 	beq.w	800c374 <_dtoa_r+0x81c>
 800c24e:	f1c0 0220 	rsb	r2, r0, #32
 800c252:	2a04      	cmp	r2, #4
 800c254:	f340 8085 	ble.w	800c362 <_dtoa_r+0x80a>
 800c258:	9b04      	ldr	r3, [sp, #16]
 800c25a:	f1c0 001c 	rsb	r0, r0, #28
 800c25e:	4403      	add	r3, r0
 800c260:	9304      	str	r3, [sp, #16]
 800c262:	9b05      	ldr	r3, [sp, #20]
 800c264:	4480      	add	r8, r0
 800c266:	4403      	add	r3, r0
 800c268:	9305      	str	r3, [sp, #20]
 800c26a:	9b04      	ldr	r3, [sp, #16]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	dd05      	ble.n	800c27c <_dtoa_r+0x724>
 800c270:	4629      	mov	r1, r5
 800c272:	461a      	mov	r2, r3
 800c274:	4630      	mov	r0, r6
 800c276:	f000 fc37 	bl	800cae8 <__lshift>
 800c27a:	4605      	mov	r5, r0
 800c27c:	9b05      	ldr	r3, [sp, #20]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	dd05      	ble.n	800c28e <_dtoa_r+0x736>
 800c282:	4621      	mov	r1, r4
 800c284:	461a      	mov	r2, r3
 800c286:	4630      	mov	r0, r6
 800c288:	f000 fc2e 	bl	800cae8 <__lshift>
 800c28c:	4604      	mov	r4, r0
 800c28e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c290:	2b00      	cmp	r3, #0
 800c292:	d071      	beq.n	800c378 <_dtoa_r+0x820>
 800c294:	4621      	mov	r1, r4
 800c296:	4628      	mov	r0, r5
 800c298:	f000 fc92 	bl	800cbc0 <__mcmp>
 800c29c:	2800      	cmp	r0, #0
 800c29e:	da6b      	bge.n	800c378 <_dtoa_r+0x820>
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	4629      	mov	r1, r5
 800c2a4:	220a      	movs	r2, #10
 800c2a6:	4630      	mov	r0, r6
 800c2a8:	f000 fa70 	bl	800c78c <__multadd>
 800c2ac:	9b07      	ldr	r3, [sp, #28]
 800c2ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c2b2:	4605      	mov	r5, r0
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	f000 8197 	beq.w	800c5e8 <_dtoa_r+0xa90>
 800c2ba:	4639      	mov	r1, r7
 800c2bc:	2300      	movs	r3, #0
 800c2be:	220a      	movs	r2, #10
 800c2c0:	4630      	mov	r0, r6
 800c2c2:	f000 fa63 	bl	800c78c <__multadd>
 800c2c6:	f1ba 0f00 	cmp.w	sl, #0
 800c2ca:	4607      	mov	r7, r0
 800c2cc:	f300 8093 	bgt.w	800c3f6 <_dtoa_r+0x89e>
 800c2d0:	9b06      	ldr	r3, [sp, #24]
 800c2d2:	2b02      	cmp	r3, #2
 800c2d4:	dc57      	bgt.n	800c386 <_dtoa_r+0x82e>
 800c2d6:	e08e      	b.n	800c3f6 <_dtoa_r+0x89e>
 800c2d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c2da:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c2de:	e751      	b.n	800c184 <_dtoa_r+0x62c>
 800c2e0:	f109 34ff 	add.w	r4, r9, #4294967295
 800c2e4:	42a3      	cmp	r3, r4
 800c2e6:	bfbf      	itttt	lt
 800c2e8:	1ae2      	sublt	r2, r4, r3
 800c2ea:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c2ec:	189b      	addlt	r3, r3, r2
 800c2ee:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c2f0:	bfae      	itee	ge
 800c2f2:	1b1c      	subge	r4, r3, r4
 800c2f4:	4623      	movlt	r3, r4
 800c2f6:	2400      	movlt	r4, #0
 800c2f8:	f1b9 0f00 	cmp.w	r9, #0
 800c2fc:	bfb5      	itete	lt
 800c2fe:	9a04      	ldrlt	r2, [sp, #16]
 800c300:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800c304:	eba2 0809 	sublt.w	r8, r2, r9
 800c308:	464a      	movge	r2, r9
 800c30a:	bfb8      	it	lt
 800c30c:	2200      	movlt	r2, #0
 800c30e:	e73c      	b.n	800c18a <_dtoa_r+0x632>
 800c310:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c314:	9f07      	ldr	r7, [sp, #28]
 800c316:	461c      	mov	r4, r3
 800c318:	e744      	b.n	800c1a4 <_dtoa_r+0x64c>
 800c31a:	461a      	mov	r2, r3
 800c31c:	e770      	b.n	800c200 <_dtoa_r+0x6a8>
 800c31e:	9b06      	ldr	r3, [sp, #24]
 800c320:	2b01      	cmp	r3, #1
 800c322:	dc18      	bgt.n	800c356 <_dtoa_r+0x7fe>
 800c324:	9b02      	ldr	r3, [sp, #8]
 800c326:	b9b3      	cbnz	r3, 800c356 <_dtoa_r+0x7fe>
 800c328:	9b03      	ldr	r3, [sp, #12]
 800c32a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c32e:	b9a2      	cbnz	r2, 800c35a <_dtoa_r+0x802>
 800c330:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800c334:	0d12      	lsrs	r2, r2, #20
 800c336:	0512      	lsls	r2, r2, #20
 800c338:	b18a      	cbz	r2, 800c35e <_dtoa_r+0x806>
 800c33a:	9b04      	ldr	r3, [sp, #16]
 800c33c:	3301      	adds	r3, #1
 800c33e:	9304      	str	r3, [sp, #16]
 800c340:	9b05      	ldr	r3, [sp, #20]
 800c342:	3301      	adds	r3, #1
 800c344:	9305      	str	r3, [sp, #20]
 800c346:	2301      	movs	r3, #1
 800c348:	9309      	str	r3, [sp, #36]	; 0x24
 800c34a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	f47f af70 	bne.w	800c232 <_dtoa_r+0x6da>
 800c352:	2001      	movs	r0, #1
 800c354:	e775      	b.n	800c242 <_dtoa_r+0x6ea>
 800c356:	2300      	movs	r3, #0
 800c358:	e7f6      	b.n	800c348 <_dtoa_r+0x7f0>
 800c35a:	9b02      	ldr	r3, [sp, #8]
 800c35c:	e7f4      	b.n	800c348 <_dtoa_r+0x7f0>
 800c35e:	9209      	str	r2, [sp, #36]	; 0x24
 800c360:	e7f3      	b.n	800c34a <_dtoa_r+0x7f2>
 800c362:	d082      	beq.n	800c26a <_dtoa_r+0x712>
 800c364:	9b04      	ldr	r3, [sp, #16]
 800c366:	321c      	adds	r2, #28
 800c368:	4413      	add	r3, r2
 800c36a:	9304      	str	r3, [sp, #16]
 800c36c:	9b05      	ldr	r3, [sp, #20]
 800c36e:	4490      	add	r8, r2
 800c370:	4413      	add	r3, r2
 800c372:	e779      	b.n	800c268 <_dtoa_r+0x710>
 800c374:	4602      	mov	r2, r0
 800c376:	e7f5      	b.n	800c364 <_dtoa_r+0x80c>
 800c378:	f1b9 0f00 	cmp.w	r9, #0
 800c37c:	dc36      	bgt.n	800c3ec <_dtoa_r+0x894>
 800c37e:	9b06      	ldr	r3, [sp, #24]
 800c380:	2b02      	cmp	r3, #2
 800c382:	dd33      	ble.n	800c3ec <_dtoa_r+0x894>
 800c384:	46ca      	mov	sl, r9
 800c386:	f1ba 0f00 	cmp.w	sl, #0
 800c38a:	d10d      	bne.n	800c3a8 <_dtoa_r+0x850>
 800c38c:	4621      	mov	r1, r4
 800c38e:	4653      	mov	r3, sl
 800c390:	2205      	movs	r2, #5
 800c392:	4630      	mov	r0, r6
 800c394:	f000 f9fa 	bl	800c78c <__multadd>
 800c398:	4601      	mov	r1, r0
 800c39a:	4604      	mov	r4, r0
 800c39c:	4628      	mov	r0, r5
 800c39e:	f000 fc0f 	bl	800cbc0 <__mcmp>
 800c3a2:	2800      	cmp	r0, #0
 800c3a4:	f73f ade4 	bgt.w	800bf70 <_dtoa_r+0x418>
 800c3a8:	9b08      	ldr	r3, [sp, #32]
 800c3aa:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c3ae:	ea6f 0b03 	mvn.w	fp, r3
 800c3b2:	f04f 0900 	mov.w	r9, #0
 800c3b6:	4621      	mov	r1, r4
 800c3b8:	4630      	mov	r0, r6
 800c3ba:	f000 f9c5 	bl	800c748 <_Bfree>
 800c3be:	2f00      	cmp	r7, #0
 800c3c0:	f43f aea1 	beq.w	800c106 <_dtoa_r+0x5ae>
 800c3c4:	f1b9 0f00 	cmp.w	r9, #0
 800c3c8:	d005      	beq.n	800c3d6 <_dtoa_r+0x87e>
 800c3ca:	45b9      	cmp	r9, r7
 800c3cc:	d003      	beq.n	800c3d6 <_dtoa_r+0x87e>
 800c3ce:	4649      	mov	r1, r9
 800c3d0:	4630      	mov	r0, r6
 800c3d2:	f000 f9b9 	bl	800c748 <_Bfree>
 800c3d6:	4639      	mov	r1, r7
 800c3d8:	4630      	mov	r0, r6
 800c3da:	f000 f9b5 	bl	800c748 <_Bfree>
 800c3de:	e692      	b.n	800c106 <_dtoa_r+0x5ae>
 800c3e0:	2400      	movs	r4, #0
 800c3e2:	4627      	mov	r7, r4
 800c3e4:	e7e0      	b.n	800c3a8 <_dtoa_r+0x850>
 800c3e6:	4693      	mov	fp, r2
 800c3e8:	4627      	mov	r7, r4
 800c3ea:	e5c1      	b.n	800bf70 <_dtoa_r+0x418>
 800c3ec:	9b07      	ldr	r3, [sp, #28]
 800c3ee:	46ca      	mov	sl, r9
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	f000 8100 	beq.w	800c5f6 <_dtoa_r+0xa9e>
 800c3f6:	f1b8 0f00 	cmp.w	r8, #0
 800c3fa:	dd05      	ble.n	800c408 <_dtoa_r+0x8b0>
 800c3fc:	4639      	mov	r1, r7
 800c3fe:	4642      	mov	r2, r8
 800c400:	4630      	mov	r0, r6
 800c402:	f000 fb71 	bl	800cae8 <__lshift>
 800c406:	4607      	mov	r7, r0
 800c408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d05d      	beq.n	800c4ca <_dtoa_r+0x972>
 800c40e:	6879      	ldr	r1, [r7, #4]
 800c410:	4630      	mov	r0, r6
 800c412:	f000 f959 	bl	800c6c8 <_Balloc>
 800c416:	4680      	mov	r8, r0
 800c418:	b928      	cbnz	r0, 800c426 <_dtoa_r+0x8ce>
 800c41a:	4b82      	ldr	r3, [pc, #520]	; (800c624 <_dtoa_r+0xacc>)
 800c41c:	4602      	mov	r2, r0
 800c41e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c422:	f7ff bbb1 	b.w	800bb88 <_dtoa_r+0x30>
 800c426:	693a      	ldr	r2, [r7, #16]
 800c428:	3202      	adds	r2, #2
 800c42a:	0092      	lsls	r2, r2, #2
 800c42c:	f107 010c 	add.w	r1, r7, #12
 800c430:	300c      	adds	r0, #12
 800c432:	f7ff fafa 	bl	800ba2a <memcpy>
 800c436:	2201      	movs	r2, #1
 800c438:	4641      	mov	r1, r8
 800c43a:	4630      	mov	r0, r6
 800c43c:	f000 fb54 	bl	800cae8 <__lshift>
 800c440:	9b01      	ldr	r3, [sp, #4]
 800c442:	3301      	adds	r3, #1
 800c444:	9304      	str	r3, [sp, #16]
 800c446:	9b01      	ldr	r3, [sp, #4]
 800c448:	4453      	add	r3, sl
 800c44a:	9308      	str	r3, [sp, #32]
 800c44c:	9b02      	ldr	r3, [sp, #8]
 800c44e:	f003 0301 	and.w	r3, r3, #1
 800c452:	46b9      	mov	r9, r7
 800c454:	9307      	str	r3, [sp, #28]
 800c456:	4607      	mov	r7, r0
 800c458:	9b04      	ldr	r3, [sp, #16]
 800c45a:	4621      	mov	r1, r4
 800c45c:	3b01      	subs	r3, #1
 800c45e:	4628      	mov	r0, r5
 800c460:	9302      	str	r3, [sp, #8]
 800c462:	f7ff faf0 	bl	800ba46 <quorem>
 800c466:	4603      	mov	r3, r0
 800c468:	3330      	adds	r3, #48	; 0x30
 800c46a:	9005      	str	r0, [sp, #20]
 800c46c:	4649      	mov	r1, r9
 800c46e:	4628      	mov	r0, r5
 800c470:	9309      	str	r3, [sp, #36]	; 0x24
 800c472:	f000 fba5 	bl	800cbc0 <__mcmp>
 800c476:	463a      	mov	r2, r7
 800c478:	4682      	mov	sl, r0
 800c47a:	4621      	mov	r1, r4
 800c47c:	4630      	mov	r0, r6
 800c47e:	f000 fbbb 	bl	800cbf8 <__mdiff>
 800c482:	68c2      	ldr	r2, [r0, #12]
 800c484:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c486:	4680      	mov	r8, r0
 800c488:	bb0a      	cbnz	r2, 800c4ce <_dtoa_r+0x976>
 800c48a:	4601      	mov	r1, r0
 800c48c:	4628      	mov	r0, r5
 800c48e:	f000 fb97 	bl	800cbc0 <__mcmp>
 800c492:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c494:	4602      	mov	r2, r0
 800c496:	4641      	mov	r1, r8
 800c498:	4630      	mov	r0, r6
 800c49a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800c49e:	f000 f953 	bl	800c748 <_Bfree>
 800c4a2:	9b06      	ldr	r3, [sp, #24]
 800c4a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c4a6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800c4aa:	ea43 0102 	orr.w	r1, r3, r2
 800c4ae:	9b07      	ldr	r3, [sp, #28]
 800c4b0:	4319      	orrs	r1, r3
 800c4b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4b4:	d10d      	bne.n	800c4d2 <_dtoa_r+0x97a>
 800c4b6:	2b39      	cmp	r3, #57	; 0x39
 800c4b8:	d029      	beq.n	800c50e <_dtoa_r+0x9b6>
 800c4ba:	f1ba 0f00 	cmp.w	sl, #0
 800c4be:	dd01      	ble.n	800c4c4 <_dtoa_r+0x96c>
 800c4c0:	9b05      	ldr	r3, [sp, #20]
 800c4c2:	3331      	adds	r3, #49	; 0x31
 800c4c4:	9a02      	ldr	r2, [sp, #8]
 800c4c6:	7013      	strb	r3, [r2, #0]
 800c4c8:	e775      	b.n	800c3b6 <_dtoa_r+0x85e>
 800c4ca:	4638      	mov	r0, r7
 800c4cc:	e7b8      	b.n	800c440 <_dtoa_r+0x8e8>
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	e7e1      	b.n	800c496 <_dtoa_r+0x93e>
 800c4d2:	f1ba 0f00 	cmp.w	sl, #0
 800c4d6:	db06      	blt.n	800c4e6 <_dtoa_r+0x98e>
 800c4d8:	9906      	ldr	r1, [sp, #24]
 800c4da:	ea41 0a0a 	orr.w	sl, r1, sl
 800c4de:	9907      	ldr	r1, [sp, #28]
 800c4e0:	ea5a 0a01 	orrs.w	sl, sl, r1
 800c4e4:	d120      	bne.n	800c528 <_dtoa_r+0x9d0>
 800c4e6:	2a00      	cmp	r2, #0
 800c4e8:	ddec      	ble.n	800c4c4 <_dtoa_r+0x96c>
 800c4ea:	4629      	mov	r1, r5
 800c4ec:	2201      	movs	r2, #1
 800c4ee:	4630      	mov	r0, r6
 800c4f0:	9304      	str	r3, [sp, #16]
 800c4f2:	f000 faf9 	bl	800cae8 <__lshift>
 800c4f6:	4621      	mov	r1, r4
 800c4f8:	4605      	mov	r5, r0
 800c4fa:	f000 fb61 	bl	800cbc0 <__mcmp>
 800c4fe:	2800      	cmp	r0, #0
 800c500:	9b04      	ldr	r3, [sp, #16]
 800c502:	dc02      	bgt.n	800c50a <_dtoa_r+0x9b2>
 800c504:	d1de      	bne.n	800c4c4 <_dtoa_r+0x96c>
 800c506:	07da      	lsls	r2, r3, #31
 800c508:	d5dc      	bpl.n	800c4c4 <_dtoa_r+0x96c>
 800c50a:	2b39      	cmp	r3, #57	; 0x39
 800c50c:	d1d8      	bne.n	800c4c0 <_dtoa_r+0x968>
 800c50e:	9a02      	ldr	r2, [sp, #8]
 800c510:	2339      	movs	r3, #57	; 0x39
 800c512:	7013      	strb	r3, [r2, #0]
 800c514:	4643      	mov	r3, r8
 800c516:	4698      	mov	r8, r3
 800c518:	3b01      	subs	r3, #1
 800c51a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800c51e:	2a39      	cmp	r2, #57	; 0x39
 800c520:	d051      	beq.n	800c5c6 <_dtoa_r+0xa6e>
 800c522:	3201      	adds	r2, #1
 800c524:	701a      	strb	r2, [r3, #0]
 800c526:	e746      	b.n	800c3b6 <_dtoa_r+0x85e>
 800c528:	2a00      	cmp	r2, #0
 800c52a:	dd03      	ble.n	800c534 <_dtoa_r+0x9dc>
 800c52c:	2b39      	cmp	r3, #57	; 0x39
 800c52e:	d0ee      	beq.n	800c50e <_dtoa_r+0x9b6>
 800c530:	3301      	adds	r3, #1
 800c532:	e7c7      	b.n	800c4c4 <_dtoa_r+0x96c>
 800c534:	9a04      	ldr	r2, [sp, #16]
 800c536:	9908      	ldr	r1, [sp, #32]
 800c538:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c53c:	428a      	cmp	r2, r1
 800c53e:	d02b      	beq.n	800c598 <_dtoa_r+0xa40>
 800c540:	4629      	mov	r1, r5
 800c542:	2300      	movs	r3, #0
 800c544:	220a      	movs	r2, #10
 800c546:	4630      	mov	r0, r6
 800c548:	f000 f920 	bl	800c78c <__multadd>
 800c54c:	45b9      	cmp	r9, r7
 800c54e:	4605      	mov	r5, r0
 800c550:	f04f 0300 	mov.w	r3, #0
 800c554:	f04f 020a 	mov.w	r2, #10
 800c558:	4649      	mov	r1, r9
 800c55a:	4630      	mov	r0, r6
 800c55c:	d107      	bne.n	800c56e <_dtoa_r+0xa16>
 800c55e:	f000 f915 	bl	800c78c <__multadd>
 800c562:	4681      	mov	r9, r0
 800c564:	4607      	mov	r7, r0
 800c566:	9b04      	ldr	r3, [sp, #16]
 800c568:	3301      	adds	r3, #1
 800c56a:	9304      	str	r3, [sp, #16]
 800c56c:	e774      	b.n	800c458 <_dtoa_r+0x900>
 800c56e:	f000 f90d 	bl	800c78c <__multadd>
 800c572:	4639      	mov	r1, r7
 800c574:	4681      	mov	r9, r0
 800c576:	2300      	movs	r3, #0
 800c578:	220a      	movs	r2, #10
 800c57a:	4630      	mov	r0, r6
 800c57c:	f000 f906 	bl	800c78c <__multadd>
 800c580:	4607      	mov	r7, r0
 800c582:	e7f0      	b.n	800c566 <_dtoa_r+0xa0e>
 800c584:	f1ba 0f00 	cmp.w	sl, #0
 800c588:	9a01      	ldr	r2, [sp, #4]
 800c58a:	bfcc      	ite	gt
 800c58c:	46d0      	movgt	r8, sl
 800c58e:	f04f 0801 	movle.w	r8, #1
 800c592:	4490      	add	r8, r2
 800c594:	f04f 0900 	mov.w	r9, #0
 800c598:	4629      	mov	r1, r5
 800c59a:	2201      	movs	r2, #1
 800c59c:	4630      	mov	r0, r6
 800c59e:	9302      	str	r3, [sp, #8]
 800c5a0:	f000 faa2 	bl	800cae8 <__lshift>
 800c5a4:	4621      	mov	r1, r4
 800c5a6:	4605      	mov	r5, r0
 800c5a8:	f000 fb0a 	bl	800cbc0 <__mcmp>
 800c5ac:	2800      	cmp	r0, #0
 800c5ae:	dcb1      	bgt.n	800c514 <_dtoa_r+0x9bc>
 800c5b0:	d102      	bne.n	800c5b8 <_dtoa_r+0xa60>
 800c5b2:	9b02      	ldr	r3, [sp, #8]
 800c5b4:	07db      	lsls	r3, r3, #31
 800c5b6:	d4ad      	bmi.n	800c514 <_dtoa_r+0x9bc>
 800c5b8:	4643      	mov	r3, r8
 800c5ba:	4698      	mov	r8, r3
 800c5bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c5c0:	2a30      	cmp	r2, #48	; 0x30
 800c5c2:	d0fa      	beq.n	800c5ba <_dtoa_r+0xa62>
 800c5c4:	e6f7      	b.n	800c3b6 <_dtoa_r+0x85e>
 800c5c6:	9a01      	ldr	r2, [sp, #4]
 800c5c8:	429a      	cmp	r2, r3
 800c5ca:	d1a4      	bne.n	800c516 <_dtoa_r+0x9be>
 800c5cc:	f10b 0b01 	add.w	fp, fp, #1
 800c5d0:	2331      	movs	r3, #49	; 0x31
 800c5d2:	e778      	b.n	800c4c6 <_dtoa_r+0x96e>
 800c5d4:	4b14      	ldr	r3, [pc, #80]	; (800c628 <_dtoa_r+0xad0>)
 800c5d6:	f7ff bb2a 	b.w	800bc2e <_dtoa_r+0xd6>
 800c5da:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	f47f ab05 	bne.w	800bbec <_dtoa_r+0x94>
 800c5e2:	4b12      	ldr	r3, [pc, #72]	; (800c62c <_dtoa_r+0xad4>)
 800c5e4:	f7ff bb23 	b.w	800bc2e <_dtoa_r+0xd6>
 800c5e8:	f1ba 0f00 	cmp.w	sl, #0
 800c5ec:	dc03      	bgt.n	800c5f6 <_dtoa_r+0xa9e>
 800c5ee:	9b06      	ldr	r3, [sp, #24]
 800c5f0:	2b02      	cmp	r3, #2
 800c5f2:	f73f aec8 	bgt.w	800c386 <_dtoa_r+0x82e>
 800c5f6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c5fa:	4621      	mov	r1, r4
 800c5fc:	4628      	mov	r0, r5
 800c5fe:	f7ff fa22 	bl	800ba46 <quorem>
 800c602:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c606:	f808 3b01 	strb.w	r3, [r8], #1
 800c60a:	9a01      	ldr	r2, [sp, #4]
 800c60c:	eba8 0202 	sub.w	r2, r8, r2
 800c610:	4592      	cmp	sl, r2
 800c612:	ddb7      	ble.n	800c584 <_dtoa_r+0xa2c>
 800c614:	4629      	mov	r1, r5
 800c616:	2300      	movs	r3, #0
 800c618:	220a      	movs	r2, #10
 800c61a:	4630      	mov	r0, r6
 800c61c:	f000 f8b6 	bl	800c78c <__multadd>
 800c620:	4605      	mov	r5, r0
 800c622:	e7ea      	b.n	800c5fa <_dtoa_r+0xaa2>
 800c624:	080400e8 	.word	0x080400e8
 800c628:	08040048 	.word	0x08040048
 800c62c:	0804006c 	.word	0x0804006c

0800c630 <_free_r>:
 800c630:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c632:	2900      	cmp	r1, #0
 800c634:	d044      	beq.n	800c6c0 <_free_r+0x90>
 800c636:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c63a:	9001      	str	r0, [sp, #4]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	f1a1 0404 	sub.w	r4, r1, #4
 800c642:	bfb8      	it	lt
 800c644:	18e4      	addlt	r4, r4, r3
 800c646:	f7fe fc01 	bl	800ae4c <__malloc_lock>
 800c64a:	4a1e      	ldr	r2, [pc, #120]	; (800c6c4 <_free_r+0x94>)
 800c64c:	9801      	ldr	r0, [sp, #4]
 800c64e:	6813      	ldr	r3, [r2, #0]
 800c650:	b933      	cbnz	r3, 800c660 <_free_r+0x30>
 800c652:	6063      	str	r3, [r4, #4]
 800c654:	6014      	str	r4, [r2, #0]
 800c656:	b003      	add	sp, #12
 800c658:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c65c:	f7fe bbfc 	b.w	800ae58 <__malloc_unlock>
 800c660:	42a3      	cmp	r3, r4
 800c662:	d908      	bls.n	800c676 <_free_r+0x46>
 800c664:	6825      	ldr	r5, [r4, #0]
 800c666:	1961      	adds	r1, r4, r5
 800c668:	428b      	cmp	r3, r1
 800c66a:	bf01      	itttt	eq
 800c66c:	6819      	ldreq	r1, [r3, #0]
 800c66e:	685b      	ldreq	r3, [r3, #4]
 800c670:	1949      	addeq	r1, r1, r5
 800c672:	6021      	streq	r1, [r4, #0]
 800c674:	e7ed      	b.n	800c652 <_free_r+0x22>
 800c676:	461a      	mov	r2, r3
 800c678:	685b      	ldr	r3, [r3, #4]
 800c67a:	b10b      	cbz	r3, 800c680 <_free_r+0x50>
 800c67c:	42a3      	cmp	r3, r4
 800c67e:	d9fa      	bls.n	800c676 <_free_r+0x46>
 800c680:	6811      	ldr	r1, [r2, #0]
 800c682:	1855      	adds	r5, r2, r1
 800c684:	42a5      	cmp	r5, r4
 800c686:	d10b      	bne.n	800c6a0 <_free_r+0x70>
 800c688:	6824      	ldr	r4, [r4, #0]
 800c68a:	4421      	add	r1, r4
 800c68c:	1854      	adds	r4, r2, r1
 800c68e:	42a3      	cmp	r3, r4
 800c690:	6011      	str	r1, [r2, #0]
 800c692:	d1e0      	bne.n	800c656 <_free_r+0x26>
 800c694:	681c      	ldr	r4, [r3, #0]
 800c696:	685b      	ldr	r3, [r3, #4]
 800c698:	6053      	str	r3, [r2, #4]
 800c69a:	440c      	add	r4, r1
 800c69c:	6014      	str	r4, [r2, #0]
 800c69e:	e7da      	b.n	800c656 <_free_r+0x26>
 800c6a0:	d902      	bls.n	800c6a8 <_free_r+0x78>
 800c6a2:	230c      	movs	r3, #12
 800c6a4:	6003      	str	r3, [r0, #0]
 800c6a6:	e7d6      	b.n	800c656 <_free_r+0x26>
 800c6a8:	6825      	ldr	r5, [r4, #0]
 800c6aa:	1961      	adds	r1, r4, r5
 800c6ac:	428b      	cmp	r3, r1
 800c6ae:	bf04      	itt	eq
 800c6b0:	6819      	ldreq	r1, [r3, #0]
 800c6b2:	685b      	ldreq	r3, [r3, #4]
 800c6b4:	6063      	str	r3, [r4, #4]
 800c6b6:	bf04      	itt	eq
 800c6b8:	1949      	addeq	r1, r1, r5
 800c6ba:	6021      	streq	r1, [r4, #0]
 800c6bc:	6054      	str	r4, [r2, #4]
 800c6be:	e7ca      	b.n	800c656 <_free_r+0x26>
 800c6c0:	b003      	add	sp, #12
 800c6c2:	bd30      	pop	{r4, r5, pc}
 800c6c4:	20003eb0 	.word	0x20003eb0

0800c6c8 <_Balloc>:
 800c6c8:	b570      	push	{r4, r5, r6, lr}
 800c6ca:	69c6      	ldr	r6, [r0, #28]
 800c6cc:	4604      	mov	r4, r0
 800c6ce:	460d      	mov	r5, r1
 800c6d0:	b976      	cbnz	r6, 800c6f0 <_Balloc+0x28>
 800c6d2:	2010      	movs	r0, #16
 800c6d4:	f7fe fb12 	bl	800acfc <malloc>
 800c6d8:	4602      	mov	r2, r0
 800c6da:	61e0      	str	r0, [r4, #28]
 800c6dc:	b920      	cbnz	r0, 800c6e8 <_Balloc+0x20>
 800c6de:	4b18      	ldr	r3, [pc, #96]	; (800c740 <_Balloc+0x78>)
 800c6e0:	4818      	ldr	r0, [pc, #96]	; (800c744 <_Balloc+0x7c>)
 800c6e2:	216b      	movs	r1, #107	; 0x6b
 800c6e4:	f000 fdf4 	bl	800d2d0 <__assert_func>
 800c6e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c6ec:	6006      	str	r6, [r0, #0]
 800c6ee:	60c6      	str	r6, [r0, #12]
 800c6f0:	69e6      	ldr	r6, [r4, #28]
 800c6f2:	68f3      	ldr	r3, [r6, #12]
 800c6f4:	b183      	cbz	r3, 800c718 <_Balloc+0x50>
 800c6f6:	69e3      	ldr	r3, [r4, #28]
 800c6f8:	68db      	ldr	r3, [r3, #12]
 800c6fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c6fe:	b9b8      	cbnz	r0, 800c730 <_Balloc+0x68>
 800c700:	2101      	movs	r1, #1
 800c702:	fa01 f605 	lsl.w	r6, r1, r5
 800c706:	1d72      	adds	r2, r6, #5
 800c708:	0092      	lsls	r2, r2, #2
 800c70a:	4620      	mov	r0, r4
 800c70c:	f000 fdfe 	bl	800d30c <_calloc_r>
 800c710:	b160      	cbz	r0, 800c72c <_Balloc+0x64>
 800c712:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c716:	e00e      	b.n	800c736 <_Balloc+0x6e>
 800c718:	2221      	movs	r2, #33	; 0x21
 800c71a:	2104      	movs	r1, #4
 800c71c:	4620      	mov	r0, r4
 800c71e:	f000 fdf5 	bl	800d30c <_calloc_r>
 800c722:	69e3      	ldr	r3, [r4, #28]
 800c724:	60f0      	str	r0, [r6, #12]
 800c726:	68db      	ldr	r3, [r3, #12]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d1e4      	bne.n	800c6f6 <_Balloc+0x2e>
 800c72c:	2000      	movs	r0, #0
 800c72e:	bd70      	pop	{r4, r5, r6, pc}
 800c730:	6802      	ldr	r2, [r0, #0]
 800c732:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c736:	2300      	movs	r3, #0
 800c738:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c73c:	e7f7      	b.n	800c72e <_Balloc+0x66>
 800c73e:	bf00      	nop
 800c740:	08040079 	.word	0x08040079
 800c744:	080400f9 	.word	0x080400f9

0800c748 <_Bfree>:
 800c748:	b570      	push	{r4, r5, r6, lr}
 800c74a:	69c6      	ldr	r6, [r0, #28]
 800c74c:	4605      	mov	r5, r0
 800c74e:	460c      	mov	r4, r1
 800c750:	b976      	cbnz	r6, 800c770 <_Bfree+0x28>
 800c752:	2010      	movs	r0, #16
 800c754:	f7fe fad2 	bl	800acfc <malloc>
 800c758:	4602      	mov	r2, r0
 800c75a:	61e8      	str	r0, [r5, #28]
 800c75c:	b920      	cbnz	r0, 800c768 <_Bfree+0x20>
 800c75e:	4b09      	ldr	r3, [pc, #36]	; (800c784 <_Bfree+0x3c>)
 800c760:	4809      	ldr	r0, [pc, #36]	; (800c788 <_Bfree+0x40>)
 800c762:	218f      	movs	r1, #143	; 0x8f
 800c764:	f000 fdb4 	bl	800d2d0 <__assert_func>
 800c768:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c76c:	6006      	str	r6, [r0, #0]
 800c76e:	60c6      	str	r6, [r0, #12]
 800c770:	b13c      	cbz	r4, 800c782 <_Bfree+0x3a>
 800c772:	69eb      	ldr	r3, [r5, #28]
 800c774:	6862      	ldr	r2, [r4, #4]
 800c776:	68db      	ldr	r3, [r3, #12]
 800c778:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c77c:	6021      	str	r1, [r4, #0]
 800c77e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c782:	bd70      	pop	{r4, r5, r6, pc}
 800c784:	08040079 	.word	0x08040079
 800c788:	080400f9 	.word	0x080400f9

0800c78c <__multadd>:
 800c78c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c790:	690d      	ldr	r5, [r1, #16]
 800c792:	4607      	mov	r7, r0
 800c794:	460c      	mov	r4, r1
 800c796:	461e      	mov	r6, r3
 800c798:	f101 0c14 	add.w	ip, r1, #20
 800c79c:	2000      	movs	r0, #0
 800c79e:	f8dc 3000 	ldr.w	r3, [ip]
 800c7a2:	b299      	uxth	r1, r3
 800c7a4:	fb02 6101 	mla	r1, r2, r1, r6
 800c7a8:	0c1e      	lsrs	r6, r3, #16
 800c7aa:	0c0b      	lsrs	r3, r1, #16
 800c7ac:	fb02 3306 	mla	r3, r2, r6, r3
 800c7b0:	b289      	uxth	r1, r1
 800c7b2:	3001      	adds	r0, #1
 800c7b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c7b8:	4285      	cmp	r5, r0
 800c7ba:	f84c 1b04 	str.w	r1, [ip], #4
 800c7be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c7c2:	dcec      	bgt.n	800c79e <__multadd+0x12>
 800c7c4:	b30e      	cbz	r6, 800c80a <__multadd+0x7e>
 800c7c6:	68a3      	ldr	r3, [r4, #8]
 800c7c8:	42ab      	cmp	r3, r5
 800c7ca:	dc19      	bgt.n	800c800 <__multadd+0x74>
 800c7cc:	6861      	ldr	r1, [r4, #4]
 800c7ce:	4638      	mov	r0, r7
 800c7d0:	3101      	adds	r1, #1
 800c7d2:	f7ff ff79 	bl	800c6c8 <_Balloc>
 800c7d6:	4680      	mov	r8, r0
 800c7d8:	b928      	cbnz	r0, 800c7e6 <__multadd+0x5a>
 800c7da:	4602      	mov	r2, r0
 800c7dc:	4b0c      	ldr	r3, [pc, #48]	; (800c810 <__multadd+0x84>)
 800c7de:	480d      	ldr	r0, [pc, #52]	; (800c814 <__multadd+0x88>)
 800c7e0:	21ba      	movs	r1, #186	; 0xba
 800c7e2:	f000 fd75 	bl	800d2d0 <__assert_func>
 800c7e6:	6922      	ldr	r2, [r4, #16]
 800c7e8:	3202      	adds	r2, #2
 800c7ea:	f104 010c 	add.w	r1, r4, #12
 800c7ee:	0092      	lsls	r2, r2, #2
 800c7f0:	300c      	adds	r0, #12
 800c7f2:	f7ff f91a 	bl	800ba2a <memcpy>
 800c7f6:	4621      	mov	r1, r4
 800c7f8:	4638      	mov	r0, r7
 800c7fa:	f7ff ffa5 	bl	800c748 <_Bfree>
 800c7fe:	4644      	mov	r4, r8
 800c800:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c804:	3501      	adds	r5, #1
 800c806:	615e      	str	r6, [r3, #20]
 800c808:	6125      	str	r5, [r4, #16]
 800c80a:	4620      	mov	r0, r4
 800c80c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c810:	080400e8 	.word	0x080400e8
 800c814:	080400f9 	.word	0x080400f9

0800c818 <__hi0bits>:
 800c818:	0c03      	lsrs	r3, r0, #16
 800c81a:	041b      	lsls	r3, r3, #16
 800c81c:	b9d3      	cbnz	r3, 800c854 <__hi0bits+0x3c>
 800c81e:	0400      	lsls	r0, r0, #16
 800c820:	2310      	movs	r3, #16
 800c822:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c826:	bf04      	itt	eq
 800c828:	0200      	lsleq	r0, r0, #8
 800c82a:	3308      	addeq	r3, #8
 800c82c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c830:	bf04      	itt	eq
 800c832:	0100      	lsleq	r0, r0, #4
 800c834:	3304      	addeq	r3, #4
 800c836:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c83a:	bf04      	itt	eq
 800c83c:	0080      	lsleq	r0, r0, #2
 800c83e:	3302      	addeq	r3, #2
 800c840:	2800      	cmp	r0, #0
 800c842:	db05      	blt.n	800c850 <__hi0bits+0x38>
 800c844:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c848:	f103 0301 	add.w	r3, r3, #1
 800c84c:	bf08      	it	eq
 800c84e:	2320      	moveq	r3, #32
 800c850:	4618      	mov	r0, r3
 800c852:	4770      	bx	lr
 800c854:	2300      	movs	r3, #0
 800c856:	e7e4      	b.n	800c822 <__hi0bits+0xa>

0800c858 <__lo0bits>:
 800c858:	6803      	ldr	r3, [r0, #0]
 800c85a:	f013 0207 	ands.w	r2, r3, #7
 800c85e:	d00c      	beq.n	800c87a <__lo0bits+0x22>
 800c860:	07d9      	lsls	r1, r3, #31
 800c862:	d422      	bmi.n	800c8aa <__lo0bits+0x52>
 800c864:	079a      	lsls	r2, r3, #30
 800c866:	bf49      	itett	mi
 800c868:	085b      	lsrmi	r3, r3, #1
 800c86a:	089b      	lsrpl	r3, r3, #2
 800c86c:	6003      	strmi	r3, [r0, #0]
 800c86e:	2201      	movmi	r2, #1
 800c870:	bf5c      	itt	pl
 800c872:	6003      	strpl	r3, [r0, #0]
 800c874:	2202      	movpl	r2, #2
 800c876:	4610      	mov	r0, r2
 800c878:	4770      	bx	lr
 800c87a:	b299      	uxth	r1, r3
 800c87c:	b909      	cbnz	r1, 800c882 <__lo0bits+0x2a>
 800c87e:	0c1b      	lsrs	r3, r3, #16
 800c880:	2210      	movs	r2, #16
 800c882:	b2d9      	uxtb	r1, r3
 800c884:	b909      	cbnz	r1, 800c88a <__lo0bits+0x32>
 800c886:	3208      	adds	r2, #8
 800c888:	0a1b      	lsrs	r3, r3, #8
 800c88a:	0719      	lsls	r1, r3, #28
 800c88c:	bf04      	itt	eq
 800c88e:	091b      	lsreq	r3, r3, #4
 800c890:	3204      	addeq	r2, #4
 800c892:	0799      	lsls	r1, r3, #30
 800c894:	bf04      	itt	eq
 800c896:	089b      	lsreq	r3, r3, #2
 800c898:	3202      	addeq	r2, #2
 800c89a:	07d9      	lsls	r1, r3, #31
 800c89c:	d403      	bmi.n	800c8a6 <__lo0bits+0x4e>
 800c89e:	085b      	lsrs	r3, r3, #1
 800c8a0:	f102 0201 	add.w	r2, r2, #1
 800c8a4:	d003      	beq.n	800c8ae <__lo0bits+0x56>
 800c8a6:	6003      	str	r3, [r0, #0]
 800c8a8:	e7e5      	b.n	800c876 <__lo0bits+0x1e>
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	e7e3      	b.n	800c876 <__lo0bits+0x1e>
 800c8ae:	2220      	movs	r2, #32
 800c8b0:	e7e1      	b.n	800c876 <__lo0bits+0x1e>
	...

0800c8b4 <__i2b>:
 800c8b4:	b510      	push	{r4, lr}
 800c8b6:	460c      	mov	r4, r1
 800c8b8:	2101      	movs	r1, #1
 800c8ba:	f7ff ff05 	bl	800c6c8 <_Balloc>
 800c8be:	4602      	mov	r2, r0
 800c8c0:	b928      	cbnz	r0, 800c8ce <__i2b+0x1a>
 800c8c2:	4b05      	ldr	r3, [pc, #20]	; (800c8d8 <__i2b+0x24>)
 800c8c4:	4805      	ldr	r0, [pc, #20]	; (800c8dc <__i2b+0x28>)
 800c8c6:	f240 1145 	movw	r1, #325	; 0x145
 800c8ca:	f000 fd01 	bl	800d2d0 <__assert_func>
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	6144      	str	r4, [r0, #20]
 800c8d2:	6103      	str	r3, [r0, #16]
 800c8d4:	bd10      	pop	{r4, pc}
 800c8d6:	bf00      	nop
 800c8d8:	080400e8 	.word	0x080400e8
 800c8dc:	080400f9 	.word	0x080400f9

0800c8e0 <__multiply>:
 800c8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8e4:	4691      	mov	r9, r2
 800c8e6:	690a      	ldr	r2, [r1, #16]
 800c8e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c8ec:	429a      	cmp	r2, r3
 800c8ee:	bfb8      	it	lt
 800c8f0:	460b      	movlt	r3, r1
 800c8f2:	460c      	mov	r4, r1
 800c8f4:	bfbc      	itt	lt
 800c8f6:	464c      	movlt	r4, r9
 800c8f8:	4699      	movlt	r9, r3
 800c8fa:	6927      	ldr	r7, [r4, #16]
 800c8fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c900:	68a3      	ldr	r3, [r4, #8]
 800c902:	6861      	ldr	r1, [r4, #4]
 800c904:	eb07 060a 	add.w	r6, r7, sl
 800c908:	42b3      	cmp	r3, r6
 800c90a:	b085      	sub	sp, #20
 800c90c:	bfb8      	it	lt
 800c90e:	3101      	addlt	r1, #1
 800c910:	f7ff feda 	bl	800c6c8 <_Balloc>
 800c914:	b930      	cbnz	r0, 800c924 <__multiply+0x44>
 800c916:	4602      	mov	r2, r0
 800c918:	4b44      	ldr	r3, [pc, #272]	; (800ca2c <__multiply+0x14c>)
 800c91a:	4845      	ldr	r0, [pc, #276]	; (800ca30 <__multiply+0x150>)
 800c91c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c920:	f000 fcd6 	bl	800d2d0 <__assert_func>
 800c924:	f100 0514 	add.w	r5, r0, #20
 800c928:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c92c:	462b      	mov	r3, r5
 800c92e:	2200      	movs	r2, #0
 800c930:	4543      	cmp	r3, r8
 800c932:	d321      	bcc.n	800c978 <__multiply+0x98>
 800c934:	f104 0314 	add.w	r3, r4, #20
 800c938:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c93c:	f109 0314 	add.w	r3, r9, #20
 800c940:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c944:	9202      	str	r2, [sp, #8]
 800c946:	1b3a      	subs	r2, r7, r4
 800c948:	3a15      	subs	r2, #21
 800c94a:	f022 0203 	bic.w	r2, r2, #3
 800c94e:	3204      	adds	r2, #4
 800c950:	f104 0115 	add.w	r1, r4, #21
 800c954:	428f      	cmp	r7, r1
 800c956:	bf38      	it	cc
 800c958:	2204      	movcc	r2, #4
 800c95a:	9201      	str	r2, [sp, #4]
 800c95c:	9a02      	ldr	r2, [sp, #8]
 800c95e:	9303      	str	r3, [sp, #12]
 800c960:	429a      	cmp	r2, r3
 800c962:	d80c      	bhi.n	800c97e <__multiply+0x9e>
 800c964:	2e00      	cmp	r6, #0
 800c966:	dd03      	ble.n	800c970 <__multiply+0x90>
 800c968:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d05b      	beq.n	800ca28 <__multiply+0x148>
 800c970:	6106      	str	r6, [r0, #16]
 800c972:	b005      	add	sp, #20
 800c974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c978:	f843 2b04 	str.w	r2, [r3], #4
 800c97c:	e7d8      	b.n	800c930 <__multiply+0x50>
 800c97e:	f8b3 a000 	ldrh.w	sl, [r3]
 800c982:	f1ba 0f00 	cmp.w	sl, #0
 800c986:	d024      	beq.n	800c9d2 <__multiply+0xf2>
 800c988:	f104 0e14 	add.w	lr, r4, #20
 800c98c:	46a9      	mov	r9, r5
 800c98e:	f04f 0c00 	mov.w	ip, #0
 800c992:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c996:	f8d9 1000 	ldr.w	r1, [r9]
 800c99a:	fa1f fb82 	uxth.w	fp, r2
 800c99e:	b289      	uxth	r1, r1
 800c9a0:	fb0a 110b 	mla	r1, sl, fp, r1
 800c9a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c9a8:	f8d9 2000 	ldr.w	r2, [r9]
 800c9ac:	4461      	add	r1, ip
 800c9ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c9b2:	fb0a c20b 	mla	r2, sl, fp, ip
 800c9b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c9ba:	b289      	uxth	r1, r1
 800c9bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c9c0:	4577      	cmp	r7, lr
 800c9c2:	f849 1b04 	str.w	r1, [r9], #4
 800c9c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c9ca:	d8e2      	bhi.n	800c992 <__multiply+0xb2>
 800c9cc:	9a01      	ldr	r2, [sp, #4]
 800c9ce:	f845 c002 	str.w	ip, [r5, r2]
 800c9d2:	9a03      	ldr	r2, [sp, #12]
 800c9d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c9d8:	3304      	adds	r3, #4
 800c9da:	f1b9 0f00 	cmp.w	r9, #0
 800c9de:	d021      	beq.n	800ca24 <__multiply+0x144>
 800c9e0:	6829      	ldr	r1, [r5, #0]
 800c9e2:	f104 0c14 	add.w	ip, r4, #20
 800c9e6:	46ae      	mov	lr, r5
 800c9e8:	f04f 0a00 	mov.w	sl, #0
 800c9ec:	f8bc b000 	ldrh.w	fp, [ip]
 800c9f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c9f4:	fb09 220b 	mla	r2, r9, fp, r2
 800c9f8:	4452      	add	r2, sl
 800c9fa:	b289      	uxth	r1, r1
 800c9fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ca00:	f84e 1b04 	str.w	r1, [lr], #4
 800ca04:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ca08:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ca0c:	f8be 1000 	ldrh.w	r1, [lr]
 800ca10:	fb09 110a 	mla	r1, r9, sl, r1
 800ca14:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ca18:	4567      	cmp	r7, ip
 800ca1a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ca1e:	d8e5      	bhi.n	800c9ec <__multiply+0x10c>
 800ca20:	9a01      	ldr	r2, [sp, #4]
 800ca22:	50a9      	str	r1, [r5, r2]
 800ca24:	3504      	adds	r5, #4
 800ca26:	e799      	b.n	800c95c <__multiply+0x7c>
 800ca28:	3e01      	subs	r6, #1
 800ca2a:	e79b      	b.n	800c964 <__multiply+0x84>
 800ca2c:	080400e8 	.word	0x080400e8
 800ca30:	080400f9 	.word	0x080400f9

0800ca34 <__pow5mult>:
 800ca34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca38:	4615      	mov	r5, r2
 800ca3a:	f012 0203 	ands.w	r2, r2, #3
 800ca3e:	4606      	mov	r6, r0
 800ca40:	460f      	mov	r7, r1
 800ca42:	d007      	beq.n	800ca54 <__pow5mult+0x20>
 800ca44:	4c25      	ldr	r4, [pc, #148]	; (800cadc <__pow5mult+0xa8>)
 800ca46:	3a01      	subs	r2, #1
 800ca48:	2300      	movs	r3, #0
 800ca4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ca4e:	f7ff fe9d 	bl	800c78c <__multadd>
 800ca52:	4607      	mov	r7, r0
 800ca54:	10ad      	asrs	r5, r5, #2
 800ca56:	d03d      	beq.n	800cad4 <__pow5mult+0xa0>
 800ca58:	69f4      	ldr	r4, [r6, #28]
 800ca5a:	b97c      	cbnz	r4, 800ca7c <__pow5mult+0x48>
 800ca5c:	2010      	movs	r0, #16
 800ca5e:	f7fe f94d 	bl	800acfc <malloc>
 800ca62:	4602      	mov	r2, r0
 800ca64:	61f0      	str	r0, [r6, #28]
 800ca66:	b928      	cbnz	r0, 800ca74 <__pow5mult+0x40>
 800ca68:	4b1d      	ldr	r3, [pc, #116]	; (800cae0 <__pow5mult+0xac>)
 800ca6a:	481e      	ldr	r0, [pc, #120]	; (800cae4 <__pow5mult+0xb0>)
 800ca6c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ca70:	f000 fc2e 	bl	800d2d0 <__assert_func>
 800ca74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca78:	6004      	str	r4, [r0, #0]
 800ca7a:	60c4      	str	r4, [r0, #12]
 800ca7c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ca80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca84:	b94c      	cbnz	r4, 800ca9a <__pow5mult+0x66>
 800ca86:	f240 2171 	movw	r1, #625	; 0x271
 800ca8a:	4630      	mov	r0, r6
 800ca8c:	f7ff ff12 	bl	800c8b4 <__i2b>
 800ca90:	2300      	movs	r3, #0
 800ca92:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca96:	4604      	mov	r4, r0
 800ca98:	6003      	str	r3, [r0, #0]
 800ca9a:	f04f 0900 	mov.w	r9, #0
 800ca9e:	07eb      	lsls	r3, r5, #31
 800caa0:	d50a      	bpl.n	800cab8 <__pow5mult+0x84>
 800caa2:	4639      	mov	r1, r7
 800caa4:	4622      	mov	r2, r4
 800caa6:	4630      	mov	r0, r6
 800caa8:	f7ff ff1a 	bl	800c8e0 <__multiply>
 800caac:	4639      	mov	r1, r7
 800caae:	4680      	mov	r8, r0
 800cab0:	4630      	mov	r0, r6
 800cab2:	f7ff fe49 	bl	800c748 <_Bfree>
 800cab6:	4647      	mov	r7, r8
 800cab8:	106d      	asrs	r5, r5, #1
 800caba:	d00b      	beq.n	800cad4 <__pow5mult+0xa0>
 800cabc:	6820      	ldr	r0, [r4, #0]
 800cabe:	b938      	cbnz	r0, 800cad0 <__pow5mult+0x9c>
 800cac0:	4622      	mov	r2, r4
 800cac2:	4621      	mov	r1, r4
 800cac4:	4630      	mov	r0, r6
 800cac6:	f7ff ff0b 	bl	800c8e0 <__multiply>
 800caca:	6020      	str	r0, [r4, #0]
 800cacc:	f8c0 9000 	str.w	r9, [r0]
 800cad0:	4604      	mov	r4, r0
 800cad2:	e7e4      	b.n	800ca9e <__pow5mult+0x6a>
 800cad4:	4638      	mov	r0, r7
 800cad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cada:	bf00      	nop
 800cadc:	08040248 	.word	0x08040248
 800cae0:	08040079 	.word	0x08040079
 800cae4:	080400f9 	.word	0x080400f9

0800cae8 <__lshift>:
 800cae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800caec:	460c      	mov	r4, r1
 800caee:	6849      	ldr	r1, [r1, #4]
 800caf0:	6923      	ldr	r3, [r4, #16]
 800caf2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800caf6:	68a3      	ldr	r3, [r4, #8]
 800caf8:	4607      	mov	r7, r0
 800cafa:	4691      	mov	r9, r2
 800cafc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cb00:	f108 0601 	add.w	r6, r8, #1
 800cb04:	42b3      	cmp	r3, r6
 800cb06:	db0b      	blt.n	800cb20 <__lshift+0x38>
 800cb08:	4638      	mov	r0, r7
 800cb0a:	f7ff fddd 	bl	800c6c8 <_Balloc>
 800cb0e:	4605      	mov	r5, r0
 800cb10:	b948      	cbnz	r0, 800cb26 <__lshift+0x3e>
 800cb12:	4602      	mov	r2, r0
 800cb14:	4b28      	ldr	r3, [pc, #160]	; (800cbb8 <__lshift+0xd0>)
 800cb16:	4829      	ldr	r0, [pc, #164]	; (800cbbc <__lshift+0xd4>)
 800cb18:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800cb1c:	f000 fbd8 	bl	800d2d0 <__assert_func>
 800cb20:	3101      	adds	r1, #1
 800cb22:	005b      	lsls	r3, r3, #1
 800cb24:	e7ee      	b.n	800cb04 <__lshift+0x1c>
 800cb26:	2300      	movs	r3, #0
 800cb28:	f100 0114 	add.w	r1, r0, #20
 800cb2c:	f100 0210 	add.w	r2, r0, #16
 800cb30:	4618      	mov	r0, r3
 800cb32:	4553      	cmp	r3, sl
 800cb34:	db33      	blt.n	800cb9e <__lshift+0xb6>
 800cb36:	6920      	ldr	r0, [r4, #16]
 800cb38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cb3c:	f104 0314 	add.w	r3, r4, #20
 800cb40:	f019 091f 	ands.w	r9, r9, #31
 800cb44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cb48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cb4c:	d02b      	beq.n	800cba6 <__lshift+0xbe>
 800cb4e:	f1c9 0e20 	rsb	lr, r9, #32
 800cb52:	468a      	mov	sl, r1
 800cb54:	2200      	movs	r2, #0
 800cb56:	6818      	ldr	r0, [r3, #0]
 800cb58:	fa00 f009 	lsl.w	r0, r0, r9
 800cb5c:	4310      	orrs	r0, r2
 800cb5e:	f84a 0b04 	str.w	r0, [sl], #4
 800cb62:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb66:	459c      	cmp	ip, r3
 800cb68:	fa22 f20e 	lsr.w	r2, r2, lr
 800cb6c:	d8f3      	bhi.n	800cb56 <__lshift+0x6e>
 800cb6e:	ebac 0304 	sub.w	r3, ip, r4
 800cb72:	3b15      	subs	r3, #21
 800cb74:	f023 0303 	bic.w	r3, r3, #3
 800cb78:	3304      	adds	r3, #4
 800cb7a:	f104 0015 	add.w	r0, r4, #21
 800cb7e:	4584      	cmp	ip, r0
 800cb80:	bf38      	it	cc
 800cb82:	2304      	movcc	r3, #4
 800cb84:	50ca      	str	r2, [r1, r3]
 800cb86:	b10a      	cbz	r2, 800cb8c <__lshift+0xa4>
 800cb88:	f108 0602 	add.w	r6, r8, #2
 800cb8c:	3e01      	subs	r6, #1
 800cb8e:	4638      	mov	r0, r7
 800cb90:	612e      	str	r6, [r5, #16]
 800cb92:	4621      	mov	r1, r4
 800cb94:	f7ff fdd8 	bl	800c748 <_Bfree>
 800cb98:	4628      	mov	r0, r5
 800cb9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb9e:	f842 0f04 	str.w	r0, [r2, #4]!
 800cba2:	3301      	adds	r3, #1
 800cba4:	e7c5      	b.n	800cb32 <__lshift+0x4a>
 800cba6:	3904      	subs	r1, #4
 800cba8:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbac:	f841 2f04 	str.w	r2, [r1, #4]!
 800cbb0:	459c      	cmp	ip, r3
 800cbb2:	d8f9      	bhi.n	800cba8 <__lshift+0xc0>
 800cbb4:	e7ea      	b.n	800cb8c <__lshift+0xa4>
 800cbb6:	bf00      	nop
 800cbb8:	080400e8 	.word	0x080400e8
 800cbbc:	080400f9 	.word	0x080400f9

0800cbc0 <__mcmp>:
 800cbc0:	b530      	push	{r4, r5, lr}
 800cbc2:	6902      	ldr	r2, [r0, #16]
 800cbc4:	690c      	ldr	r4, [r1, #16]
 800cbc6:	1b12      	subs	r2, r2, r4
 800cbc8:	d10e      	bne.n	800cbe8 <__mcmp+0x28>
 800cbca:	f100 0314 	add.w	r3, r0, #20
 800cbce:	3114      	adds	r1, #20
 800cbd0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cbd4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cbd8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cbdc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cbe0:	42a5      	cmp	r5, r4
 800cbe2:	d003      	beq.n	800cbec <__mcmp+0x2c>
 800cbe4:	d305      	bcc.n	800cbf2 <__mcmp+0x32>
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	4610      	mov	r0, r2
 800cbea:	bd30      	pop	{r4, r5, pc}
 800cbec:	4283      	cmp	r3, r0
 800cbee:	d3f3      	bcc.n	800cbd8 <__mcmp+0x18>
 800cbf0:	e7fa      	b.n	800cbe8 <__mcmp+0x28>
 800cbf2:	f04f 32ff 	mov.w	r2, #4294967295
 800cbf6:	e7f7      	b.n	800cbe8 <__mcmp+0x28>

0800cbf8 <__mdiff>:
 800cbf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbfc:	460c      	mov	r4, r1
 800cbfe:	4606      	mov	r6, r0
 800cc00:	4611      	mov	r1, r2
 800cc02:	4620      	mov	r0, r4
 800cc04:	4690      	mov	r8, r2
 800cc06:	f7ff ffdb 	bl	800cbc0 <__mcmp>
 800cc0a:	1e05      	subs	r5, r0, #0
 800cc0c:	d110      	bne.n	800cc30 <__mdiff+0x38>
 800cc0e:	4629      	mov	r1, r5
 800cc10:	4630      	mov	r0, r6
 800cc12:	f7ff fd59 	bl	800c6c8 <_Balloc>
 800cc16:	b930      	cbnz	r0, 800cc26 <__mdiff+0x2e>
 800cc18:	4b3a      	ldr	r3, [pc, #232]	; (800cd04 <__mdiff+0x10c>)
 800cc1a:	4602      	mov	r2, r0
 800cc1c:	f240 2137 	movw	r1, #567	; 0x237
 800cc20:	4839      	ldr	r0, [pc, #228]	; (800cd08 <__mdiff+0x110>)
 800cc22:	f000 fb55 	bl	800d2d0 <__assert_func>
 800cc26:	2301      	movs	r3, #1
 800cc28:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cc2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc30:	bfa4      	itt	ge
 800cc32:	4643      	movge	r3, r8
 800cc34:	46a0      	movge	r8, r4
 800cc36:	4630      	mov	r0, r6
 800cc38:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cc3c:	bfa6      	itte	ge
 800cc3e:	461c      	movge	r4, r3
 800cc40:	2500      	movge	r5, #0
 800cc42:	2501      	movlt	r5, #1
 800cc44:	f7ff fd40 	bl	800c6c8 <_Balloc>
 800cc48:	b920      	cbnz	r0, 800cc54 <__mdiff+0x5c>
 800cc4a:	4b2e      	ldr	r3, [pc, #184]	; (800cd04 <__mdiff+0x10c>)
 800cc4c:	4602      	mov	r2, r0
 800cc4e:	f240 2145 	movw	r1, #581	; 0x245
 800cc52:	e7e5      	b.n	800cc20 <__mdiff+0x28>
 800cc54:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cc58:	6926      	ldr	r6, [r4, #16]
 800cc5a:	60c5      	str	r5, [r0, #12]
 800cc5c:	f104 0914 	add.w	r9, r4, #20
 800cc60:	f108 0514 	add.w	r5, r8, #20
 800cc64:	f100 0e14 	add.w	lr, r0, #20
 800cc68:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cc6c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cc70:	f108 0210 	add.w	r2, r8, #16
 800cc74:	46f2      	mov	sl, lr
 800cc76:	2100      	movs	r1, #0
 800cc78:	f859 3b04 	ldr.w	r3, [r9], #4
 800cc7c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cc80:	fa11 f88b 	uxtah	r8, r1, fp
 800cc84:	b299      	uxth	r1, r3
 800cc86:	0c1b      	lsrs	r3, r3, #16
 800cc88:	eba8 0801 	sub.w	r8, r8, r1
 800cc8c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cc90:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cc94:	fa1f f888 	uxth.w	r8, r8
 800cc98:	1419      	asrs	r1, r3, #16
 800cc9a:	454e      	cmp	r6, r9
 800cc9c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cca0:	f84a 3b04 	str.w	r3, [sl], #4
 800cca4:	d8e8      	bhi.n	800cc78 <__mdiff+0x80>
 800cca6:	1b33      	subs	r3, r6, r4
 800cca8:	3b15      	subs	r3, #21
 800ccaa:	f023 0303 	bic.w	r3, r3, #3
 800ccae:	3304      	adds	r3, #4
 800ccb0:	3415      	adds	r4, #21
 800ccb2:	42a6      	cmp	r6, r4
 800ccb4:	bf38      	it	cc
 800ccb6:	2304      	movcc	r3, #4
 800ccb8:	441d      	add	r5, r3
 800ccba:	4473      	add	r3, lr
 800ccbc:	469e      	mov	lr, r3
 800ccbe:	462e      	mov	r6, r5
 800ccc0:	4566      	cmp	r6, ip
 800ccc2:	d30e      	bcc.n	800cce2 <__mdiff+0xea>
 800ccc4:	f10c 0203 	add.w	r2, ip, #3
 800ccc8:	1b52      	subs	r2, r2, r5
 800ccca:	f022 0203 	bic.w	r2, r2, #3
 800ccce:	3d03      	subs	r5, #3
 800ccd0:	45ac      	cmp	ip, r5
 800ccd2:	bf38      	it	cc
 800ccd4:	2200      	movcc	r2, #0
 800ccd6:	4413      	add	r3, r2
 800ccd8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ccdc:	b17a      	cbz	r2, 800ccfe <__mdiff+0x106>
 800ccde:	6107      	str	r7, [r0, #16]
 800cce0:	e7a4      	b.n	800cc2c <__mdiff+0x34>
 800cce2:	f856 8b04 	ldr.w	r8, [r6], #4
 800cce6:	fa11 f288 	uxtah	r2, r1, r8
 800ccea:	1414      	asrs	r4, r2, #16
 800ccec:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ccf0:	b292      	uxth	r2, r2
 800ccf2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ccf6:	f84e 2b04 	str.w	r2, [lr], #4
 800ccfa:	1421      	asrs	r1, r4, #16
 800ccfc:	e7e0      	b.n	800ccc0 <__mdiff+0xc8>
 800ccfe:	3f01      	subs	r7, #1
 800cd00:	e7ea      	b.n	800ccd8 <__mdiff+0xe0>
 800cd02:	bf00      	nop
 800cd04:	080400e8 	.word	0x080400e8
 800cd08:	080400f9 	.word	0x080400f9

0800cd0c <__d2b>:
 800cd0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd10:	460f      	mov	r7, r1
 800cd12:	2101      	movs	r1, #1
 800cd14:	ec59 8b10 	vmov	r8, r9, d0
 800cd18:	4616      	mov	r6, r2
 800cd1a:	f7ff fcd5 	bl	800c6c8 <_Balloc>
 800cd1e:	4604      	mov	r4, r0
 800cd20:	b930      	cbnz	r0, 800cd30 <__d2b+0x24>
 800cd22:	4602      	mov	r2, r0
 800cd24:	4b24      	ldr	r3, [pc, #144]	; (800cdb8 <__d2b+0xac>)
 800cd26:	4825      	ldr	r0, [pc, #148]	; (800cdbc <__d2b+0xb0>)
 800cd28:	f240 310f 	movw	r1, #783	; 0x30f
 800cd2c:	f000 fad0 	bl	800d2d0 <__assert_func>
 800cd30:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cd34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cd38:	bb2d      	cbnz	r5, 800cd86 <__d2b+0x7a>
 800cd3a:	9301      	str	r3, [sp, #4]
 800cd3c:	f1b8 0300 	subs.w	r3, r8, #0
 800cd40:	d026      	beq.n	800cd90 <__d2b+0x84>
 800cd42:	4668      	mov	r0, sp
 800cd44:	9300      	str	r3, [sp, #0]
 800cd46:	f7ff fd87 	bl	800c858 <__lo0bits>
 800cd4a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cd4e:	b1e8      	cbz	r0, 800cd8c <__d2b+0x80>
 800cd50:	f1c0 0320 	rsb	r3, r0, #32
 800cd54:	fa02 f303 	lsl.w	r3, r2, r3
 800cd58:	430b      	orrs	r3, r1
 800cd5a:	40c2      	lsrs	r2, r0
 800cd5c:	6163      	str	r3, [r4, #20]
 800cd5e:	9201      	str	r2, [sp, #4]
 800cd60:	9b01      	ldr	r3, [sp, #4]
 800cd62:	61a3      	str	r3, [r4, #24]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	bf14      	ite	ne
 800cd68:	2202      	movne	r2, #2
 800cd6a:	2201      	moveq	r2, #1
 800cd6c:	6122      	str	r2, [r4, #16]
 800cd6e:	b1bd      	cbz	r5, 800cda0 <__d2b+0x94>
 800cd70:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cd74:	4405      	add	r5, r0
 800cd76:	603d      	str	r5, [r7, #0]
 800cd78:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cd7c:	6030      	str	r0, [r6, #0]
 800cd7e:	4620      	mov	r0, r4
 800cd80:	b003      	add	sp, #12
 800cd82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cd8a:	e7d6      	b.n	800cd3a <__d2b+0x2e>
 800cd8c:	6161      	str	r1, [r4, #20]
 800cd8e:	e7e7      	b.n	800cd60 <__d2b+0x54>
 800cd90:	a801      	add	r0, sp, #4
 800cd92:	f7ff fd61 	bl	800c858 <__lo0bits>
 800cd96:	9b01      	ldr	r3, [sp, #4]
 800cd98:	6163      	str	r3, [r4, #20]
 800cd9a:	3020      	adds	r0, #32
 800cd9c:	2201      	movs	r2, #1
 800cd9e:	e7e5      	b.n	800cd6c <__d2b+0x60>
 800cda0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cda4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cda8:	6038      	str	r0, [r7, #0]
 800cdaa:	6918      	ldr	r0, [r3, #16]
 800cdac:	f7ff fd34 	bl	800c818 <__hi0bits>
 800cdb0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cdb4:	e7e2      	b.n	800cd7c <__d2b+0x70>
 800cdb6:	bf00      	nop
 800cdb8:	080400e8 	.word	0x080400e8
 800cdbc:	080400f9 	.word	0x080400f9

0800cdc0 <__sfputc_r>:
 800cdc0:	6893      	ldr	r3, [r2, #8]
 800cdc2:	3b01      	subs	r3, #1
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	b410      	push	{r4}
 800cdc8:	6093      	str	r3, [r2, #8]
 800cdca:	da08      	bge.n	800cdde <__sfputc_r+0x1e>
 800cdcc:	6994      	ldr	r4, [r2, #24]
 800cdce:	42a3      	cmp	r3, r4
 800cdd0:	db01      	blt.n	800cdd6 <__sfputc_r+0x16>
 800cdd2:	290a      	cmp	r1, #10
 800cdd4:	d103      	bne.n	800cdde <__sfputc_r+0x1e>
 800cdd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cdda:	f000 b9e3 	b.w	800d1a4 <__swbuf_r>
 800cdde:	6813      	ldr	r3, [r2, #0]
 800cde0:	1c58      	adds	r0, r3, #1
 800cde2:	6010      	str	r0, [r2, #0]
 800cde4:	7019      	strb	r1, [r3, #0]
 800cde6:	4608      	mov	r0, r1
 800cde8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cdec:	4770      	bx	lr

0800cdee <__sfputs_r>:
 800cdee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdf0:	4606      	mov	r6, r0
 800cdf2:	460f      	mov	r7, r1
 800cdf4:	4614      	mov	r4, r2
 800cdf6:	18d5      	adds	r5, r2, r3
 800cdf8:	42ac      	cmp	r4, r5
 800cdfa:	d101      	bne.n	800ce00 <__sfputs_r+0x12>
 800cdfc:	2000      	movs	r0, #0
 800cdfe:	e007      	b.n	800ce10 <__sfputs_r+0x22>
 800ce00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce04:	463a      	mov	r2, r7
 800ce06:	4630      	mov	r0, r6
 800ce08:	f7ff ffda 	bl	800cdc0 <__sfputc_r>
 800ce0c:	1c43      	adds	r3, r0, #1
 800ce0e:	d1f3      	bne.n	800cdf8 <__sfputs_r+0xa>
 800ce10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ce14 <_vfiprintf_r>:
 800ce14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce18:	460d      	mov	r5, r1
 800ce1a:	b09d      	sub	sp, #116	; 0x74
 800ce1c:	4614      	mov	r4, r2
 800ce1e:	4698      	mov	r8, r3
 800ce20:	4606      	mov	r6, r0
 800ce22:	b118      	cbz	r0, 800ce2c <_vfiprintf_r+0x18>
 800ce24:	6a03      	ldr	r3, [r0, #32]
 800ce26:	b90b      	cbnz	r3, 800ce2c <_vfiprintf_r+0x18>
 800ce28:	f7fe fce4 	bl	800b7f4 <__sinit>
 800ce2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce2e:	07d9      	lsls	r1, r3, #31
 800ce30:	d405      	bmi.n	800ce3e <_vfiprintf_r+0x2a>
 800ce32:	89ab      	ldrh	r3, [r5, #12]
 800ce34:	059a      	lsls	r2, r3, #22
 800ce36:	d402      	bmi.n	800ce3e <_vfiprintf_r+0x2a>
 800ce38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce3a:	f7fe fdf4 	bl	800ba26 <__retarget_lock_acquire_recursive>
 800ce3e:	89ab      	ldrh	r3, [r5, #12]
 800ce40:	071b      	lsls	r3, r3, #28
 800ce42:	d501      	bpl.n	800ce48 <_vfiprintf_r+0x34>
 800ce44:	692b      	ldr	r3, [r5, #16]
 800ce46:	b99b      	cbnz	r3, 800ce70 <_vfiprintf_r+0x5c>
 800ce48:	4629      	mov	r1, r5
 800ce4a:	4630      	mov	r0, r6
 800ce4c:	f000 f9e8 	bl	800d220 <__swsetup_r>
 800ce50:	b170      	cbz	r0, 800ce70 <_vfiprintf_r+0x5c>
 800ce52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce54:	07dc      	lsls	r4, r3, #31
 800ce56:	d504      	bpl.n	800ce62 <_vfiprintf_r+0x4e>
 800ce58:	f04f 30ff 	mov.w	r0, #4294967295
 800ce5c:	b01d      	add	sp, #116	; 0x74
 800ce5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce62:	89ab      	ldrh	r3, [r5, #12]
 800ce64:	0598      	lsls	r0, r3, #22
 800ce66:	d4f7      	bmi.n	800ce58 <_vfiprintf_r+0x44>
 800ce68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce6a:	f7fe fddd 	bl	800ba28 <__retarget_lock_release_recursive>
 800ce6e:	e7f3      	b.n	800ce58 <_vfiprintf_r+0x44>
 800ce70:	2300      	movs	r3, #0
 800ce72:	9309      	str	r3, [sp, #36]	; 0x24
 800ce74:	2320      	movs	r3, #32
 800ce76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ce7a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce7e:	2330      	movs	r3, #48	; 0x30
 800ce80:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d034 <_vfiprintf_r+0x220>
 800ce84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ce88:	f04f 0901 	mov.w	r9, #1
 800ce8c:	4623      	mov	r3, r4
 800ce8e:	469a      	mov	sl, r3
 800ce90:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce94:	b10a      	cbz	r2, 800ce9a <_vfiprintf_r+0x86>
 800ce96:	2a25      	cmp	r2, #37	; 0x25
 800ce98:	d1f9      	bne.n	800ce8e <_vfiprintf_r+0x7a>
 800ce9a:	ebba 0b04 	subs.w	fp, sl, r4
 800ce9e:	d00b      	beq.n	800ceb8 <_vfiprintf_r+0xa4>
 800cea0:	465b      	mov	r3, fp
 800cea2:	4622      	mov	r2, r4
 800cea4:	4629      	mov	r1, r5
 800cea6:	4630      	mov	r0, r6
 800cea8:	f7ff ffa1 	bl	800cdee <__sfputs_r>
 800ceac:	3001      	adds	r0, #1
 800ceae:	f000 80a9 	beq.w	800d004 <_vfiprintf_r+0x1f0>
 800ceb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ceb4:	445a      	add	r2, fp
 800ceb6:	9209      	str	r2, [sp, #36]	; 0x24
 800ceb8:	f89a 3000 	ldrb.w	r3, [sl]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	f000 80a1 	beq.w	800d004 <_vfiprintf_r+0x1f0>
 800cec2:	2300      	movs	r3, #0
 800cec4:	f04f 32ff 	mov.w	r2, #4294967295
 800cec8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cecc:	f10a 0a01 	add.w	sl, sl, #1
 800ced0:	9304      	str	r3, [sp, #16]
 800ced2:	9307      	str	r3, [sp, #28]
 800ced4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ced8:	931a      	str	r3, [sp, #104]	; 0x68
 800ceda:	4654      	mov	r4, sl
 800cedc:	2205      	movs	r2, #5
 800cede:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cee2:	4854      	ldr	r0, [pc, #336]	; (800d034 <_vfiprintf_r+0x220>)
 800cee4:	f7f3 f9ac 	bl	8000240 <memchr>
 800cee8:	9a04      	ldr	r2, [sp, #16]
 800ceea:	b9d8      	cbnz	r0, 800cf24 <_vfiprintf_r+0x110>
 800ceec:	06d1      	lsls	r1, r2, #27
 800ceee:	bf44      	itt	mi
 800cef0:	2320      	movmi	r3, #32
 800cef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cef6:	0713      	lsls	r3, r2, #28
 800cef8:	bf44      	itt	mi
 800cefa:	232b      	movmi	r3, #43	; 0x2b
 800cefc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf00:	f89a 3000 	ldrb.w	r3, [sl]
 800cf04:	2b2a      	cmp	r3, #42	; 0x2a
 800cf06:	d015      	beq.n	800cf34 <_vfiprintf_r+0x120>
 800cf08:	9a07      	ldr	r2, [sp, #28]
 800cf0a:	4654      	mov	r4, sl
 800cf0c:	2000      	movs	r0, #0
 800cf0e:	f04f 0c0a 	mov.w	ip, #10
 800cf12:	4621      	mov	r1, r4
 800cf14:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf18:	3b30      	subs	r3, #48	; 0x30
 800cf1a:	2b09      	cmp	r3, #9
 800cf1c:	d94d      	bls.n	800cfba <_vfiprintf_r+0x1a6>
 800cf1e:	b1b0      	cbz	r0, 800cf4e <_vfiprintf_r+0x13a>
 800cf20:	9207      	str	r2, [sp, #28]
 800cf22:	e014      	b.n	800cf4e <_vfiprintf_r+0x13a>
 800cf24:	eba0 0308 	sub.w	r3, r0, r8
 800cf28:	fa09 f303 	lsl.w	r3, r9, r3
 800cf2c:	4313      	orrs	r3, r2
 800cf2e:	9304      	str	r3, [sp, #16]
 800cf30:	46a2      	mov	sl, r4
 800cf32:	e7d2      	b.n	800ceda <_vfiprintf_r+0xc6>
 800cf34:	9b03      	ldr	r3, [sp, #12]
 800cf36:	1d19      	adds	r1, r3, #4
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	9103      	str	r1, [sp, #12]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	bfbb      	ittet	lt
 800cf40:	425b      	neglt	r3, r3
 800cf42:	f042 0202 	orrlt.w	r2, r2, #2
 800cf46:	9307      	strge	r3, [sp, #28]
 800cf48:	9307      	strlt	r3, [sp, #28]
 800cf4a:	bfb8      	it	lt
 800cf4c:	9204      	strlt	r2, [sp, #16]
 800cf4e:	7823      	ldrb	r3, [r4, #0]
 800cf50:	2b2e      	cmp	r3, #46	; 0x2e
 800cf52:	d10c      	bne.n	800cf6e <_vfiprintf_r+0x15a>
 800cf54:	7863      	ldrb	r3, [r4, #1]
 800cf56:	2b2a      	cmp	r3, #42	; 0x2a
 800cf58:	d134      	bne.n	800cfc4 <_vfiprintf_r+0x1b0>
 800cf5a:	9b03      	ldr	r3, [sp, #12]
 800cf5c:	1d1a      	adds	r2, r3, #4
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	9203      	str	r2, [sp, #12]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	bfb8      	it	lt
 800cf66:	f04f 33ff 	movlt.w	r3, #4294967295
 800cf6a:	3402      	adds	r4, #2
 800cf6c:	9305      	str	r3, [sp, #20]
 800cf6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d044 <_vfiprintf_r+0x230>
 800cf72:	7821      	ldrb	r1, [r4, #0]
 800cf74:	2203      	movs	r2, #3
 800cf76:	4650      	mov	r0, sl
 800cf78:	f7f3 f962 	bl	8000240 <memchr>
 800cf7c:	b138      	cbz	r0, 800cf8e <_vfiprintf_r+0x17a>
 800cf7e:	9b04      	ldr	r3, [sp, #16]
 800cf80:	eba0 000a 	sub.w	r0, r0, sl
 800cf84:	2240      	movs	r2, #64	; 0x40
 800cf86:	4082      	lsls	r2, r0
 800cf88:	4313      	orrs	r3, r2
 800cf8a:	3401      	adds	r4, #1
 800cf8c:	9304      	str	r3, [sp, #16]
 800cf8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf92:	4829      	ldr	r0, [pc, #164]	; (800d038 <_vfiprintf_r+0x224>)
 800cf94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cf98:	2206      	movs	r2, #6
 800cf9a:	f7f3 f951 	bl	8000240 <memchr>
 800cf9e:	2800      	cmp	r0, #0
 800cfa0:	d03f      	beq.n	800d022 <_vfiprintf_r+0x20e>
 800cfa2:	4b26      	ldr	r3, [pc, #152]	; (800d03c <_vfiprintf_r+0x228>)
 800cfa4:	bb1b      	cbnz	r3, 800cfee <_vfiprintf_r+0x1da>
 800cfa6:	9b03      	ldr	r3, [sp, #12]
 800cfa8:	3307      	adds	r3, #7
 800cfaa:	f023 0307 	bic.w	r3, r3, #7
 800cfae:	3308      	adds	r3, #8
 800cfb0:	9303      	str	r3, [sp, #12]
 800cfb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfb4:	443b      	add	r3, r7
 800cfb6:	9309      	str	r3, [sp, #36]	; 0x24
 800cfb8:	e768      	b.n	800ce8c <_vfiprintf_r+0x78>
 800cfba:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfbe:	460c      	mov	r4, r1
 800cfc0:	2001      	movs	r0, #1
 800cfc2:	e7a6      	b.n	800cf12 <_vfiprintf_r+0xfe>
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	3401      	adds	r4, #1
 800cfc8:	9305      	str	r3, [sp, #20]
 800cfca:	4619      	mov	r1, r3
 800cfcc:	f04f 0c0a 	mov.w	ip, #10
 800cfd0:	4620      	mov	r0, r4
 800cfd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cfd6:	3a30      	subs	r2, #48	; 0x30
 800cfd8:	2a09      	cmp	r2, #9
 800cfda:	d903      	bls.n	800cfe4 <_vfiprintf_r+0x1d0>
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d0c6      	beq.n	800cf6e <_vfiprintf_r+0x15a>
 800cfe0:	9105      	str	r1, [sp, #20]
 800cfe2:	e7c4      	b.n	800cf6e <_vfiprintf_r+0x15a>
 800cfe4:	fb0c 2101 	mla	r1, ip, r1, r2
 800cfe8:	4604      	mov	r4, r0
 800cfea:	2301      	movs	r3, #1
 800cfec:	e7f0      	b.n	800cfd0 <_vfiprintf_r+0x1bc>
 800cfee:	ab03      	add	r3, sp, #12
 800cff0:	9300      	str	r3, [sp, #0]
 800cff2:	462a      	mov	r2, r5
 800cff4:	4b12      	ldr	r3, [pc, #72]	; (800d040 <_vfiprintf_r+0x22c>)
 800cff6:	a904      	add	r1, sp, #16
 800cff8:	4630      	mov	r0, r6
 800cffa:	f7fd ffc5 	bl	800af88 <_printf_float>
 800cffe:	4607      	mov	r7, r0
 800d000:	1c78      	adds	r0, r7, #1
 800d002:	d1d6      	bne.n	800cfb2 <_vfiprintf_r+0x19e>
 800d004:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d006:	07d9      	lsls	r1, r3, #31
 800d008:	d405      	bmi.n	800d016 <_vfiprintf_r+0x202>
 800d00a:	89ab      	ldrh	r3, [r5, #12]
 800d00c:	059a      	lsls	r2, r3, #22
 800d00e:	d402      	bmi.n	800d016 <_vfiprintf_r+0x202>
 800d010:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d012:	f7fe fd09 	bl	800ba28 <__retarget_lock_release_recursive>
 800d016:	89ab      	ldrh	r3, [r5, #12]
 800d018:	065b      	lsls	r3, r3, #25
 800d01a:	f53f af1d 	bmi.w	800ce58 <_vfiprintf_r+0x44>
 800d01e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d020:	e71c      	b.n	800ce5c <_vfiprintf_r+0x48>
 800d022:	ab03      	add	r3, sp, #12
 800d024:	9300      	str	r3, [sp, #0]
 800d026:	462a      	mov	r2, r5
 800d028:	4b05      	ldr	r3, [pc, #20]	; (800d040 <_vfiprintf_r+0x22c>)
 800d02a:	a904      	add	r1, sp, #16
 800d02c:	4630      	mov	r0, r6
 800d02e:	f7fe fa33 	bl	800b498 <_printf_i>
 800d032:	e7e4      	b.n	800cffe <_vfiprintf_r+0x1ea>
 800d034:	08040254 	.word	0x08040254
 800d038:	0804025e 	.word	0x0804025e
 800d03c:	0800af89 	.word	0x0800af89
 800d040:	0800cdef 	.word	0x0800cdef
 800d044:	0804025a 	.word	0x0804025a

0800d048 <__sflush_r>:
 800d048:	898a      	ldrh	r2, [r1, #12]
 800d04a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d04e:	4605      	mov	r5, r0
 800d050:	0710      	lsls	r0, r2, #28
 800d052:	460c      	mov	r4, r1
 800d054:	d458      	bmi.n	800d108 <__sflush_r+0xc0>
 800d056:	684b      	ldr	r3, [r1, #4]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	dc05      	bgt.n	800d068 <__sflush_r+0x20>
 800d05c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d05e:	2b00      	cmp	r3, #0
 800d060:	dc02      	bgt.n	800d068 <__sflush_r+0x20>
 800d062:	2000      	movs	r0, #0
 800d064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d068:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d06a:	2e00      	cmp	r6, #0
 800d06c:	d0f9      	beq.n	800d062 <__sflush_r+0x1a>
 800d06e:	2300      	movs	r3, #0
 800d070:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d074:	682f      	ldr	r7, [r5, #0]
 800d076:	6a21      	ldr	r1, [r4, #32]
 800d078:	602b      	str	r3, [r5, #0]
 800d07a:	d032      	beq.n	800d0e2 <__sflush_r+0x9a>
 800d07c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d07e:	89a3      	ldrh	r3, [r4, #12]
 800d080:	075a      	lsls	r2, r3, #29
 800d082:	d505      	bpl.n	800d090 <__sflush_r+0x48>
 800d084:	6863      	ldr	r3, [r4, #4]
 800d086:	1ac0      	subs	r0, r0, r3
 800d088:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d08a:	b10b      	cbz	r3, 800d090 <__sflush_r+0x48>
 800d08c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d08e:	1ac0      	subs	r0, r0, r3
 800d090:	2300      	movs	r3, #0
 800d092:	4602      	mov	r2, r0
 800d094:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d096:	6a21      	ldr	r1, [r4, #32]
 800d098:	4628      	mov	r0, r5
 800d09a:	47b0      	blx	r6
 800d09c:	1c43      	adds	r3, r0, #1
 800d09e:	89a3      	ldrh	r3, [r4, #12]
 800d0a0:	d106      	bne.n	800d0b0 <__sflush_r+0x68>
 800d0a2:	6829      	ldr	r1, [r5, #0]
 800d0a4:	291d      	cmp	r1, #29
 800d0a6:	d82b      	bhi.n	800d100 <__sflush_r+0xb8>
 800d0a8:	4a29      	ldr	r2, [pc, #164]	; (800d150 <__sflush_r+0x108>)
 800d0aa:	410a      	asrs	r2, r1
 800d0ac:	07d6      	lsls	r6, r2, #31
 800d0ae:	d427      	bmi.n	800d100 <__sflush_r+0xb8>
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	6062      	str	r2, [r4, #4]
 800d0b4:	04d9      	lsls	r1, r3, #19
 800d0b6:	6922      	ldr	r2, [r4, #16]
 800d0b8:	6022      	str	r2, [r4, #0]
 800d0ba:	d504      	bpl.n	800d0c6 <__sflush_r+0x7e>
 800d0bc:	1c42      	adds	r2, r0, #1
 800d0be:	d101      	bne.n	800d0c4 <__sflush_r+0x7c>
 800d0c0:	682b      	ldr	r3, [r5, #0]
 800d0c2:	b903      	cbnz	r3, 800d0c6 <__sflush_r+0x7e>
 800d0c4:	6560      	str	r0, [r4, #84]	; 0x54
 800d0c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d0c8:	602f      	str	r7, [r5, #0]
 800d0ca:	2900      	cmp	r1, #0
 800d0cc:	d0c9      	beq.n	800d062 <__sflush_r+0x1a>
 800d0ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d0d2:	4299      	cmp	r1, r3
 800d0d4:	d002      	beq.n	800d0dc <__sflush_r+0x94>
 800d0d6:	4628      	mov	r0, r5
 800d0d8:	f7ff faaa 	bl	800c630 <_free_r>
 800d0dc:	2000      	movs	r0, #0
 800d0de:	6360      	str	r0, [r4, #52]	; 0x34
 800d0e0:	e7c0      	b.n	800d064 <__sflush_r+0x1c>
 800d0e2:	2301      	movs	r3, #1
 800d0e4:	4628      	mov	r0, r5
 800d0e6:	47b0      	blx	r6
 800d0e8:	1c41      	adds	r1, r0, #1
 800d0ea:	d1c8      	bne.n	800d07e <__sflush_r+0x36>
 800d0ec:	682b      	ldr	r3, [r5, #0]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d0c5      	beq.n	800d07e <__sflush_r+0x36>
 800d0f2:	2b1d      	cmp	r3, #29
 800d0f4:	d001      	beq.n	800d0fa <__sflush_r+0xb2>
 800d0f6:	2b16      	cmp	r3, #22
 800d0f8:	d101      	bne.n	800d0fe <__sflush_r+0xb6>
 800d0fa:	602f      	str	r7, [r5, #0]
 800d0fc:	e7b1      	b.n	800d062 <__sflush_r+0x1a>
 800d0fe:	89a3      	ldrh	r3, [r4, #12]
 800d100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d104:	81a3      	strh	r3, [r4, #12]
 800d106:	e7ad      	b.n	800d064 <__sflush_r+0x1c>
 800d108:	690f      	ldr	r7, [r1, #16]
 800d10a:	2f00      	cmp	r7, #0
 800d10c:	d0a9      	beq.n	800d062 <__sflush_r+0x1a>
 800d10e:	0793      	lsls	r3, r2, #30
 800d110:	680e      	ldr	r6, [r1, #0]
 800d112:	bf08      	it	eq
 800d114:	694b      	ldreq	r3, [r1, #20]
 800d116:	600f      	str	r7, [r1, #0]
 800d118:	bf18      	it	ne
 800d11a:	2300      	movne	r3, #0
 800d11c:	eba6 0807 	sub.w	r8, r6, r7
 800d120:	608b      	str	r3, [r1, #8]
 800d122:	f1b8 0f00 	cmp.w	r8, #0
 800d126:	dd9c      	ble.n	800d062 <__sflush_r+0x1a>
 800d128:	6a21      	ldr	r1, [r4, #32]
 800d12a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d12c:	4643      	mov	r3, r8
 800d12e:	463a      	mov	r2, r7
 800d130:	4628      	mov	r0, r5
 800d132:	47b0      	blx	r6
 800d134:	2800      	cmp	r0, #0
 800d136:	dc06      	bgt.n	800d146 <__sflush_r+0xfe>
 800d138:	89a3      	ldrh	r3, [r4, #12]
 800d13a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d13e:	81a3      	strh	r3, [r4, #12]
 800d140:	f04f 30ff 	mov.w	r0, #4294967295
 800d144:	e78e      	b.n	800d064 <__sflush_r+0x1c>
 800d146:	4407      	add	r7, r0
 800d148:	eba8 0800 	sub.w	r8, r8, r0
 800d14c:	e7e9      	b.n	800d122 <__sflush_r+0xda>
 800d14e:	bf00      	nop
 800d150:	dfbffffe 	.word	0xdfbffffe

0800d154 <_fflush_r>:
 800d154:	b538      	push	{r3, r4, r5, lr}
 800d156:	690b      	ldr	r3, [r1, #16]
 800d158:	4605      	mov	r5, r0
 800d15a:	460c      	mov	r4, r1
 800d15c:	b913      	cbnz	r3, 800d164 <_fflush_r+0x10>
 800d15e:	2500      	movs	r5, #0
 800d160:	4628      	mov	r0, r5
 800d162:	bd38      	pop	{r3, r4, r5, pc}
 800d164:	b118      	cbz	r0, 800d16e <_fflush_r+0x1a>
 800d166:	6a03      	ldr	r3, [r0, #32]
 800d168:	b90b      	cbnz	r3, 800d16e <_fflush_r+0x1a>
 800d16a:	f7fe fb43 	bl	800b7f4 <__sinit>
 800d16e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d172:	2b00      	cmp	r3, #0
 800d174:	d0f3      	beq.n	800d15e <_fflush_r+0xa>
 800d176:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d178:	07d0      	lsls	r0, r2, #31
 800d17a:	d404      	bmi.n	800d186 <_fflush_r+0x32>
 800d17c:	0599      	lsls	r1, r3, #22
 800d17e:	d402      	bmi.n	800d186 <_fflush_r+0x32>
 800d180:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d182:	f7fe fc50 	bl	800ba26 <__retarget_lock_acquire_recursive>
 800d186:	4628      	mov	r0, r5
 800d188:	4621      	mov	r1, r4
 800d18a:	f7ff ff5d 	bl	800d048 <__sflush_r>
 800d18e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d190:	07da      	lsls	r2, r3, #31
 800d192:	4605      	mov	r5, r0
 800d194:	d4e4      	bmi.n	800d160 <_fflush_r+0xc>
 800d196:	89a3      	ldrh	r3, [r4, #12]
 800d198:	059b      	lsls	r3, r3, #22
 800d19a:	d4e1      	bmi.n	800d160 <_fflush_r+0xc>
 800d19c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d19e:	f7fe fc43 	bl	800ba28 <__retarget_lock_release_recursive>
 800d1a2:	e7dd      	b.n	800d160 <_fflush_r+0xc>

0800d1a4 <__swbuf_r>:
 800d1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1a6:	460e      	mov	r6, r1
 800d1a8:	4614      	mov	r4, r2
 800d1aa:	4605      	mov	r5, r0
 800d1ac:	b118      	cbz	r0, 800d1b6 <__swbuf_r+0x12>
 800d1ae:	6a03      	ldr	r3, [r0, #32]
 800d1b0:	b90b      	cbnz	r3, 800d1b6 <__swbuf_r+0x12>
 800d1b2:	f7fe fb1f 	bl	800b7f4 <__sinit>
 800d1b6:	69a3      	ldr	r3, [r4, #24]
 800d1b8:	60a3      	str	r3, [r4, #8]
 800d1ba:	89a3      	ldrh	r3, [r4, #12]
 800d1bc:	071a      	lsls	r2, r3, #28
 800d1be:	d525      	bpl.n	800d20c <__swbuf_r+0x68>
 800d1c0:	6923      	ldr	r3, [r4, #16]
 800d1c2:	b31b      	cbz	r3, 800d20c <__swbuf_r+0x68>
 800d1c4:	6823      	ldr	r3, [r4, #0]
 800d1c6:	6922      	ldr	r2, [r4, #16]
 800d1c8:	1a98      	subs	r0, r3, r2
 800d1ca:	6963      	ldr	r3, [r4, #20]
 800d1cc:	b2f6      	uxtb	r6, r6
 800d1ce:	4283      	cmp	r3, r0
 800d1d0:	4637      	mov	r7, r6
 800d1d2:	dc04      	bgt.n	800d1de <__swbuf_r+0x3a>
 800d1d4:	4621      	mov	r1, r4
 800d1d6:	4628      	mov	r0, r5
 800d1d8:	f7ff ffbc 	bl	800d154 <_fflush_r>
 800d1dc:	b9e0      	cbnz	r0, 800d218 <__swbuf_r+0x74>
 800d1de:	68a3      	ldr	r3, [r4, #8]
 800d1e0:	3b01      	subs	r3, #1
 800d1e2:	60a3      	str	r3, [r4, #8]
 800d1e4:	6823      	ldr	r3, [r4, #0]
 800d1e6:	1c5a      	adds	r2, r3, #1
 800d1e8:	6022      	str	r2, [r4, #0]
 800d1ea:	701e      	strb	r6, [r3, #0]
 800d1ec:	6962      	ldr	r2, [r4, #20]
 800d1ee:	1c43      	adds	r3, r0, #1
 800d1f0:	429a      	cmp	r2, r3
 800d1f2:	d004      	beq.n	800d1fe <__swbuf_r+0x5a>
 800d1f4:	89a3      	ldrh	r3, [r4, #12]
 800d1f6:	07db      	lsls	r3, r3, #31
 800d1f8:	d506      	bpl.n	800d208 <__swbuf_r+0x64>
 800d1fa:	2e0a      	cmp	r6, #10
 800d1fc:	d104      	bne.n	800d208 <__swbuf_r+0x64>
 800d1fe:	4621      	mov	r1, r4
 800d200:	4628      	mov	r0, r5
 800d202:	f7ff ffa7 	bl	800d154 <_fflush_r>
 800d206:	b938      	cbnz	r0, 800d218 <__swbuf_r+0x74>
 800d208:	4638      	mov	r0, r7
 800d20a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d20c:	4621      	mov	r1, r4
 800d20e:	4628      	mov	r0, r5
 800d210:	f000 f806 	bl	800d220 <__swsetup_r>
 800d214:	2800      	cmp	r0, #0
 800d216:	d0d5      	beq.n	800d1c4 <__swbuf_r+0x20>
 800d218:	f04f 37ff 	mov.w	r7, #4294967295
 800d21c:	e7f4      	b.n	800d208 <__swbuf_r+0x64>
	...

0800d220 <__swsetup_r>:
 800d220:	b538      	push	{r3, r4, r5, lr}
 800d222:	4b2a      	ldr	r3, [pc, #168]	; (800d2cc <__swsetup_r+0xac>)
 800d224:	4605      	mov	r5, r0
 800d226:	6818      	ldr	r0, [r3, #0]
 800d228:	460c      	mov	r4, r1
 800d22a:	b118      	cbz	r0, 800d234 <__swsetup_r+0x14>
 800d22c:	6a03      	ldr	r3, [r0, #32]
 800d22e:	b90b      	cbnz	r3, 800d234 <__swsetup_r+0x14>
 800d230:	f7fe fae0 	bl	800b7f4 <__sinit>
 800d234:	89a3      	ldrh	r3, [r4, #12]
 800d236:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d23a:	0718      	lsls	r0, r3, #28
 800d23c:	d422      	bmi.n	800d284 <__swsetup_r+0x64>
 800d23e:	06d9      	lsls	r1, r3, #27
 800d240:	d407      	bmi.n	800d252 <__swsetup_r+0x32>
 800d242:	2309      	movs	r3, #9
 800d244:	602b      	str	r3, [r5, #0]
 800d246:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d24a:	81a3      	strh	r3, [r4, #12]
 800d24c:	f04f 30ff 	mov.w	r0, #4294967295
 800d250:	e034      	b.n	800d2bc <__swsetup_r+0x9c>
 800d252:	0758      	lsls	r0, r3, #29
 800d254:	d512      	bpl.n	800d27c <__swsetup_r+0x5c>
 800d256:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d258:	b141      	cbz	r1, 800d26c <__swsetup_r+0x4c>
 800d25a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d25e:	4299      	cmp	r1, r3
 800d260:	d002      	beq.n	800d268 <__swsetup_r+0x48>
 800d262:	4628      	mov	r0, r5
 800d264:	f7ff f9e4 	bl	800c630 <_free_r>
 800d268:	2300      	movs	r3, #0
 800d26a:	6363      	str	r3, [r4, #52]	; 0x34
 800d26c:	89a3      	ldrh	r3, [r4, #12]
 800d26e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d272:	81a3      	strh	r3, [r4, #12]
 800d274:	2300      	movs	r3, #0
 800d276:	6063      	str	r3, [r4, #4]
 800d278:	6923      	ldr	r3, [r4, #16]
 800d27a:	6023      	str	r3, [r4, #0]
 800d27c:	89a3      	ldrh	r3, [r4, #12]
 800d27e:	f043 0308 	orr.w	r3, r3, #8
 800d282:	81a3      	strh	r3, [r4, #12]
 800d284:	6923      	ldr	r3, [r4, #16]
 800d286:	b94b      	cbnz	r3, 800d29c <__swsetup_r+0x7c>
 800d288:	89a3      	ldrh	r3, [r4, #12]
 800d28a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d28e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d292:	d003      	beq.n	800d29c <__swsetup_r+0x7c>
 800d294:	4621      	mov	r1, r4
 800d296:	4628      	mov	r0, r5
 800d298:	f000 f8a6 	bl	800d3e8 <__smakebuf_r>
 800d29c:	89a0      	ldrh	r0, [r4, #12]
 800d29e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d2a2:	f010 0301 	ands.w	r3, r0, #1
 800d2a6:	d00a      	beq.n	800d2be <__swsetup_r+0x9e>
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	60a3      	str	r3, [r4, #8]
 800d2ac:	6963      	ldr	r3, [r4, #20]
 800d2ae:	425b      	negs	r3, r3
 800d2b0:	61a3      	str	r3, [r4, #24]
 800d2b2:	6923      	ldr	r3, [r4, #16]
 800d2b4:	b943      	cbnz	r3, 800d2c8 <__swsetup_r+0xa8>
 800d2b6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d2ba:	d1c4      	bne.n	800d246 <__swsetup_r+0x26>
 800d2bc:	bd38      	pop	{r3, r4, r5, pc}
 800d2be:	0781      	lsls	r1, r0, #30
 800d2c0:	bf58      	it	pl
 800d2c2:	6963      	ldrpl	r3, [r4, #20]
 800d2c4:	60a3      	str	r3, [r4, #8]
 800d2c6:	e7f4      	b.n	800d2b2 <__swsetup_r+0x92>
 800d2c8:	2000      	movs	r0, #0
 800d2ca:	e7f7      	b.n	800d2bc <__swsetup_r+0x9c>
 800d2cc:	20001b90 	.word	0x20001b90

0800d2d0 <__assert_func>:
 800d2d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d2d2:	4614      	mov	r4, r2
 800d2d4:	461a      	mov	r2, r3
 800d2d6:	4b09      	ldr	r3, [pc, #36]	; (800d2fc <__assert_func+0x2c>)
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	4605      	mov	r5, r0
 800d2dc:	68d8      	ldr	r0, [r3, #12]
 800d2de:	b14c      	cbz	r4, 800d2f4 <__assert_func+0x24>
 800d2e0:	4b07      	ldr	r3, [pc, #28]	; (800d300 <__assert_func+0x30>)
 800d2e2:	9100      	str	r1, [sp, #0]
 800d2e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d2e8:	4906      	ldr	r1, [pc, #24]	; (800d304 <__assert_func+0x34>)
 800d2ea:	462b      	mov	r3, r5
 800d2ec:	f000 f844 	bl	800d378 <fiprintf>
 800d2f0:	f000 f8d8 	bl	800d4a4 <abort>
 800d2f4:	4b04      	ldr	r3, [pc, #16]	; (800d308 <__assert_func+0x38>)
 800d2f6:	461c      	mov	r4, r3
 800d2f8:	e7f3      	b.n	800d2e2 <__assert_func+0x12>
 800d2fa:	bf00      	nop
 800d2fc:	20001b90 	.word	0x20001b90
 800d300:	0804026f 	.word	0x0804026f
 800d304:	0804027c 	.word	0x0804027c
 800d308:	080402aa 	.word	0x080402aa

0800d30c <_calloc_r>:
 800d30c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d30e:	fba1 2402 	umull	r2, r4, r1, r2
 800d312:	b94c      	cbnz	r4, 800d328 <_calloc_r+0x1c>
 800d314:	4611      	mov	r1, r2
 800d316:	9201      	str	r2, [sp, #4]
 800d318:	f7fd fd18 	bl	800ad4c <_malloc_r>
 800d31c:	9a01      	ldr	r2, [sp, #4]
 800d31e:	4605      	mov	r5, r0
 800d320:	b930      	cbnz	r0, 800d330 <_calloc_r+0x24>
 800d322:	4628      	mov	r0, r5
 800d324:	b003      	add	sp, #12
 800d326:	bd30      	pop	{r4, r5, pc}
 800d328:	220c      	movs	r2, #12
 800d32a:	6002      	str	r2, [r0, #0]
 800d32c:	2500      	movs	r5, #0
 800d32e:	e7f8      	b.n	800d322 <_calloc_r+0x16>
 800d330:	4621      	mov	r1, r4
 800d332:	f7fe faea 	bl	800b90a <memset>
 800d336:	e7f4      	b.n	800d322 <_calloc_r+0x16>

0800d338 <__ascii_mbtowc>:
 800d338:	b082      	sub	sp, #8
 800d33a:	b901      	cbnz	r1, 800d33e <__ascii_mbtowc+0x6>
 800d33c:	a901      	add	r1, sp, #4
 800d33e:	b142      	cbz	r2, 800d352 <__ascii_mbtowc+0x1a>
 800d340:	b14b      	cbz	r3, 800d356 <__ascii_mbtowc+0x1e>
 800d342:	7813      	ldrb	r3, [r2, #0]
 800d344:	600b      	str	r3, [r1, #0]
 800d346:	7812      	ldrb	r2, [r2, #0]
 800d348:	1e10      	subs	r0, r2, #0
 800d34a:	bf18      	it	ne
 800d34c:	2001      	movne	r0, #1
 800d34e:	b002      	add	sp, #8
 800d350:	4770      	bx	lr
 800d352:	4610      	mov	r0, r2
 800d354:	e7fb      	b.n	800d34e <__ascii_mbtowc+0x16>
 800d356:	f06f 0001 	mvn.w	r0, #1
 800d35a:	e7f8      	b.n	800d34e <__ascii_mbtowc+0x16>

0800d35c <__ascii_wctomb>:
 800d35c:	b149      	cbz	r1, 800d372 <__ascii_wctomb+0x16>
 800d35e:	2aff      	cmp	r2, #255	; 0xff
 800d360:	bf85      	ittet	hi
 800d362:	238a      	movhi	r3, #138	; 0x8a
 800d364:	6003      	strhi	r3, [r0, #0]
 800d366:	700a      	strbls	r2, [r1, #0]
 800d368:	f04f 30ff 	movhi.w	r0, #4294967295
 800d36c:	bf98      	it	ls
 800d36e:	2001      	movls	r0, #1
 800d370:	4770      	bx	lr
 800d372:	4608      	mov	r0, r1
 800d374:	4770      	bx	lr
	...

0800d378 <fiprintf>:
 800d378:	b40e      	push	{r1, r2, r3}
 800d37a:	b503      	push	{r0, r1, lr}
 800d37c:	4601      	mov	r1, r0
 800d37e:	ab03      	add	r3, sp, #12
 800d380:	4805      	ldr	r0, [pc, #20]	; (800d398 <fiprintf+0x20>)
 800d382:	f853 2b04 	ldr.w	r2, [r3], #4
 800d386:	6800      	ldr	r0, [r0, #0]
 800d388:	9301      	str	r3, [sp, #4]
 800d38a:	f7ff fd43 	bl	800ce14 <_vfiprintf_r>
 800d38e:	b002      	add	sp, #8
 800d390:	f85d eb04 	ldr.w	lr, [sp], #4
 800d394:	b003      	add	sp, #12
 800d396:	4770      	bx	lr
 800d398:	20001b90 	.word	0x20001b90

0800d39c <__swhatbuf_r>:
 800d39c:	b570      	push	{r4, r5, r6, lr}
 800d39e:	460c      	mov	r4, r1
 800d3a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3a4:	2900      	cmp	r1, #0
 800d3a6:	b096      	sub	sp, #88	; 0x58
 800d3a8:	4615      	mov	r5, r2
 800d3aa:	461e      	mov	r6, r3
 800d3ac:	da0d      	bge.n	800d3ca <__swhatbuf_r+0x2e>
 800d3ae:	89a3      	ldrh	r3, [r4, #12]
 800d3b0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d3b4:	f04f 0100 	mov.w	r1, #0
 800d3b8:	bf0c      	ite	eq
 800d3ba:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d3be:	2340      	movne	r3, #64	; 0x40
 800d3c0:	2000      	movs	r0, #0
 800d3c2:	6031      	str	r1, [r6, #0]
 800d3c4:	602b      	str	r3, [r5, #0]
 800d3c6:	b016      	add	sp, #88	; 0x58
 800d3c8:	bd70      	pop	{r4, r5, r6, pc}
 800d3ca:	466a      	mov	r2, sp
 800d3cc:	f000 f848 	bl	800d460 <_fstat_r>
 800d3d0:	2800      	cmp	r0, #0
 800d3d2:	dbec      	blt.n	800d3ae <__swhatbuf_r+0x12>
 800d3d4:	9901      	ldr	r1, [sp, #4]
 800d3d6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d3da:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d3de:	4259      	negs	r1, r3
 800d3e0:	4159      	adcs	r1, r3
 800d3e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d3e6:	e7eb      	b.n	800d3c0 <__swhatbuf_r+0x24>

0800d3e8 <__smakebuf_r>:
 800d3e8:	898b      	ldrh	r3, [r1, #12]
 800d3ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d3ec:	079d      	lsls	r5, r3, #30
 800d3ee:	4606      	mov	r6, r0
 800d3f0:	460c      	mov	r4, r1
 800d3f2:	d507      	bpl.n	800d404 <__smakebuf_r+0x1c>
 800d3f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d3f8:	6023      	str	r3, [r4, #0]
 800d3fa:	6123      	str	r3, [r4, #16]
 800d3fc:	2301      	movs	r3, #1
 800d3fe:	6163      	str	r3, [r4, #20]
 800d400:	b002      	add	sp, #8
 800d402:	bd70      	pop	{r4, r5, r6, pc}
 800d404:	ab01      	add	r3, sp, #4
 800d406:	466a      	mov	r2, sp
 800d408:	f7ff ffc8 	bl	800d39c <__swhatbuf_r>
 800d40c:	9900      	ldr	r1, [sp, #0]
 800d40e:	4605      	mov	r5, r0
 800d410:	4630      	mov	r0, r6
 800d412:	f7fd fc9b 	bl	800ad4c <_malloc_r>
 800d416:	b948      	cbnz	r0, 800d42c <__smakebuf_r+0x44>
 800d418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d41c:	059a      	lsls	r2, r3, #22
 800d41e:	d4ef      	bmi.n	800d400 <__smakebuf_r+0x18>
 800d420:	f023 0303 	bic.w	r3, r3, #3
 800d424:	f043 0302 	orr.w	r3, r3, #2
 800d428:	81a3      	strh	r3, [r4, #12]
 800d42a:	e7e3      	b.n	800d3f4 <__smakebuf_r+0xc>
 800d42c:	89a3      	ldrh	r3, [r4, #12]
 800d42e:	6020      	str	r0, [r4, #0]
 800d430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d434:	81a3      	strh	r3, [r4, #12]
 800d436:	9b00      	ldr	r3, [sp, #0]
 800d438:	6163      	str	r3, [r4, #20]
 800d43a:	9b01      	ldr	r3, [sp, #4]
 800d43c:	6120      	str	r0, [r4, #16]
 800d43e:	b15b      	cbz	r3, 800d458 <__smakebuf_r+0x70>
 800d440:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d444:	4630      	mov	r0, r6
 800d446:	f000 f81d 	bl	800d484 <_isatty_r>
 800d44a:	b128      	cbz	r0, 800d458 <__smakebuf_r+0x70>
 800d44c:	89a3      	ldrh	r3, [r4, #12]
 800d44e:	f023 0303 	bic.w	r3, r3, #3
 800d452:	f043 0301 	orr.w	r3, r3, #1
 800d456:	81a3      	strh	r3, [r4, #12]
 800d458:	89a3      	ldrh	r3, [r4, #12]
 800d45a:	431d      	orrs	r5, r3
 800d45c:	81a5      	strh	r5, [r4, #12]
 800d45e:	e7cf      	b.n	800d400 <__smakebuf_r+0x18>

0800d460 <_fstat_r>:
 800d460:	b538      	push	{r3, r4, r5, lr}
 800d462:	4d07      	ldr	r5, [pc, #28]	; (800d480 <_fstat_r+0x20>)
 800d464:	2300      	movs	r3, #0
 800d466:	4604      	mov	r4, r0
 800d468:	4608      	mov	r0, r1
 800d46a:	4611      	mov	r1, r2
 800d46c:	602b      	str	r3, [r5, #0]
 800d46e:	f000 fc23 	bl	800dcb8 <_fstat>
 800d472:	1c43      	adds	r3, r0, #1
 800d474:	d102      	bne.n	800d47c <_fstat_r+0x1c>
 800d476:	682b      	ldr	r3, [r5, #0]
 800d478:	b103      	cbz	r3, 800d47c <_fstat_r+0x1c>
 800d47a:	6023      	str	r3, [r4, #0]
 800d47c:	bd38      	pop	{r3, r4, r5, pc}
 800d47e:	bf00      	nop
 800d480:	20003ff4 	.word	0x20003ff4

0800d484 <_isatty_r>:
 800d484:	b538      	push	{r3, r4, r5, lr}
 800d486:	4d06      	ldr	r5, [pc, #24]	; (800d4a0 <_isatty_r+0x1c>)
 800d488:	2300      	movs	r3, #0
 800d48a:	4604      	mov	r4, r0
 800d48c:	4608      	mov	r0, r1
 800d48e:	602b      	str	r3, [r5, #0]
 800d490:	f000 fc22 	bl	800dcd8 <_isatty>
 800d494:	1c43      	adds	r3, r0, #1
 800d496:	d102      	bne.n	800d49e <_isatty_r+0x1a>
 800d498:	682b      	ldr	r3, [r5, #0]
 800d49a:	b103      	cbz	r3, 800d49e <_isatty_r+0x1a>
 800d49c:	6023      	str	r3, [r4, #0]
 800d49e:	bd38      	pop	{r3, r4, r5, pc}
 800d4a0:	20003ff4 	.word	0x20003ff4

0800d4a4 <abort>:
 800d4a4:	b508      	push	{r3, lr}
 800d4a6:	2006      	movs	r0, #6
 800d4a8:	f000 f82c 	bl	800d504 <raise>
 800d4ac:	2001      	movs	r0, #1
 800d4ae:	f000 fc3b 	bl	800dd28 <_exit>

0800d4b2 <_raise_r>:
 800d4b2:	291f      	cmp	r1, #31
 800d4b4:	b538      	push	{r3, r4, r5, lr}
 800d4b6:	4604      	mov	r4, r0
 800d4b8:	460d      	mov	r5, r1
 800d4ba:	d904      	bls.n	800d4c6 <_raise_r+0x14>
 800d4bc:	2316      	movs	r3, #22
 800d4be:	6003      	str	r3, [r0, #0]
 800d4c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d4c4:	bd38      	pop	{r3, r4, r5, pc}
 800d4c6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d4c8:	b112      	cbz	r2, 800d4d0 <_raise_r+0x1e>
 800d4ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d4ce:	b94b      	cbnz	r3, 800d4e4 <_raise_r+0x32>
 800d4d0:	4620      	mov	r0, r4
 800d4d2:	f000 f831 	bl	800d538 <_getpid_r>
 800d4d6:	462a      	mov	r2, r5
 800d4d8:	4601      	mov	r1, r0
 800d4da:	4620      	mov	r0, r4
 800d4dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4e0:	f000 b818 	b.w	800d514 <_kill_r>
 800d4e4:	2b01      	cmp	r3, #1
 800d4e6:	d00a      	beq.n	800d4fe <_raise_r+0x4c>
 800d4e8:	1c59      	adds	r1, r3, #1
 800d4ea:	d103      	bne.n	800d4f4 <_raise_r+0x42>
 800d4ec:	2316      	movs	r3, #22
 800d4ee:	6003      	str	r3, [r0, #0]
 800d4f0:	2001      	movs	r0, #1
 800d4f2:	e7e7      	b.n	800d4c4 <_raise_r+0x12>
 800d4f4:	2400      	movs	r4, #0
 800d4f6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d4fa:	4628      	mov	r0, r5
 800d4fc:	4798      	blx	r3
 800d4fe:	2000      	movs	r0, #0
 800d500:	e7e0      	b.n	800d4c4 <_raise_r+0x12>
	...

0800d504 <raise>:
 800d504:	4b02      	ldr	r3, [pc, #8]	; (800d510 <raise+0xc>)
 800d506:	4601      	mov	r1, r0
 800d508:	6818      	ldr	r0, [r3, #0]
 800d50a:	f7ff bfd2 	b.w	800d4b2 <_raise_r>
 800d50e:	bf00      	nop
 800d510:	20001b90 	.word	0x20001b90

0800d514 <_kill_r>:
 800d514:	b538      	push	{r3, r4, r5, lr}
 800d516:	4d07      	ldr	r5, [pc, #28]	; (800d534 <_kill_r+0x20>)
 800d518:	2300      	movs	r3, #0
 800d51a:	4604      	mov	r4, r0
 800d51c:	4608      	mov	r0, r1
 800d51e:	4611      	mov	r1, r2
 800d520:	602b      	str	r3, [r5, #0]
 800d522:	f000 fbe1 	bl	800dce8 <_kill>
 800d526:	1c43      	adds	r3, r0, #1
 800d528:	d102      	bne.n	800d530 <_kill_r+0x1c>
 800d52a:	682b      	ldr	r3, [r5, #0]
 800d52c:	b103      	cbz	r3, 800d530 <_kill_r+0x1c>
 800d52e:	6023      	str	r3, [r4, #0]
 800d530:	bd38      	pop	{r3, r4, r5, pc}
 800d532:	bf00      	nop
 800d534:	20003ff4 	.word	0x20003ff4

0800d538 <_getpid_r>:
 800d538:	f000 bbc6 	b.w	800dcc8 <_getpid>
 800d53c:	0000      	movs	r0, r0
	...

0800d540 <sqrt>:
 800d540:	b508      	push	{r3, lr}
 800d542:	ed2d 8b04 	vpush	{d8-d9}
 800d546:	eeb0 8b40 	vmov.f64	d8, d0
 800d54a:	f000 fba9 	bl	800dca0 <__ieee754_sqrt>
 800d54e:	eeb4 8b48 	vcmp.f64	d8, d8
 800d552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d556:	d60c      	bvs.n	800d572 <sqrt+0x32>
 800d558:	ed9f 9b07 	vldr	d9, [pc, #28]	; 800d578 <sqrt+0x38>
 800d55c:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800d560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d564:	d505      	bpl.n	800d572 <sqrt+0x32>
 800d566:	f7fe fa33 	bl	800b9d0 <__errno>
 800d56a:	ee89 0b09 	vdiv.f64	d0, d9, d9
 800d56e:	2321      	movs	r3, #33	; 0x21
 800d570:	6003      	str	r3, [r0, #0]
 800d572:	ecbd 8b04 	vpop	{d8-d9}
 800d576:	bd08      	pop	{r3, pc}
	...

0800d580 <with_errno>:
 800d580:	b513      	push	{r0, r1, r4, lr}
 800d582:	4604      	mov	r4, r0
 800d584:	ed8d 0b00 	vstr	d0, [sp]
 800d588:	f7fe fa22 	bl	800b9d0 <__errno>
 800d58c:	ed9d 0b00 	vldr	d0, [sp]
 800d590:	6004      	str	r4, [r0, #0]
 800d592:	b002      	add	sp, #8
 800d594:	bd10      	pop	{r4, pc}

0800d596 <xflow>:
 800d596:	b082      	sub	sp, #8
 800d598:	b158      	cbz	r0, 800d5b2 <xflow+0x1c>
 800d59a:	eeb1 7b40 	vneg.f64	d7, d0
 800d59e:	ed8d 7b00 	vstr	d7, [sp]
 800d5a2:	ed9d 7b00 	vldr	d7, [sp]
 800d5a6:	2022      	movs	r0, #34	; 0x22
 800d5a8:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d5ac:	b002      	add	sp, #8
 800d5ae:	f7ff bfe7 	b.w	800d580 <with_errno>
 800d5b2:	eeb0 7b40 	vmov.f64	d7, d0
 800d5b6:	e7f2      	b.n	800d59e <xflow+0x8>

0800d5b8 <__math_uflow>:
 800d5b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d5c0 <__math_uflow+0x8>
 800d5bc:	f7ff bfeb 	b.w	800d596 <xflow>
 800d5c0:	00000000 	.word	0x00000000
 800d5c4:	10000000 	.word	0x10000000

0800d5c8 <__math_oflow>:
 800d5c8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d5d0 <__math_oflow+0x8>
 800d5cc:	f7ff bfe3 	b.w	800d596 <xflow>
 800d5d0:	00000000 	.word	0x00000000
 800d5d4:	70000000 	.word	0x70000000

0800d5d8 <__math_divzero>:
 800d5d8:	b082      	sub	sp, #8
 800d5da:	2800      	cmp	r0, #0
 800d5dc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d5e0:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 800d5e4:	fe06 7b07 	vseleq.f64	d7, d6, d7
 800d5e8:	ed8d 7b00 	vstr	d7, [sp]
 800d5ec:	ed9d 0b00 	vldr	d0, [sp]
 800d5f0:	ed9f 7b03 	vldr	d7, [pc, #12]	; 800d600 <__math_divzero+0x28>
 800d5f4:	2022      	movs	r0, #34	; 0x22
 800d5f6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 800d5fa:	b002      	add	sp, #8
 800d5fc:	f7ff bfc0 	b.w	800d580 <with_errno>
	...

0800d608 <__math_invalid>:
 800d608:	eeb0 7b40 	vmov.f64	d7, d0
 800d60c:	eeb4 7b47 	vcmp.f64	d7, d7
 800d610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d614:	ee30 6b40 	vsub.f64	d6, d0, d0
 800d618:	ee86 0b06 	vdiv.f64	d0, d6, d6
 800d61c:	d602      	bvs.n	800d624 <__math_invalid+0x1c>
 800d61e:	2021      	movs	r0, #33	; 0x21
 800d620:	f7ff bfae 	b.w	800d580 <with_errno>
 800d624:	4770      	bx	lr

0800d626 <__math_check_uflow>:
 800d626:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800d62a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d62e:	d102      	bne.n	800d636 <__math_check_uflow+0x10>
 800d630:	2022      	movs	r0, #34	; 0x22
 800d632:	f7ff bfa5 	b.w	800d580 <with_errno>
 800d636:	4770      	bx	lr

0800d638 <__math_check_oflow>:
 800d638:	ed9f 6b07 	vldr	d6, [pc, #28]	; 800d658 <__math_check_oflow+0x20>
 800d63c:	eeb0 7bc0 	vabs.f64	d7, d0
 800d640:	eeb4 7b46 	vcmp.f64	d7, d6
 800d644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d648:	dd02      	ble.n	800d650 <__math_check_oflow+0x18>
 800d64a:	2022      	movs	r0, #34	; 0x22
 800d64c:	f7ff bf98 	b.w	800d580 <with_errno>
 800d650:	4770      	bx	lr
 800d652:	bf00      	nop
 800d654:	f3af 8000 	nop.w
 800d658:	ffffffff 	.word	0xffffffff
 800d65c:	7fefffff 	.word	0x7fefffff

0800d660 <checkint>:
 800d660:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d664:	f240 33fe 	movw	r3, #1022	; 0x3fe
 800d668:	429a      	cmp	r2, r3
 800d66a:	b570      	push	{r4, r5, r6, lr}
 800d66c:	dd2a      	ble.n	800d6c4 <checkint+0x64>
 800d66e:	f240 4333 	movw	r3, #1075	; 0x433
 800d672:	429a      	cmp	r2, r3
 800d674:	dc24      	bgt.n	800d6c0 <checkint+0x60>
 800d676:	1a9b      	subs	r3, r3, r2
 800d678:	f1a3 0620 	sub.w	r6, r3, #32
 800d67c:	f04f 32ff 	mov.w	r2, #4294967295
 800d680:	fa02 f403 	lsl.w	r4, r2, r3
 800d684:	fa02 f606 	lsl.w	r6, r2, r6
 800d688:	f1c3 0520 	rsb	r5, r3, #32
 800d68c:	fa22 f505 	lsr.w	r5, r2, r5
 800d690:	4334      	orrs	r4, r6
 800d692:	432c      	orrs	r4, r5
 800d694:	409a      	lsls	r2, r3
 800d696:	ea20 0202 	bic.w	r2, r0, r2
 800d69a:	ea21 0404 	bic.w	r4, r1, r4
 800d69e:	4322      	orrs	r2, r4
 800d6a0:	f1a3 0420 	sub.w	r4, r3, #32
 800d6a4:	f1c3 0220 	rsb	r2, r3, #32
 800d6a8:	d10c      	bne.n	800d6c4 <checkint+0x64>
 800d6aa:	40d8      	lsrs	r0, r3
 800d6ac:	fa01 f302 	lsl.w	r3, r1, r2
 800d6b0:	4318      	orrs	r0, r3
 800d6b2:	40e1      	lsrs	r1, r4
 800d6b4:	4308      	orrs	r0, r1
 800d6b6:	f000 0001 	and.w	r0, r0, #1
 800d6ba:	f1d0 0002 	rsbs	r0, r0, #2
 800d6be:	bd70      	pop	{r4, r5, r6, pc}
 800d6c0:	2002      	movs	r0, #2
 800d6c2:	e7fc      	b.n	800d6be <checkint+0x5e>
 800d6c4:	2000      	movs	r0, #0
 800d6c6:	e7fa      	b.n	800d6be <checkint+0x5e>

0800d6c8 <pow>:
 800d6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6cc:	ee10 4a90 	vmov	r4, s1
 800d6d0:	ed2d 8b0a 	vpush	{d8-d12}
 800d6d4:	ea4f 5814 	mov.w	r8, r4, lsr #20
 800d6d8:	ee11 aa90 	vmov	sl, s3
 800d6dc:	f108 32ff 	add.w	r2, r8, #4294967295
 800d6e0:	f240 73fd 	movw	r3, #2045	; 0x7fd
 800d6e4:	429a      	cmp	r2, r3
 800d6e6:	ee10 5a10 	vmov	r5, s0
 800d6ea:	ee11 0a10 	vmov	r0, s2
 800d6ee:	b087      	sub	sp, #28
 800d6f0:	46c4      	mov	ip, r8
 800d6f2:	ea4f 561a 	mov.w	r6, sl, lsr #20
 800d6f6:	d806      	bhi.n	800d706 <pow+0x3e>
 800d6f8:	f3c6 030a 	ubfx	r3, r6, #0, #11
 800d6fc:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 800d700:	2b7f      	cmp	r3, #127	; 0x7f
 800d702:	f240 8156 	bls.w	800d9b2 <pow+0x2ea>
 800d706:	1802      	adds	r2, r0, r0
 800d708:	eb4a 010a 	adc.w	r1, sl, sl
 800d70c:	f06f 0b01 	mvn.w	fp, #1
 800d710:	1e57      	subs	r7, r2, #1
 800d712:	f141 33ff 	adc.w	r3, r1, #4294967295
 800d716:	f46f 1e00 	mvn.w	lr, #2097152	; 0x200000
 800d71a:	45bb      	cmp	fp, r7
 800d71c:	eb7e 0303 	sbcs.w	r3, lr, r3
 800d720:	d242      	bcs.n	800d7a8 <pow+0xe0>
 800d722:	ea52 0301 	orrs.w	r3, r2, r1
 800d726:	f04f 0300 	mov.w	r3, #0
 800d72a:	d10c      	bne.n	800d746 <pow+0x7e>
 800d72c:	196d      	adds	r5, r5, r5
 800d72e:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 800d732:	4164      	adcs	r4, r4
 800d734:	42ab      	cmp	r3, r5
 800d736:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d73a:	41a3      	sbcs	r3, r4
 800d73c:	f0c0 808f 	bcc.w	800d85e <pow+0x196>
 800d740:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d744:	e02b      	b.n	800d79e <pow+0xd6>
 800d746:	4ed4      	ldr	r6, [pc, #848]	; (800da98 <pow+0x3d0>)
 800d748:	42b4      	cmp	r4, r6
 800d74a:	bf08      	it	eq
 800d74c:	429d      	cmpeq	r5, r3
 800d74e:	d109      	bne.n	800d764 <pow+0x9c>
 800d750:	1800      	adds	r0, r0, r0
 800d752:	f48a 2a00 	eor.w	sl, sl, #524288	; 0x80000
 800d756:	eb4a 0a0a 	adc.w	sl, sl, sl
 800d75a:	4283      	cmp	r3, r0
 800d75c:	4bcf      	ldr	r3, [pc, #828]	; (800da9c <pow+0x3d4>)
 800d75e:	eb73 030a 	sbcs.w	r3, r3, sl
 800d762:	e7eb      	b.n	800d73c <pow+0x74>
 800d764:	196d      	adds	r5, r5, r5
 800d766:	48ce      	ldr	r0, [pc, #824]	; (800daa0 <pow+0x3d8>)
 800d768:	4164      	adcs	r4, r4
 800d76a:	42ab      	cmp	r3, r5
 800d76c:	eb70 0604 	sbcs.w	r6, r0, r4
 800d770:	d375      	bcc.n	800d85e <pow+0x196>
 800d772:	4281      	cmp	r1, r0
 800d774:	bf08      	it	eq
 800d776:	429a      	cmpeq	r2, r3
 800d778:	d171      	bne.n	800d85e <pow+0x196>
 800d77a:	4aca      	ldr	r2, [pc, #808]	; (800daa4 <pow+0x3dc>)
 800d77c:	4294      	cmp	r4, r2
 800d77e:	bf08      	it	eq
 800d780:	429d      	cmpeq	r5, r3
 800d782:	d0dd      	beq.n	800d740 <pow+0x78>
 800d784:	4294      	cmp	r4, r2
 800d786:	ea6f 0a0a 	mvn.w	sl, sl
 800d78a:	bf34      	ite	cc
 800d78c:	2400      	movcc	r4, #0
 800d78e:	2401      	movcs	r4, #1
 800d790:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800d794:	4554      	cmp	r4, sl
 800d796:	f040 81dc 	bne.w	800db52 <pow+0x48a>
 800d79a:	ee21 0b01 	vmul.f64	d0, d1, d1
 800d79e:	b007      	add	sp, #28
 800d7a0:	ecbd 8b0a 	vpop	{d8-d12}
 800d7a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7a8:	196f      	adds	r7, r5, r5
 800d7aa:	eb44 0904 	adc.w	r9, r4, r4
 800d7ae:	1e7a      	subs	r2, r7, #1
 800d7b0:	f169 0300 	sbc.w	r3, r9, #0
 800d7b4:	4593      	cmp	fp, r2
 800d7b6:	eb7e 0303 	sbcs.w	r3, lr, r3
 800d7ba:	d225      	bcs.n	800d808 <pow+0x140>
 800d7bc:	ee20 0b00 	vmul.f64	d0, d0, d0
 800d7c0:	2c00      	cmp	r4, #0
 800d7c2:	da13      	bge.n	800d7ec <pow+0x124>
 800d7c4:	4651      	mov	r1, sl
 800d7c6:	f7ff ff4b 	bl	800d660 <checkint>
 800d7ca:	2801      	cmp	r0, #1
 800d7cc:	d10e      	bne.n	800d7ec <pow+0x124>
 800d7ce:	eeb1 0b40 	vneg.f64	d0, d0
 800d7d2:	ea57 0909 	orrs.w	r9, r7, r9
 800d7d6:	d10b      	bne.n	800d7f0 <pow+0x128>
 800d7d8:	f1ba 0f00 	cmp.w	sl, #0
 800d7dc:	dadf      	bge.n	800d79e <pow+0xd6>
 800d7de:	b007      	add	sp, #28
 800d7e0:	ecbd 8b0a 	vpop	{d8-d12}
 800d7e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7e8:	f7ff bef6 	b.w	800d5d8 <__math_divzero>
 800d7ec:	2000      	movs	r0, #0
 800d7ee:	e7f0      	b.n	800d7d2 <pow+0x10a>
 800d7f0:	f1ba 0f00 	cmp.w	sl, #0
 800d7f4:	dad3      	bge.n	800d79e <pow+0xd6>
 800d7f6:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d7fa:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800d7fe:	ed8d 7b00 	vstr	d7, [sp]
 800d802:	ed9d 0b00 	vldr	d0, [sp]
 800d806:	e7ca      	b.n	800d79e <pow+0xd6>
 800d808:	2c00      	cmp	r4, #0
 800d80a:	da2b      	bge.n	800d864 <pow+0x19c>
 800d80c:	4651      	mov	r1, sl
 800d80e:	f7ff ff27 	bl	800d660 <checkint>
 800d812:	b930      	cbnz	r0, 800d822 <pow+0x15a>
 800d814:	b007      	add	sp, #28
 800d816:	ecbd 8b0a 	vpop	{d8-d12}
 800d81a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d81e:	f7ff bef3 	b.w	800d608 <__math_invalid>
 800d822:	1e41      	subs	r1, r0, #1
 800d824:	4248      	negs	r0, r1
 800d826:	4148      	adcs	r0, r1
 800d828:	0480      	lsls	r0, r0, #18
 800d82a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800d82e:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 800d832:	f3c6 020a 	ubfx	r2, r6, #0, #11
 800d836:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 800d83a:	2b7f      	cmp	r3, #127	; 0x7f
 800d83c:	d92d      	bls.n	800d89a <pow+0x1d2>
 800d83e:	4b96      	ldr	r3, [pc, #600]	; (800da98 <pow+0x3d0>)
 800d840:	2000      	movs	r0, #0
 800d842:	429c      	cmp	r4, r3
 800d844:	bf08      	it	eq
 800d846:	4285      	cmpeq	r5, r0
 800d848:	f43f af7a 	beq.w	800d740 <pow+0x78>
 800d84c:	f240 31bd 	movw	r1, #957	; 0x3bd
 800d850:	428a      	cmp	r2, r1
 800d852:	d80c      	bhi.n	800d86e <pow+0x1a6>
 800d854:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d858:	42a8      	cmp	r0, r5
 800d85a:	41a3      	sbcs	r3, r4
 800d85c:	d204      	bcs.n	800d868 <pow+0x1a0>
 800d85e:	ee31 0b00 	vadd.f64	d0, d1, d0
 800d862:	e79c      	b.n	800d79e <pow+0xd6>
 800d864:	2000      	movs	r0, #0
 800d866:	e7e4      	b.n	800d832 <pow+0x16a>
 800d868:	ee30 0b41 	vsub.f64	d0, d0, d1
 800d86c:	e797      	b.n	800d79e <pow+0xd6>
 800d86e:	2d01      	cmp	r5, #1
 800d870:	eb74 0303 	sbcs.w	r3, r4, r3
 800d874:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800d878:	bf34      	ite	cc
 800d87a:	2301      	movcc	r3, #1
 800d87c:	2300      	movcs	r3, #0
 800d87e:	4296      	cmp	r6, r2
 800d880:	bf8c      	ite	hi
 800d882:	2600      	movhi	r6, #0
 800d884:	2601      	movls	r6, #1
 800d886:	42b3      	cmp	r3, r6
 800d888:	f000 809b 	beq.w	800d9c2 <pow+0x2fa>
 800d88c:	b007      	add	sp, #28
 800d88e:	ecbd 8b0a 	vpop	{d8-d12}
 800d892:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d896:	f7ff be97 	b.w	800d5c8 <__math_oflow>
 800d89a:	f1bc 0f00 	cmp.w	ip, #0
 800d89e:	d10b      	bne.n	800d8b8 <pow+0x1f0>
 800d8a0:	ed9f 7b79 	vldr	d7, [pc, #484]	; 800da88 <pow+0x3c0>
 800d8a4:	ee20 7b07 	vmul.f64	d7, d0, d7
 800d8a8:	ec53 2b17 	vmov	r2, r3, d7
 800d8ac:	ee17 5a10 	vmov	r5, s14
 800d8b0:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800d8b4:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 800d8b8:	4b7b      	ldr	r3, [pc, #492]	; (800daa8 <pow+0x3e0>)
 800d8ba:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800d8be:	4423      	add	r3, r4
 800d8c0:	f3c3 3246 	ubfx	r2, r3, #13, #7
 800d8c4:	1519      	asrs	r1, r3, #20
 800d8c6:	0d1b      	lsrs	r3, r3, #20
 800d8c8:	051b      	lsls	r3, r3, #20
 800d8ca:	1ae7      	subs	r7, r4, r3
 800d8cc:	4b77      	ldr	r3, [pc, #476]	; (800daac <pow+0x3e4>)
 800d8ce:	ee03 1a10 	vmov	s6, r1
 800d8d2:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 800d8d6:	1e2e      	subs	r6, r5, #0
 800d8d8:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 800d8dc:	ec47 6b15 	vmov	d5, r6, r7
 800d8e0:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 800d8e4:	eea5 6b07 	vfma.f64	d6, d5, d7
 800d8e8:	ed93 7b00 	vldr	d7, [r3]
 800d8ec:	ed93 5b02 	vldr	d5, [r3, #8]
 800d8f0:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 800d8f4:	eea3 2b07 	vfma.f64	d2, d3, d7
 800d8f8:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 800d8fc:	ee36 4b02 	vadd.f64	d4, d6, d2
 800d900:	ee32 2b44 	vsub.f64	d2, d2, d4
 800d904:	eea3 7b05 	vfma.f64	d7, d3, d5
 800d908:	ed93 5b04 	vldr	d5, [r3, #16]
 800d90c:	ee32 2b06 	vadd.f64	d2, d2, d6
 800d910:	ee37 7b02 	vadd.f64	d7, d7, d2
 800d914:	ee26 5b05 	vmul.f64	d5, d6, d5
 800d918:	ee26 0b05 	vmul.f64	d0, d6, d5
 800d91c:	ee34 8b00 	vadd.f64	d8, d4, d0
 800d920:	eeb0 9b40 	vmov.f64	d9, d0
 800d924:	ee34 4b48 	vsub.f64	d4, d4, d8
 800d928:	ee95 9b06 	vfnms.f64	d9, d5, d6
 800d92c:	ee34 ab00 	vadd.f64	d10, d4, d0
 800d930:	ed93 5b06 	vldr	d5, [r3, #24]
 800d934:	ee26 bb00 	vmul.f64	d11, d6, d0
 800d938:	ee37 7b09 	vadd.f64	d7, d7, d9
 800d93c:	ed93 4b08 	vldr	d4, [r3, #32]
 800d940:	ee37 7b0a 	vadd.f64	d7, d7, d10
 800d944:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 800d948:	eea6 5b04 	vfma.f64	d5, d6, d4
 800d94c:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 800d950:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 800d954:	eea6 4b03 	vfma.f64	d4, d6, d3
 800d958:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 800d95c:	eea6 3b0c 	vfma.f64	d3, d6, d12
 800d960:	eea0 4b03 	vfma.f64	d4, d0, d3
 800d964:	eea0 5b04 	vfma.f64	d5, d0, d4
 800d968:	eeab 7b05 	vfma.f64	d7, d11, d5
 800d96c:	ee38 4b07 	vadd.f64	d4, d8, d7
 800d970:	ee21 6b04 	vmul.f64	d6, d1, d4
 800d974:	ee16 3a90 	vmov	r3, s13
 800d978:	eeb0 5b46 	vmov.f64	d5, d6
 800d97c:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800d980:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 800d984:	18b2      	adds	r2, r6, r2
 800d986:	2a3e      	cmp	r2, #62	; 0x3e
 800d988:	ee91 5b04 	vfnms.f64	d5, d1, d4
 800d98c:	ee38 8b44 	vsub.f64	d8, d8, d4
 800d990:	ee38 8b07 	vadd.f64	d8, d8, d7
 800d994:	eea1 5b08 	vfma.f64	d5, d1, d8
 800d998:	d91b      	bls.n	800d9d2 <pow+0x30a>
 800d99a:	2a00      	cmp	r2, #0
 800d99c:	da0b      	bge.n	800d9b6 <pow+0x2ee>
 800d99e:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d9a2:	ee36 0b00 	vadd.f64	d0, d6, d0
 800d9a6:	2800      	cmp	r0, #0
 800d9a8:	f43f aef9 	beq.w	800d79e <pow+0xd6>
 800d9ac:	eeb1 0b40 	vneg.f64	d0, d0
 800d9b0:	e6f5      	b.n	800d79e <pow+0xd6>
 800d9b2:	2000      	movs	r0, #0
 800d9b4:	e780      	b.n	800d8b8 <pow+0x1f0>
 800d9b6:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 800d9ba:	d909      	bls.n	800d9d0 <pow+0x308>
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	f6bf af65 	bge.w	800d88c <pow+0x1c4>
 800d9c2:	b007      	add	sp, #28
 800d9c4:	ecbd 8b0a 	vpop	{d8-d12}
 800d9c8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9cc:	f7ff bdf4 	b.w	800d5b8 <__math_uflow>
 800d9d0:	2600      	movs	r6, #0
 800d9d2:	4937      	ldr	r1, [pc, #220]	; (800dab0 <pow+0x3e8>)
 800d9d4:	ed91 4b02 	vldr	d4, [r1, #8]
 800d9d8:	ed91 3b00 	vldr	d3, [r1]
 800d9dc:	eeb0 7b44 	vmov.f64	d7, d4
 800d9e0:	eea6 7b03 	vfma.f64	d7, d6, d3
 800d9e4:	ee17 5a10 	vmov	r5, s14
 800d9e8:	ee37 7b44 	vsub.f64	d7, d7, d4
 800d9ec:	ed91 4b04 	vldr	d4, [r1, #16]
 800d9f0:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 800d9f4:	eea7 6b04 	vfma.f64	d6, d7, d4
 800d9f8:	ed91 4b06 	vldr	d4, [r1, #24]
 800d9fc:	18dc      	adds	r4, r3, r3
 800d9fe:	f104 030f 	add.w	r3, r4, #15
 800da02:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800da06:	eea7 6b04 	vfma.f64	d6, d7, d4
 800da0a:	ed91 3b0a 	vldr	d3, [r1, #40]	; 0x28
 800da0e:	ee35 5b06 	vadd.f64	d5, d5, d6
 800da12:	ee25 6b05 	vmul.f64	d6, d5, d5
 800da16:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 800da1a:	ed91 4b08 	vldr	d4, [r1, #32]
 800da1e:	ee35 7b07 	vadd.f64	d7, d5, d7
 800da22:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800da26:	eea5 4b03 	vfma.f64	d4, d5, d3
 800da2a:	ed91 3b0e 	vldr	d3, [r1, #56]	; 0x38
 800da2e:	eea6 7b04 	vfma.f64	d7, d6, d4
 800da32:	ee26 6b06 	vmul.f64	d6, d6, d6
 800da36:	ed91 4b0c 	vldr	d4, [r1, #48]	; 0x30
 800da3a:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 800da3e:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800da42:	eea5 4b03 	vfma.f64	d4, d5, d3
 800da46:	1940      	adds	r0, r0, r5
 800da48:	2700      	movs	r7, #0
 800da4a:	eb17 020c 	adds.w	r2, r7, ip
 800da4e:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 800da52:	eea6 7b04 	vfma.f64	d7, d6, d4
 800da56:	2e00      	cmp	r6, #0
 800da58:	d176      	bne.n	800db48 <pow+0x480>
 800da5a:	42bd      	cmp	r5, r7
 800da5c:	db2a      	blt.n	800dab4 <pow+0x3ec>
 800da5e:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 800da62:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 800da66:	4610      	mov	r0, r2
 800da68:	ec41 0b10 	vmov	d0, r0, r1
 800da6c:	eea7 0b00 	vfma.f64	d0, d7, d0
 800da70:	ed9f 7b07 	vldr	d7, [pc, #28]	; 800da90 <pow+0x3c8>
 800da74:	ee20 0b07 	vmul.f64	d0, d0, d7
 800da78:	b007      	add	sp, #28
 800da7a:	ecbd 8b0a 	vpop	{d8-d12}
 800da7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da82:	f7ff bdd9 	b.w	800d638 <__math_check_oflow>
 800da86:	bf00      	nop
 800da88:	00000000 	.word	0x00000000
 800da8c:	43300000 	.word	0x43300000
 800da90:	00000000 	.word	0x00000000
 800da94:	7f000000 	.word	0x7f000000
 800da98:	3ff00000 	.word	0x3ff00000
 800da9c:	fff00000 	.word	0xfff00000
 800daa0:	ffe00000 	.word	0xffe00000
 800daa4:	7fe00000 	.word	0x7fe00000
 800daa8:	c0196aab 	.word	0xc0196aab
 800daac:	080403b0 	.word	0x080403b0
 800dab0:	08041540 	.word	0x08041540
 800dab4:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800dab8:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800dabc:	4610      	mov	r0, r2
 800dabe:	ec41 0b15 	vmov	d5, r0, r1
 800dac2:	eeb7 3b00 	vmov.f64	d3, #112	; 0x3f800000  1.0
 800dac6:	ee27 6b05 	vmul.f64	d6, d7, d5
 800daca:	ee35 7b06 	vadd.f64	d7, d5, d6
 800dace:	eeb0 4bc7 	vabs.f64	d4, d7
 800dad2:	eeb4 4bc3 	vcmpe.f64	d4, d3
 800dad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dada:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 800db58 <pow+0x490>
 800dade:	d52a      	bpl.n	800db36 <pow+0x46e>
 800dae0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800dae4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800dae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daec:	ee35 5b06 	vadd.f64	d5, d5, d6
 800daf0:	eebf 4b00 	vmov.f64	d4, #240	; 0xbf800000 -1.0
 800daf4:	bf58      	it	pl
 800daf6:	eeb0 4b43 	vmovpl.f64	d4, d3
 800dafa:	ee37 3b04 	vadd.f64	d3, d7, d4
 800dafe:	ee34 6b43 	vsub.f64	d6, d4, d3
 800db02:	ee36 6b07 	vadd.f64	d6, d6, d7
 800db06:	ee36 6b05 	vadd.f64	d6, d6, d5
 800db0a:	ee36 6b03 	vadd.f64	d6, d6, d3
 800db0e:	ee36 7b44 	vsub.f64	d7, d6, d4
 800db12:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800db16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db1a:	d104      	bne.n	800db26 <pow+0x45e>
 800db1c:	4632      	mov	r2, r6
 800db1e:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800db22:	ec43 2b17 	vmov	d7, r2, r3
 800db26:	ed8d 0b02 	vstr	d0, [sp, #8]
 800db2a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800db2e:	ee26 6b00 	vmul.f64	d6, d6, d0
 800db32:	ed8d 6b04 	vstr	d6, [sp, #16]
 800db36:	ee27 0b00 	vmul.f64	d0, d7, d0
 800db3a:	b007      	add	sp, #28
 800db3c:	ecbd 8b0a 	vpop	{d8-d12}
 800db40:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db44:	f7ff bd6f 	b.w	800d626 <__math_check_uflow>
 800db48:	ec43 2b10 	vmov	d0, r2, r3
 800db4c:	eea7 0b00 	vfma.f64	d0, d7, d0
 800db50:	e625      	b.n	800d79e <pow+0xd6>
 800db52:	ed9f 0b03 	vldr	d0, [pc, #12]	; 800db60 <pow+0x498>
 800db56:	e622      	b.n	800d79e <pow+0xd6>
 800db58:	00000000 	.word	0x00000000
 800db5c:	00100000 	.word	0x00100000
	...

0800db68 <expf>:
 800db68:	ee10 2a10 	vmov	r2, s0
 800db6c:	f240 412a 	movw	r1, #1066	; 0x42a
 800db70:	f3c2 530a 	ubfx	r3, r2, #20, #11
 800db74:	428b      	cmp	r3, r1
 800db76:	b430      	push	{r4, r5}
 800db78:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 800db7c:	d92a      	bls.n	800dbd4 <expf+0x6c>
 800db7e:	f512 0f00 	cmn.w	r2, #8388608	; 0x800000
 800db82:	d058      	beq.n	800dc36 <expf+0xce>
 800db84:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 800db88:	d303      	bcc.n	800db92 <expf+0x2a>
 800db8a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800db8e:	bc30      	pop	{r4, r5}
 800db90:	4770      	bx	lr
 800db92:	eddf 7a2a 	vldr	s15, [pc, #168]	; 800dc3c <expf+0xd4>
 800db96:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800db9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db9e:	dd03      	ble.n	800dba8 <expf+0x40>
 800dba0:	bc30      	pop	{r4, r5}
 800dba2:	2000      	movs	r0, #0
 800dba4:	f000 b876 	b.w	800dc94 <__math_oflowf>
 800dba8:	eddf 7a25 	vldr	s15, [pc, #148]	; 800dc40 <expf+0xd8>
 800dbac:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800dbb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbb4:	d503      	bpl.n	800dbbe <expf+0x56>
 800dbb6:	bc30      	pop	{r4, r5}
 800dbb8:	2000      	movs	r0, #0
 800dbba:	f000 b85f 	b.w	800dc7c <__math_uflowf>
 800dbbe:	eddf 7a21 	vldr	s15, [pc, #132]	; 800dc44 <expf+0xdc>
 800dbc2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800dbc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbca:	d503      	bpl.n	800dbd4 <expf+0x6c>
 800dbcc:	bc30      	pop	{r4, r5}
 800dbce:	2000      	movs	r0, #0
 800dbd0:	f000 b85a 	b.w	800dc88 <__math_may_uflowf>
 800dbd4:	4b1c      	ldr	r3, [pc, #112]	; (800dc48 <expf+0xe0>)
 800dbd6:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800dbda:	ed93 5b4a 	vldr	d5, [r3, #296]	; 0x128
 800dbde:	ed93 4b48 	vldr	d4, [r3, #288]	; 0x120
 800dbe2:	eeb0 7b44 	vmov.f64	d7, d4
 800dbe6:	eea5 7b06 	vfma.f64	d7, d5, d6
 800dbea:	ee17 0a10 	vmov	r0, s14
 800dbee:	ee37 7b44 	vsub.f64	d7, d7, d4
 800dbf2:	f000 021f 	and.w	r2, r0, #31
 800dbf6:	ee95 7b06 	vfnms.f64	d7, d5, d6
 800dbfa:	ed93 5b4c 	vldr	d5, [r3, #304]	; 0x130
 800dbfe:	ee27 4b07 	vmul.f64	d4, d7, d7
 800dc02:	ed93 6b4e 	vldr	d6, [r3, #312]	; 0x138
 800dc06:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 800dc0a:	eea5 6b07 	vfma.f64	d6, d5, d7
 800dc0e:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 800dc12:	684d      	ldr	r5, [r1, #4]
 800dc14:	ed93 5b50 	vldr	d5, [r3, #320]	; 0x140
 800dc18:	2100      	movs	r1, #0
 800dc1a:	190a      	adds	r2, r1, r4
 800dc1c:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 800dc20:	eea5 0b07 	vfma.f64	d0, d5, d7
 800dc24:	ec43 2b17 	vmov	d7, r2, r3
 800dc28:	eea6 0b04 	vfma.f64	d0, d6, d4
 800dc2c:	ee20 0b07 	vmul.f64	d0, d0, d7
 800dc30:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800dc34:	e7ab      	b.n	800db8e <expf+0x26>
 800dc36:	ed9f 0a05 	vldr	s0, [pc, #20]	; 800dc4c <expf+0xe4>
 800dc3a:	e7a8      	b.n	800db8e <expf+0x26>
 800dc3c:	42b17217 	.word	0x42b17217
 800dc40:	c2cff1b4 	.word	0xc2cff1b4
 800dc44:	c2ce8ecf 	.word	0xc2ce8ecf
 800dc48:	080413f8 	.word	0x080413f8
 800dc4c:	00000000 	.word	0x00000000

0800dc50 <with_errnof>:
 800dc50:	b513      	push	{r0, r1, r4, lr}
 800dc52:	4604      	mov	r4, r0
 800dc54:	ed8d 0a01 	vstr	s0, [sp, #4]
 800dc58:	f7fd feba 	bl	800b9d0 <__errno>
 800dc5c:	ed9d 0a01 	vldr	s0, [sp, #4]
 800dc60:	6004      	str	r4, [r0, #0]
 800dc62:	b002      	add	sp, #8
 800dc64:	bd10      	pop	{r4, pc}

0800dc66 <xflowf>:
 800dc66:	b130      	cbz	r0, 800dc76 <xflowf+0x10>
 800dc68:	eef1 7a40 	vneg.f32	s15, s0
 800dc6c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800dc70:	2022      	movs	r0, #34	; 0x22
 800dc72:	f7ff bfed 	b.w	800dc50 <with_errnof>
 800dc76:	eef0 7a40 	vmov.f32	s15, s0
 800dc7a:	e7f7      	b.n	800dc6c <xflowf+0x6>

0800dc7c <__math_uflowf>:
 800dc7c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800dc84 <__math_uflowf+0x8>
 800dc80:	f7ff bff1 	b.w	800dc66 <xflowf>
 800dc84:	10000000 	.word	0x10000000

0800dc88 <__math_may_uflowf>:
 800dc88:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800dc90 <__math_may_uflowf+0x8>
 800dc8c:	f7ff bfeb 	b.w	800dc66 <xflowf>
 800dc90:	1a200000 	.word	0x1a200000

0800dc94 <__math_oflowf>:
 800dc94:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800dc9c <__math_oflowf+0x8>
 800dc98:	f7ff bfe5 	b.w	800dc66 <xflowf>
 800dc9c:	70000000 	.word	0x70000000

0800dca0 <__ieee754_sqrt>:
 800dca0:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800dca4:	4770      	bx	lr
	...

0800dca8 <_close>:
 800dca8:	4b02      	ldr	r3, [pc, #8]	; (800dcb4 <_close+0xc>)
 800dcaa:	2258      	movs	r2, #88	; 0x58
 800dcac:	601a      	str	r2, [r3, #0]
 800dcae:	f04f 30ff 	mov.w	r0, #4294967295
 800dcb2:	4770      	bx	lr
 800dcb4:	20003ff4 	.word	0x20003ff4

0800dcb8 <_fstat>:
 800dcb8:	4b02      	ldr	r3, [pc, #8]	; (800dcc4 <_fstat+0xc>)
 800dcba:	2258      	movs	r2, #88	; 0x58
 800dcbc:	601a      	str	r2, [r3, #0]
 800dcbe:	f04f 30ff 	mov.w	r0, #4294967295
 800dcc2:	4770      	bx	lr
 800dcc4:	20003ff4 	.word	0x20003ff4

0800dcc8 <_getpid>:
 800dcc8:	4b02      	ldr	r3, [pc, #8]	; (800dcd4 <_getpid+0xc>)
 800dcca:	2258      	movs	r2, #88	; 0x58
 800dccc:	601a      	str	r2, [r3, #0]
 800dcce:	f04f 30ff 	mov.w	r0, #4294967295
 800dcd2:	4770      	bx	lr
 800dcd4:	20003ff4 	.word	0x20003ff4

0800dcd8 <_isatty>:
 800dcd8:	4b02      	ldr	r3, [pc, #8]	; (800dce4 <_isatty+0xc>)
 800dcda:	2258      	movs	r2, #88	; 0x58
 800dcdc:	601a      	str	r2, [r3, #0]
 800dcde:	2000      	movs	r0, #0
 800dce0:	4770      	bx	lr
 800dce2:	bf00      	nop
 800dce4:	20003ff4 	.word	0x20003ff4

0800dce8 <_kill>:
 800dce8:	4b02      	ldr	r3, [pc, #8]	; (800dcf4 <_kill+0xc>)
 800dcea:	2258      	movs	r2, #88	; 0x58
 800dcec:	601a      	str	r2, [r3, #0]
 800dcee:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf2:	4770      	bx	lr
 800dcf4:	20003ff4 	.word	0x20003ff4

0800dcf8 <_lseek>:
 800dcf8:	4b02      	ldr	r3, [pc, #8]	; (800dd04 <_lseek+0xc>)
 800dcfa:	2258      	movs	r2, #88	; 0x58
 800dcfc:	601a      	str	r2, [r3, #0]
 800dcfe:	f04f 30ff 	mov.w	r0, #4294967295
 800dd02:	4770      	bx	lr
 800dd04:	20003ff4 	.word	0x20003ff4

0800dd08 <_read>:
 800dd08:	4b02      	ldr	r3, [pc, #8]	; (800dd14 <_read+0xc>)
 800dd0a:	2258      	movs	r2, #88	; 0x58
 800dd0c:	601a      	str	r2, [r3, #0]
 800dd0e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd12:	4770      	bx	lr
 800dd14:	20003ff4 	.word	0x20003ff4

0800dd18 <_write>:
 800dd18:	4b02      	ldr	r3, [pc, #8]	; (800dd24 <_write+0xc>)
 800dd1a:	2258      	movs	r2, #88	; 0x58
 800dd1c:	601a      	str	r2, [r3, #0]
 800dd1e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd22:	4770      	bx	lr
 800dd24:	20003ff4 	.word	0x20003ff4

0800dd28 <_exit>:
 800dd28:	e7fe      	b.n	800dd28 <_exit>
	...

0800dd2c <_init>:
 800dd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd2e:	bf00      	nop
 800dd30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd32:	bc08      	pop	{r3}
 800dd34:	469e      	mov	lr, r3
 800dd36:	4770      	bx	lr

0800dd38 <_fini>:
 800dd38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd3a:	bf00      	nop
 800dd3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd3e:	bc08      	pop	{r3}
 800dd40:	469e      	mov	lr, r3
 800dd42:	4770      	bx	lr
