#CPU #Instruction_Execution #Implementation_CPU 

## Inst. Execution #01

#### Arithmetic & Logical operation

![](https://i.imgur.com/ynU4ZZK.png)

![](https://i.imgur.com/4fXxhSo.png)
R - type
- rs, rt : 2 source operands from register file
- rt : target address of register file
- ex) add, sub, and, or

![](https://i.imgur.com/mWFRVe0.png)
I - type
- rs : 1 source operand from register file
- immediate field : 1 source operand from immediate field
- rt : target address of register file
- ex) addi, andi, ori

![](https://i.imgur.com/KAS0oSh.png)
*implementation of Mux in verilog*

## Inst. Execution #02

#### Arithmetic & Logical + Memory operation

![](https://i.imgur.com/T2FrvNZ.png)
![](https://i.imgur.com/dYQhHOj.png)

![](https://i.imgur.com/P6mmAvv.png)
*Execution  of the Memory Access inst. : I - type / lw & sw*

```verilog
// I - type lw :
if(MemtoReg = 1 & MemWrite = 0 & ALUSrc = 1'b1) begin
	rs = $s3;
	rt = $t0;
	ra1 <= rs;
	wa <= rt;
	rd1 <= rf[ra1];
	memAddr <= rf[rd1] + 24(imm);
	wd <= mem[ memAddr ];
	reg[wa] <= wd;
end
```

``` verilog
// I - type sw :
if(MemWrite = 1 & MemtoReg = 0 & ALUSrc = 1'b1) begin
	rt = $t2;
	rs <= $s3;
	rd2 = rf[rt];
	rd1 = rf[rs];
	mem_wd <= rd2;
	memAddr <= rd1 + 8;
	mem[memAddr] <= mem_wd;
end
```

## Inst. Execution #03

#### Arithmetic & Logical + Memory operation + Branching

*beq, bne* : 조건에 따라 branching (Conditional) *— if register values are equal*
*j, jal, jr* : 무조건 branching (Unconditional)

##### beq

![](https://i.imgur.com/0NKHiih.png)
![](https://i.imgur.com/vZ8nkST.png)

![|600](https://i.imgur.com/Jx2dAO0.png)

``` verilog
branch = 1'b1;
rs = $s0;
rt = $s1;
ra1 <= rs;
ra2 <= rt;
rd1 <= rf[ra1];
rd2 <= rf[ra2];
if (rd1 - rd2 == 0) zero <= 1; // ALUSrc == 0 —› mux sel == 0
PCSrc <= branch & zero;
nextPC = (PC+4)+(imm<<2); // PCSrc == 1 —› mux sel == 1
```

##### j (jump)

![](https://i.imgur.com/cNJngML.png)
![](https://i.imgur.com/8leocyK.png)

![](https://i.imgur.com/iqJp2XK.png)

``` verilog
jump = 1'b1; // jump == 1 —› mux sel == 1
bta <= {(PC+4)[31:28], imm, 2'b00}; // word -> byte
always @(posedge clk) begin
	nextPC <= bta;
end
```
