NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v1.sv","mvau_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[322,0,3,"Module","Module"],[323,0,5,"<span class=\"Qualifier\">mvau_tb_v1.</span>&#8203;sv (testbench)","mvau_tb_v1.sv"],[324,0,3,"Signals","Signals"],[325,0,6,"aresetn","aresetn"],[326,0,6,"out_v","out_v"],[327,0,6,"out","out"],[328,0,6,"out_packed","out_packed"],[329,0,6,"in_v","in_v"],[330,0,6,"weights","weights"],[331,0,6,"in_mat","in_mat"],[332,0,6,"in","in"],[333,0,6,"mvau_beh","mvau_beh"],[334,0,6,"test_count","test_count"],[335,0,6,"do_comp","do_comp"],[336,0,6,"latency","latency"],[337,0,6,"sim_start","sim_start"],[338,0,6,"rready","rready"],[339,0,6,"wready","wready"],[340,0,3,"Initial blocks","Initial_blocks"],[341,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[342,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[343,0,0,"CLK_GEN","CLK_GEN"],[344,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[345,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[346,0,0,"OUT_GEN_BEH","OUT_GEN_BEH"],[347,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[348,0,2,"CALC_LATENCY","CALC_LATENCY"],[349,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[350,0,1,"Input Ready","Input_Ready"],[351,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[352,0,0,"Counters","Counters"],[353,0,0,"INP_GEN","INP_GEN"]]);