<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="324" />
   <clocksource preferredWidth="324" />
   <frequency preferredWidth="306" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1266" height="851" x="0" y="0" />
 <generation
   path="C:/Users/bpadalino/Documents/GitHub/bladeRF/hdl/fpga/ip/altera/_PROJECT_NAME_" />
</preferences>
