# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_2  \
"../../../../Memory.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../Memory.gen/sources_1/ip/RAM_B/sim/RAM_B.v" \
"../../../../Memory.srcs/sources_1/new/top2.v" \
"../../../../Memory.srcs/sim_1/new/top_test2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
