{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666582399329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666582399336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 11:33:19 2022 " "Processing started: Mon Oct 24 11:33:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666582399336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666582399336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TwentyFourHR -c TwentyFourHR " "Command: quartus_map --read_settings_files=on --write_settings_files=off TwentyFourHR -c TwentyFourHR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666582399336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666582399667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666582399667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twentyfourhr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twentyfourhr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TwentyFourHR " "Found entity 1: TwentyFourHR" {  } { { "TwentyFourHR.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/TwentyFourHR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666582406399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666582406399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TwentyFourHR " "Elaborating entity \"TwentyFourHR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666582406415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_njkff.bdf 1 1 " "Using design file counter_njkff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_NJKFF " "Found entity 1: COUNTER_NJKFF" {  } { { "counter_njkff.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/counter_njkff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666582406430 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666582406430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_NJKFF COUNTER_NJKFF:inst " "Elaborating entity \"COUNTER_NJKFF\" for hierarchy \"COUNTER_NJKFF:inst\"" {  } { { "TwentyFourHR.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.0/TwentyFourHR.bdf" { { 544 1384 1480 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666582406430 ""}
{ "Warning" "WSGN_SEARCH_FILE" "njkkff.bdf 1 1 " "Using design file njkkff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NJKKFF " "Found entity 1: NJKKFF" {  } { { "njkkff.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/njkkff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666582406430 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666582406430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NJKKFF COUNTER_NJKFF:inst\|NJKKFF:inst " "Elaborating entity \"NJKKFF\" for hierarchy \"COUNTER_NJKFF:inst\|NJKKFF:inst\"" {  } { { "counter_njkff.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.0/counter_njkff.bdf" { { 208 328 440 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666582406430 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod6.bdf 1 1 " "Using design file mod6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod6 " "Found entity 1: mod6" {  } { { "mod6.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/mod6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666582406446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666582406446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod6 mod6:inst3 " "Elaborating entity \"mod6\" for hierarchy \"mod6:inst3\"" {  } { { "TwentyFourHR.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.0/TwentyFourHR.bdf" { { 544 1160 1256 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666582406446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod24.bdf 1 1 " "Using design file mod24.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod24 " "Found entity 1: mod24" {  } { { "mod24.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/mod24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666582406446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666582406446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod24 mod24:inst2 " "Elaborating entity \"mod24\" for hierarchy \"mod24:inst2\"" {  } { { "TwentyFourHR.bdf" "inst2" { Schematic "C:/intelFPGA_lite/17.0/TwentyFourHR.bdf" { { 504 424 536 696 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666582406446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666582406793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666582406996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666582406996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666582407028 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666582407028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666582407028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666582407028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666582407028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 11:33:27 2022 " "Processing ended: Mon Oct 24 11:33:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666582407028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666582407028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666582407028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666582407028 ""}
