{
 "Device" : "GW1NR-9",
 "Files" : [
  {
   "Library" : "work",
   "Path" : "C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/SPI_Master_Project/src/SPI_Master.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/SPI_Master_Project/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}