--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.583(R)|      SLOW  |   -2.138(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_FLAGB|    4.348(R)|      SLOW  |   -2.145(R)|      FAST  |CLOCK_100         |   0.000|
RX          |    4.340(R)|      SLOW  |   -1.467(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
DEBUG_PIN          |        14.043(R)|      SLOW  |         8.906(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<0>     |         9.871(R)|      SLOW  |         6.438(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<1>     |         7.906(R)|      SLOW  |         5.170(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<0>        |        11.640(R)|      SLOW  |         4.904(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<1>        |         9.750(R)|      SLOW  |         4.477(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<2>        |         9.750(R)|      SLOW  |         4.446(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<3>        |         9.747(R)|      SLOW  |         5.695(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<4>        |         9.586(R)|      SLOW  |         5.770(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<5>        |        11.002(R)|      SLOW  |         6.775(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<6>        |        11.045(R)|      SLOW  |         6.776(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<7>        |         9.847(R)|      SLOW  |         5.760(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<8>        |        11.262(R)|      SLOW  |         6.675(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<9>        |        11.206(R)|      SLOW  |         6.769(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<10>       |         9.966(R)|      SLOW  |         4.990(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<11>       |         9.417(R)|      SLOW  |         4.677(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<12>       |         9.417(R)|      SLOW  |         4.690(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<13>       |         7.609(R)|      SLOW  |         4.256(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<14>       |         7.600(R)|      SLOW  |         3.840(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<15>       |         7.821(R)|      SLOW  |         3.845(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<16>       |         8.547(R)|      SLOW  |         4.565(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<17>       |        11.183(R)|      SLOW  |         6.011(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<18>       |         9.146(R)|      SLOW  |         4.255(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<19>       |         9.146(R)|      SLOW  |         4.219(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<20>       |        10.958(R)|      SLOW  |         4.133(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<21>       |         9.672(R)|      SLOW  |         4.125(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<22>       |        10.958(R)|      SLOW  |         5.140(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<23>       |         8.969(R)|      SLOW  |         5.131(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<24>       |        10.204(R)|      SLOW  |         4.268(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<25>       |         9.126(R)|      SLOW  |         4.040(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<26>       |         8.547(R)|      SLOW  |         3.737(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<27>       |        10.697(R)|      SLOW  |         4.274(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<28>       |        10.204(R)|      SLOW  |         4.038(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<29>       |        10.697(R)|      SLOW  |         4.359(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<30>       |        11.409(R)|      SLOW  |         4.645(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<31>       |        11.409(R)|      SLOW  |         4.477(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLCS_N      |         5.293(R)|      SLOW  |         3.328(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLOE_N      |         7.216(R)|      SLOW  |         4.736(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLRD_N      |         6.029(R)|      SLOW  |         4.003(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLWR_N      |        10.533(R)|      SLOW  |         6.807(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC     |        10.531(R)|      SLOW  |         6.596(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC     |        10.780(R)|      SLOW  |         6.758(R)|      FAST  |CLOCK_100         |   0.000|
TX                 |         7.231(R)|      SLOW  |         4.677(R)|      FAST  |CLOCK_100         |   0.000|
d_adc_shr_shs      |         6.300(R)|      SLOW  |         4.066(R)|      FAST  |CLOCK_250         |   0.000|
d_adr              |         5.945(R)|      SLOW  |         3.865(R)|      FAST  |CLOCK_250         |   0.000|
d_ads              |         6.240(R)|      SLOW  |         4.062(R)|      FAST  |CLOCK_250         |   0.000|
d_comp_bias_sh     |         6.079(R)|      SLOW  |         3.933(R)|      FAST  |CLOCK_250         |   0.000|
d_count_en         |         8.571(R)|      SLOW  |         5.428(R)|      FAST  |CLOCK_250         |   0.000|
d_count_hold       |         6.561(R)|      SLOW  |         4.232(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inc_one    |         7.363(R)|      SLOW  |         4.643(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inv_clk    |         7.418(R)|      SLOW  |         4.741(R)|      FAST  |CLOCK_250         |   0.000|
d_count_jc_shift_en|         5.845(R)|      SLOW  |         3.773(R)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_clk    |         7.515(R)|      SLOW  |         4.789(R)|      FAST  |CLOCK_250         |   0.000|
                   |         7.569(F)|      SLOW  |         4.818(F)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_en     |         6.067(R)|      SLOW  |         3.930(R)|      FAST  |CLOCK_250         |   0.000|
d_count_mem_wr     |         6.071(R)|      SLOW  |         3.928(R)|      FAST  |CLOCK_250         |   0.000|
d_count_rst        |         8.847(R)|      SLOW  |         5.544(R)|      FAST  |CLOCK_250         |   0.000|
d_count_updn       |         9.340(R)|      SLOW  |         5.827(R)|      FAST  |CLOCK_250         |   0.000|
d_digif_serial_rst |         8.776(R)|      SLOW  |         5.563(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_clamp_en|         6.944(R)|      SLOW  |         4.447(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_ramp_rst|         7.625(R)|      SLOW  |         4.896(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_sh      |         8.446(R)|      SLOW  |         5.326(R)|      FAST  |CLOCK_250         |   0.000|
d_shr              |         6.233(R)|      SLOW  |         4.044(R)|      FAST  |CLOCK_250         |   0.000|
d_shs              |         6.446(R)|      SLOW  |         4.155(R)|      FAST  |CLOCK_250         |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.458|    2.940|         |    2.597|
RESET          |   12.777|   12.777|    6.338|    6.338|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |   -1.117|         |
RESET          |         |         |    1.676|    1.676|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |COUNT_CLK_N    |    4.579|
CLOCK          |COUNT_CLK_P    |    4.537|
CLOCK          |GPIFII_PCLK    |    5.712|
CLOCK          |SYNC_CLOCK     |    5.554|
---------------+---------------+---------+


Analysis completed Thu Oct  6 13:21:28 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 597 MB



