;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SLT 121, 0
	SLT 121, 0
	SLT 121, 0
	JMP 12, <10
	SUB #72, @200
	SUB #72, @200
	SUB <0, @2
	CMP <0, @2
	SUB 12, @10
	SLT #12, @0
	ADD 210, 30
	ADD 210, 30
	SLT 121, -0
	CMP -0, -0
	SUB <0, @2
	ADD 213, -30
	SUB 1, <-5
	SUB 12, @11
	SUB <0, @2
	SLT 121, 0
	SUB 501, <-1
	SUB 12, @11
	SLT #812, @0
	SUB #72, @200
	CMP #0, -40
	SUB 210, 30
	ADD -1, <-20
	SUB #72, @200
	SPL 0, <402
	SUB #12, @0
	SUB #12, @0
	SUB 12, @11
	SUB 12, @11
	SUB 121, -0
	SPL 100, 301
	SPL @300, 90
	SPL 0, <402
	JMP 721, 100
	SUB 12, @10
	CMP 210, 0
	CMP 210, 0
	CMP <0, @2
	SPL @300, 90
	DJN -1, @-20
	MOV -7, <-20
