<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>mq_iNTT</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <DSP>7</DSP>
            <FF>2687</FF>
            <LUT>4239</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mq_iNTT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mq_iNTT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>mq_iNTT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>mq_iNTT</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>88</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry47_proc_U0</InstName>
                    <ModuleName>Block_entry47_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>95</ID>
                </Instance>
                <Instance>
                    <InstName>Loop_VITIS_LOOP_154_1_proc_U0</InstName>
                    <ModuleName>Loop_VITIS_LOOP_154_1_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>100</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142</InstName>
                            <ModuleName>Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>ni_3_fu_106_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148</InstName>
                            <ModuleName>Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>add_ln168_fu_197_p2 add_ln169_fu_222_p2 add_ln169_1_fu_235_p2 tmp1_1_fu_280_p2 add_ln171_fu_290_p2 tmp1_fu_300_p2 am_addmul_15s_17s_14ns_32_4_1_U4 am_addmul_15s_17s_14ns_32_4_1_U4 mul_mul_16s_14ns_16_4_1_U5 mac_muladd_16ns_14ns_32s_32_4_1_U6 mac_muladd_16ns_14ns_32s_32_4_1_U6 tmp2_2_fu_367_p2 add_ln187_fu_389_p2 j_2_fu_260_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162</InstName>
                            <ModuleName>Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>162</ID>
                            <BindInstances>m_2_fu_137_p2 add_ln201_fu_149_p2 mul_31ns_16ns_32_1_1_U18 mul_mul_16s_14ns_16_4_1_U19 mac_muladd_16ns_14ns_32ns_32_4_1_U20 mac_muladd_16ns_14ns_32ns_32_4_1_U20 tmp2_1_fu_207_p2 add_ln206_fu_229_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_1_fu_242_p2 add_ln164_fu_252_p2 j1_fu_262_p2 add_ln159_fu_267_p2 iGMb_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>a_c_U m_6_loc_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry47_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.388</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>199</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3</Name>
            <Loops>
                <VITIS_LOOP_165_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_165_3>
                        <Name>VITIS_LOOP_165_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_165_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>331</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>800</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_197_p2" SOURCE="hls_source/my_intt.c:168" URAM="0" VARIABLE="add_ln168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_222_p2" SOURCE="hls_source/my_intt.c:169" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_1_fu_235_p2" SOURCE="hls_source/my_intt.c:169" URAM="0" VARIABLE="add_ln169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_3" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_1_fu_280_p2" SOURCE="hls_source/my_intt.c:176" URAM="0" VARIABLE="tmp1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_290_p2" SOURCE="hls_source/my_intt.c:171" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_300_p2" SOURCE="hls_source/my_intt.c:171" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_3" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_15s_17s_14ns_32_4_1_U4" SOURCE="hls_source/my_intt.c:177" URAM="0" VARIABLE="tmp1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_3" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_15s_17s_14ns_32_4_1_U4" SOURCE="hls_source/my_intt.c:182" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_14ns_16_4_1_U5" SOURCE="hls_source/my_intt.c:183" URAM="0" VARIABLE="mul_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_14ns_32s_32_4_1_U6" SOURCE="hls_source/my_intt.c:183" URAM="0" VARIABLE="tmp1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_165_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_14ns_32s_32_4_1_U6" SOURCE="hls_source/my_intt.c:184" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_2_fu_367_p2" SOURCE="hls_source/my_intt.c:185" URAM="0" VARIABLE="tmp2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_389_p2" SOURCE="hls_source/my_intt.c:187" URAM="0" VARIABLE="add_ln187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_165_3" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_260_p2" SOURCE="hls_source/my_intt.c:165" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4</Name>
            <Loops>
                <VITIS_LOOP_194_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_194_4>
                        <Name>VITIS_LOOP_194_4</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_194_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>98</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_194_4" OPTYPE="add" PRAGMA="" RTLNAME="ni_3_fu_106_p2" SOURCE="hls_source/my_intt.c:196" URAM="0" VARIABLE="ni_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5</Name>
            <Loops>
                <VITIS_LOOP_199_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_199_5>
                        <Name>VITIS_LOOP_199_5</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>21</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_199_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>248</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>474</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_5" OPTYPE="add" PRAGMA="" RTLNAME="m_2_fu_137_p2" SOURCE="hls_source/my_intt.c:199" URAM="0" VARIABLE="m_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_149_p2" SOURCE="hls_source/my_intt.c:201" URAM="0" VARIABLE="add_ln201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_199_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_16ns_32_1_1_U18" SOURCE="hls_source/my_intt.c:201" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_199_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_14ns_16_4_1_U19" SOURCE="hls_source/my_intt.c:202" URAM="0" VARIABLE="mul_ln202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_199_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16ns_14ns_32ns_32_4_1_U20" SOURCE="hls_source/my_intt.c:202" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_199_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16ns_14ns_32ns_32_4_1_U20" SOURCE="hls_source/my_intt.c:203" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_5" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_1_fu_207_p2" SOURCE="hls_source/my_intt.c:204" URAM="0" VARIABLE="tmp2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_199_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_229_p2" SOURCE="hls_source/my_intt.c:206" URAM="0" VARIABLE="add_ln206"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_154_1_proc</Name>
            <Loops>
                <VITIS_LOOP_154_1>
                    <VITIS_LOOP_159_2/>
                </VITIS_LOOP_154_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_1>
                        <Name>VITIS_LOOP_154_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_159_2>
                            <Name>VITIS_LOOP_159_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148</Instance>
                            </InstanceList>
                        </VITIS_LOOP_159_2>
                    </VITIS_LOOP_154_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1539</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2240</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_2" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_242_p2" SOURCE="hls_source/my_intt.c:159" URAM="0" VARIABLE="i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_252_p2" SOURCE="hls_source/my_intt.c:164" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_2" OPTYPE="add" PRAGMA="" RTLNAME="j1_fu_262_p2" SOURCE="hls_source/my_intt.c:159" URAM="0" VARIABLE="j1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_267_p2" SOURCE="hls_source/my_intt.c:159" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="iGMb_U" SOURCE="" URAM="0" VARIABLE="iGMb"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mq_iNTT</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2687</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4239</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="a_c_U" SOURCE="hls_source/my_intt.c:146" URAM="0" VARIABLE="a_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m_6_loc_channel_U" SOURCE="hls_source/my_intt.c:146" URAM="0" VARIABLE="m_6_loc_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="a" index="0" direction="inout" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="a_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="a_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="logn" index="1" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="logn" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="a_1" access="W" description="Data signal of a" range="32">
                    <fields>
                        <field offset="0" width="32" name="a" access="W" description="Bit 31 to 0 of a"/>
                    </fields>
                </register>
                <register offset="0x14" name="a_2" access="W" description="Data signal of a" range="32">
                    <fields>
                        <field offset="0" width="32" name="a" access="W" description="Bit 63 to 32 of a"/>
                    </fields>
                </register>
                <register offset="0x1c" name="logn" access="W" description="Data signal of logn" range="32">
                    <fields>
                        <field offset="0" width="32" name="logn" access="W" description="Bit 31 to 0 of logn"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="a"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="logn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="a"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="a"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">a_1, 0x10, 32, W, Data signal of a, </column>
                    <column name="s_axi_control">a_2, 0x14, 32, W, Data signal of a, </column>
                    <column name="s_axi_control">logn, 0x1c, 32, W, Data signal of logn, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">inout, unsigned short*</column>
                    <column name="logn">in, unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="a">m_axi_gmem0, interface, , </column>
                    <column name="a">s_axi_control, register, offset, name=a_1 offset=0x10 range=32</column>
                    <column name="a">s_axi_control, register, offset, name=a_2 offset=0x14 range=32</column>
                    <column name="logn">s_axi_control, register, , name=logn offset=0x1c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="5">HW Interface, Variable, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem0">a, Access is clobbered by store, 214-231, hls_source/my_intt.c:168:9</column>
                    <column name="m_axi_gmem0">a, Access is clobbered by store, 214-231, hls_source/my_intt.c:169:9</column>
                    <column name="m_axi_gmem0">a, Access is clobbered by load, 214-231, hls_source/my_intt.c:173:10</column>
                    <column name="m_axi_gmem0">a, Access is clobbered by load, 214-231, hls_source/my_intt.c:187:14</column>
                    <column name="m_axi_gmem0">a, Access is clobbered by store, 214-231, hls_source/my_intt.c:201:10</column>
                    <column name="m_axi_gmem0">a, Access is clobbered by load, 214-231, hls_source/my_intt.c:206:8</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="hls_source/common.c:297" status="valid" parentFunction="is_short_half" variable="" isDirective="0" options="min=0 max=1024"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:226" status="valid" parentFunction="poly_invnorm2_fft" variable="" isDirective="0" options="max=102"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:249" status="valid" parentFunction="poly_div_autoadj_fft" variable="" isDirective="0" options="max=102"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:264" status="valid" parentFunction="poly_ldl_fft" variable="" isDirective="0" options="max=102"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:295" status="valid" parentFunction="poly_ldlmv_fft" variable="" isDirective="0" options="max=102"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:322" status="valid" parentFunction="poly_muladj_fft" variable="" isDirective="0" options="max=102"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:346" status="valid" parentFunction="poly_mulselfadj_fft" variable="" isDirective="0" options="max=102"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:375" status="valid" parentFunction="poly_merge_fft" variable="" isDirective="0" options="max=56"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:421" status="valid" parentFunction="poly_split_fft" variable="" isDirective="0" options="max=56"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:451" status="valid" parentFunction="poly_neg" variable="" isDirective="0" options="max=186"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:465" status="valid" parentFunction="poly_sub" variable="" isDirective="0" options="max=186"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:481" status="valid" parentFunction="poly_add_muladj_fft" variable="" isDirective="0" options="max=102"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:512" status="valid" parentFunction="poly_mul_fft" variable="" isDirective="0" options="max=102"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:533" status="valid" parentFunction="poly_add" variable="" isDirective="0" options="max=186"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:547" status="valid" parentFunction="poly_adj_fft" variable="" isDirective="0" options="max=186"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:563" status="valid" parentFunction="poly_mulconst" variable="" isDirective="0" options="max=186"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:581" status="valid" parentFunction="poly_mul_autoadj_fft" variable="" isDirective="0" options="max=102"/>
        <Pragma type="interface" location="hls_source/fft.c:603" status="valid" parentFunction="fft_stub" variable="f" isDirective="0" options="m_axi port=f bundle=gmem0 offset=slave depth=1024"/>
        <Pragma type="interface" location="hls_source/fft.c:604" status="valid" parentFunction="fft_stub" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="dataflow" location="hls_source/fft.c:606" status="warning" parentFunction="fft_stub" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="hls_source/fft.c:608" status="valid" parentFunction="fft_stub" variable="Stage_R" isDirective="0" options="variable=Stage_R dim=1 complete"/>
        <Pragma type="array_partition" location="hls_source/fft.c:609" status="valid" parentFunction="fft_stub" variable="Stage_I" isDirective="0" options="variable=Stage_I dim=1 complete"/>
        <Pragma type="unroll" location="hls_source/fft.c:627" status="valid" parentFunction="fft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:652" status="valid" parentFunction="fft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:677" status="valid" parentFunction="fft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:702" status="valid" parentFunction="fft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:727" status="valid" parentFunction="fft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:752" status="valid" parentFunction="fft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:777" status="valid" parentFunction="fft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:802" status="valid" parentFunction="fft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:827" status="valid" parentFunction="fft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:852" status="valid" parentFunction="fft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="hls_source/fft.c:882" status="valid" parentFunction="fft_stage" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:883" status="valid" parentFunction="fft_stage" variable="" isDirective="0" options="max=1"/>
        <Pragma type="interface" location="hls_source/fft.c:902" status="valid" parentFunction="fft" variable="f" isDirective="0" options="m_axi port=f bundle=gmem0 offset=slave depth=1024"/>
        <Pragma type="interface" location="hls_source/fft.c:903" status="valid" parentFunction="fft" variable="logn" isDirective="0" options="s_axilite port=logn"/>
        <Pragma type="interface" location="hls_source/fft.c:904" status="valid" parentFunction="fft" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="inline" location="hls_source/fft.c:906" status="valid" parentFunction="fft" variable="" isDirective="0" options="recursive"/>
        <Pragma type="dataflow" location="hls_source/fft.c:907" status="warning" parentFunction="fft" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 4 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:957" status="valid" parentFunction="fft" variable="" isDirective="0" options="max=9"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:963" status="valid" parentFunction="fft" variable="" isDirective="0" options="max=56"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:972" status="valid" parentFunction="fft" variable="" isDirective="0" options="max=56"/>
        <Pragma type="pipeline" location="hls_source/fft.c:973" status="valid" parentFunction="fft" variable="" isDirective="0" options="II=32"/>
        <Pragma type="dataflow" location="hls_source/fft.c:1029" status="warning" parentFunction="ifft_stub" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="hls_source/fft.c:1034" status="valid" parentFunction="ifft_stub" variable="Stage_R" isDirective="0" options="variable=Stage_R dim=1 complete"/>
        <Pragma type="array_partition" location="hls_source/fft.c:1035" status="valid" parentFunction="ifft_stub" variable="Stage_I" isDirective="0" options="variable=Stage_I dim=1 complete"/>
        <Pragma type="unroll" location="hls_source/fft.c:1047" status="valid" parentFunction="ifft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:1081" status="valid" parentFunction="ifft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:1115" status="valid" parentFunction="ifft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:1149" status="valid" parentFunction="ifft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:1183" status="valid" parentFunction="ifft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:1217" status="valid" parentFunction="ifft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:1251" status="valid" parentFunction="ifft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:1285" status="valid" parentFunction="ifft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:1319" status="valid" parentFunction="ifft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/fft.c:1353" status="valid" parentFunction="ifft_stub" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="hls_source/fft.c:1396" status="valid" parentFunction="ifft_stage" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:1397" status="valid" parentFunction="ifft_stage" variable="" isDirective="0" options="max=1"/>
        <Pragma type="interface" location="hls_source/fft.c:1409" status="valid" parentFunction="ifft" variable="f" isDirective="0" options="m_axi port=f bundle=gmem0 offset=slave depth=1024"/>
        <Pragma type="interface" location="hls_source/fft.c:1410" status="valid" parentFunction="ifft" variable="logn" isDirective="0" options="s_axilite port=logn"/>
        <Pragma type="interface" location="hls_source/fft.c:1411" status="valid" parentFunction="ifft" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="inline" location="hls_source/fft.c:1413" status="valid" parentFunction="ifft" variable="" isDirective="0" options="recursive"/>
        <Pragma type="dataflow" location="hls_source/fft.c:1414" status="warning" parentFunction="ifft" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 7 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:1464" status="valid" parentFunction="ifft" variable="" isDirective="0" options="min=0 max=1"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:1470" status="valid" parentFunction="ifft" variable="" isDirective="0" options="min=0 max=1"/>
        <Pragma type="loop_tripcount" location="hls_source/fft.c:1479" status="valid" parentFunction="ifft" variable="" isDirective="0" options="min=0 max=2305"/>
        <Pragma type="pipeline" location="hls_source/fft.c:1480" status="valid" parentFunction="ifft" variable="" isDirective="0" options="II=28"/>
        <Pragma type="pipeline" location="hls_source/fft.c:1504" status="valid" parentFunction="ifft" variable="" isDirective="0" options="II=18"/>
        <Pragma type="inline" location="hls_source/fpr.c:47" status="valid" parentFunction="fpr_of" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="hls_source/fpr.c:113" status="valid" parentFunction="fpr_floor" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="hls_source/keygen.c:988" status="valid" parentFunction="modp_ntt2_ext_stage" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="hls_source/keygen.c:1006" status="warning" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="hls_source/keygen.c:1008" status="valid" parentFunction="modp_ntt2_ext_stub" variable="Stage" isDirective="0" options="variable=Stage dim=1 complete"/>
        <Pragma type="unroll" location="hls_source/keygen.c:1026" status="valid" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/keygen.c:1045" status="valid" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/keygen.c:1064" status="valid" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/keygen.c:1083" status="valid" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/keygen.c:1102" status="valid" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/keygen.c:1121" status="valid" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/keygen.c:1140" status="valid" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/keygen.c:1159" status="valid" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/keygen.c:1178" status="valid" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="hls_source/keygen.c:1197" status="valid" parentFunction="modp_ntt2_ext_stub" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="hls_source/keygen.c:1288" status="warning" parentFunction="modp_intt2_ext_stub" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 8 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="array_partition" location="hls_source/keygen.c:1290" status="valid" parentFunction="modp_intt2_ext_stub" variable="Stage" isDirective="0" options="variable=Stage dim=1 complete"/>
        <Pragma type="allocation" location="hls_source/keygen.c:2455" status="valid" parentFunction="poly_sub_scaled_ntt" variable="" isDirective="0" options="function instances=modp_montymul limit=1"/>
        <Pragma type="interface" location="hls_source/keygen.c:5743" status="valid" parentFunction="keygen" variable="f_out" isDirective="0" options="m_axi port=f_out bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/keygen.c:5744" status="valid" parentFunction="keygen" variable="g_out" isDirective="0" options="m_axi port=g_out bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/keygen.c:5745" status="valid" parentFunction="keygen" variable="h_out" isDirective="0" options="m_axi port=h_out bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/keygen.c:5746" status="valid" parentFunction="keygen" variable="F_upper_out" isDirective="0" options="m_axi port=F_upper_out bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/keygen.c:5747" status="valid" parentFunction="keygen" variable="G_upper_out" isDirective="0" options="m_axi port=G_upper_out bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/keygen.c:5748" status="valid" parentFunction="keygen" variable="seed" isDirective="0" options="m_axi port=seed bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/keygen.c:5749" status="valid" parentFunction="keygen" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="pipeline" location="hls_source/keygen.c:5762" status="valid" parentFunction="keygen" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="hls_source/keygen.c:5796" status="valid" parentFunction="keygen" variable="rng" isDirective="0" options="variable=rng type=complete"/>
        <Pragma type="interface" location="hls_source/my_intt.c:141" status="valid" parentFunction="mq_intt" variable="a" isDirective="0" options="m_axi port=a bundle=gmem0 offset=slave depth=1024"/>
        <Pragma type="interface" location="hls_source/my_intt.c:142" status="valid" parentFunction="mq_intt" variable="logn" isDirective="0" options="s_axilite port=logn"/>
        <Pragma type="interface" location="hls_source/my_intt.c:143" status="valid" parentFunction="mq_intt" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="inline" location="hls_source/my_intt.c:145" status="valid" parentFunction="mq_intt" variable="" isDirective="0" options="recursive"/>
        <Pragma type="dataflow" location="hls_source/my_intt.c:146" status="warning" parentFunction="mq_intt" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 7 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="interface" location="hls_source/my_ntt.c:139" status="valid" parentFunction="mq_ntt" variable="a" isDirective="0" options="m_axi port=a bundle=gmem0 offset=slave depth=1024"/>
        <Pragma type="interface" location="hls_source/my_ntt.c:140" status="valid" parentFunction="mq_ntt" variable="logn" isDirective="0" options="s_axilite port=logn"/>
        <Pragma type="interface" location="hls_source/my_ntt.c:141" status="valid" parentFunction="mq_ntt" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="inline" location="hls_source/my_ntt.c:143" status="valid" parentFunction="mq_ntt" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="hls_source/my_ntt.c:144" status="warning" parentFunction="mq_ntt" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="inline" location="hls_source/rng.c:80" status="valid" parentFunction="prng_refill" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="hls_source/rng.c:94" status="valid" parentFunction="prng_refill" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="hls_source/rng.c:95" status="valid" parentFunction="prng_refill" variable="" isDirective="0" options="max=8"/>
        <Pragma type="loop_tripcount" location="hls_source/rng.c:152" status="valid" parentFunction="prng_refill" variable="" isDirective="0" options="max=16"/>
        <Pragma type="loop_tripcount" location="hls_source/shake.c:847" status="valid" parentFunction="i_shake256_extract" variable="" isDirective="0" options="min=1 avg=1 max=1"/>
        <Pragma type="loop_tripcount" location="hls_source/shake.c:864" status="valid" parentFunction="i_shake256_extract" variable="" isDirective="0" options="min=1 avg=2 max=136"/>
        <Pragma type="loop_tripcount" location="hls_source/sign.c:348" status="valid" parentFunction="ffsampling_fft_it" variable="" isDirective="0" options="max=511"/>
        <Pragma type="loop_tripcount" location="hls_source/sign.c:489" status="valid" parentFunction="ffsampling_fft_it" variable="" isDirective="0" options="max=1"/>
        <Pragma type="interface" location="hls_source/sign.c:1117" status="valid" parentFunction="expand_privkey" variable="f" isDirective="0" options="mode=m_axi port=f bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1118" status="valid" parentFunction="expand_privkey" variable="g" isDirective="0" options="mode=m_axi port=g bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1119" status="valid" parentFunction="expand_privkey" variable="F_upper" isDirective="0" options="mode=m_axi port=F_upper bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1120" status="valid" parentFunction="expand_privkey" variable="G_upper" isDirective="0" options="mode=m_axi port=G_upper bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1121" status="valid" parentFunction="expand_privkey" variable="expanded_key" isDirective="0" options="mode=m_axi port=expanded_key bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1122" status="valid" parentFunction="expand_privkey" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="loop_tripcount" location="hls_source/sign.c:1455" status="valid" parentFunction="berexp" variable="" isDirective="0" options="max=1"/>
        <Pragma type="loop_tripcount" location="hls_source/sign.c:1504" status="valid" parentFunction="sampler" variable="" isDirective="0" options="max=1"/>
        <Pragma type="interface" location="hls_source/sign.c:1572" status="valid" parentFunction="bug" variable="in" isDirective="0" options="mode=m_axi port=in bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1573" status="valid" parentFunction="bug" variable="out" isDirective="0" options="mode=m_axi port=out bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1574" status="valid" parentFunction="bug" variable="out2" isDirective="0" options="mode=m_axi port=out2 bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1575" status="valid" parentFunction="bug" variable="out_int" isDirective="0" options="mode=m_axi port=out_int bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1576" status="valid" parentFunction="bug" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="hls_source/sign.c:1602" status="valid" parentFunction="sign_tree_expand" variable="f" isDirective="0" options="mode=m_axi port=f bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1603" status="valid" parentFunction="sign_tree_expand" variable="g" isDirective="0" options="mode=m_axi port=g bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1604" status="valid" parentFunction="sign_tree_expand" variable="F_upper" isDirective="0" options="mode=m_axi port=F_upper bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1605" status="valid" parentFunction="sign_tree_expand" variable="G_upper" isDirective="0" options="mode=m_axi port=G_upper bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1606" status="valid" parentFunction="sign_tree_expand" variable="sig" isDirective="0" options="mode=m_axi port=sig bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1607" status="valid" parentFunction="sign_tree_expand" variable="seed" isDirective="0" options="mode=m_axi port=seed bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1609" status="valid" parentFunction="sign_tree_expand" variable="hm" isDirective="0" options="mode=m_axi port=hm bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1610" status="valid" parentFunction="sign_tree_expand" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="hls_source/sign.c:1617" status="valid" parentFunction="sign_tree_expand" variable="rng" isDirective="0" options="variable=rng type=complete"/>
        <Pragma type="interface" location="hls_source/sign.c:1892" status="valid" parentFunction="sign_tree" variable="sig" isDirective="0" options="mode=m_axi port=sig bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1893" status="valid" parentFunction="sign_tree" variable="seed" isDirective="0" options="mode=m_axi port=seed bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1894" status="valid" parentFunction="sign_tree" variable="expanded_key" isDirective="0" options="mode=m_axi port=expanded_key bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1895" status="valid" parentFunction="sign_tree" variable="hm" isDirective="0" options="mode=m_axi port=hm bundle=gmem0 offset=slave"/>
        <Pragma type="interface" location="hls_source/sign.c:1896" status="valid" parentFunction="sign_tree" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="hls_source/sign.c:1912" status="valid" parentFunction="sign_tree" variable="rng" isDirective="0" options="variable=rng type=complete"/>
        <Pragma type="loop_tripcount" location="hls_source/sign.c:1919" status="valid" parentFunction="sign_tree" variable="" isDirective="0" options="max=1"/>
        <Pragma type="interface" location="hls_source/vrfy.c:825" status="valid" parentFunction="compute_public" variable="h" isDirective="0" options="mode=m_axi depth=1024 port=h"/>
        <Pragma type="interface" location="hls_source/vrfy.c:826" status="valid" parentFunction="compute_public" variable="f" isDirective="0" options="mode=m_axi depth=1024 port=f"/>
        <Pragma type="interface" location="hls_source/vrfy.c:827" status="valid" parentFunction="compute_public" variable="g" isDirective="0" options="mode=m_axi depth=1024 port=g"/>
        <Pragma type="interface" location="hls_source/vrfy.c:828" status="valid" parentFunction="compute_public" variable="tmp" isDirective="0" options="mode=m_axi depth=4096 port=tmp"/>
        <Pragma type="interface" location="hls_source/vrfy.c:829" status="valid" parentFunction="compute_public" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="interface" location="hls_source/vrfy.c:830" status="valid" parentFunction="compute_public" variable="logn" isDirective="0" options="mode=s_axilite port=logn"/>
    </PragmaReport>
</profile>

