
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003595                       # Number of seconds simulated
sim_ticks                                  3594822726                       # Number of ticks simulated
final_tick                               530561185911                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172539                       # Simulator instruction rate (inst/s)
host_op_rate                                   218178                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 307318                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888812                       # Number of bytes of host memory used
host_seconds                                 11697.42                       # Real time elapsed on the host
sim_insts                                  2018262518                       # Number of instructions simulated
sim_ops                                    2552114326                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       247680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       141696                       # Number of bytes read from this memory
system.physmem.bytes_read::total               392832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       166144                       # Number of bytes written to this memory
system.physmem.bytes_written::total            166144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1935                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1107                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3069                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1298                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1298                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       498495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     68899086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       462888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     39416686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109277155                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       498495                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       462888                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             961383                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46217578                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46217578                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46217578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       498495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     68899086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       462888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     39416686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              155494733                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8620679                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3127793                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2542435                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214496                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1274552                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1214087                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          327811                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9119                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3126876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17312577                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3127793                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541898                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3805002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1149400                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        636023                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1531116                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8498165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.308888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4693163     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          333206      3.92%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269568      3.17%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          654547      7.70%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          179364      2.11%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          226703      2.67%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          163631      1.93%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92496      1.09%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1885487     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8498165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362824                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.008261                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3273100                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       617207                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3657140                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25133                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        925583                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533318                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4737                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20697163                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10462                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        925583                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3514290                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         138767                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       124994                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3435449                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359080                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19960774                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2944                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148265                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       112056                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          183                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27935491                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93160694                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93160694                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10866181                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4079                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2310                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           988533                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1868255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       947451                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15275                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       326707                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18865877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3938                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14953551                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29406                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6557840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20052758                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          634                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8498165                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759621                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885613                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2956391     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1821456     21.43%     56.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1206023     14.19%     70.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885887     10.42%     80.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       758912      8.93%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       397245      4.67%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337105      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63283      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71863      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8498165                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87437     70.68%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18579     15.02%     85.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17700     14.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12462492     83.34%     83.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212662      1.42%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1482603      9.91%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       794141      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14953551                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734614                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123717                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008273                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38558386                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25427725                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14570501                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15077268                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56696                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       744897                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          279                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244836                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        925583                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59772                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8245                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18869815                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        40475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1868255                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       947451                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2286                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       125619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122733                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248352                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14714232                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1391078                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239315                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2164751                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076616                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            773673                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706853                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14580388                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14570501                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9492501                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26811459                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690180                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354046                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6589150                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214411                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7572582                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621737                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.138547                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2950006     38.96%     38.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2096299     27.68%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850811     11.24%     77.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479087      6.33%     84.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       393115      5.19%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       158641      2.09%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       190872      2.52%     94.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95347      1.26%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358404      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7572582                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358404                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26084068                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38665968                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 122514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862068                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862068                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.160001                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.160001                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66181062                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20138338                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19091099                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8620679                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3151732                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2564928                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211470                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1323895                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1238905                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322081                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9373                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3479404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17225336                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3151732                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1560986                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3615722                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1086990                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        537880                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1699778                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8505030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.496082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4889308     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          192078      2.26%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251901      2.96%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          382537      4.50%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          372345      4.38%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          283768      3.34%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167364      1.97%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          252473      2.97%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1713256     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8505030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365601                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998141                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3595785                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       527160                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3482631                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27670                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        871782                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533126                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20603276                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1213                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        871782                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3786513                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         105630                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       143206                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3315135                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       282757                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20000364                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          111                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        121652                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89253                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27861624                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93149760                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93149760                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17270325                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10591295                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4171                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2332                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           806153                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1854922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       981459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19046                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       305808                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18588894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3977                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14947890                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27349                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6083312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18506055                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          605                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8505030                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.757535                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898313                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2958505     34.79%     34.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1866639     21.95%     56.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1202055     14.13%     70.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       825245      9.70%     80.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       772612      9.08%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       410915      4.83%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       302462      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        91165      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75432      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8505030                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          72618     68.81%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15235     14.44%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17679     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12437630     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211112      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1686      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1474761      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       822701      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14947890                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733957                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             105533                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007060                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38533692                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24676270                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14526294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15053423                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50720                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       714657                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          204                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       250421                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        871782                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61507                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10322                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18592875                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       120293                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1854922                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       981459                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2291                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248305                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14658968                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1389177                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       288922                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2192684                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2051771                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            803507                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700442                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14530354                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14526294                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9328222                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26193619                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685052                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356126                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10115857                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12433172                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6159700                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214726                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7633247                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628818                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153312                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2944424     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2192682     28.73%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       808370     10.59%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       462692      6.06%     83.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       384785      5.04%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       187247      2.45%     91.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191438      2.51%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81201      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       380408      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7633247                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10115857                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12433172                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1871303                       # Number of memory references committed
system.switch_cpus1.commit.loads              1140265                       # Number of loads committed
system.switch_cpus1.commit.membars               1686                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1783134                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11206952                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253704                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       380408                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25845711                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38058024                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 115649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10115857                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12433172                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10115857                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852195                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852195                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173441                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173441                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65971221                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20057422                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19031841                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3372                       # number of misc regfile writes
system.l2.replacements                           3069                       # number of replacements
system.l2.tagsinuse                      16383.855667                       # Cycle average of tags in use
system.l2.total_refs                          1105891                       # Total number of references to valid blocks.
system.l2.sampled_refs                          19453                       # Sample count of references to valid blocks.
system.l2.avg_refs                          56.849381                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           727.818403                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.961281                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    968.014424                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.967503                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    553.712528                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6943.383950                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7163.997578                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.044423                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.059083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.033796                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.423791                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.437256                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999991                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5339                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4327                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9666                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4501                       # number of Writeback hits
system.l2.Writeback_hits::total                  4501                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5339                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4327                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9666                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5339                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4327                       # number of overall hits
system.l2.overall_hits::total                    9666                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1935                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1104                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3066                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1935                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1107                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3069                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1935                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1107                       # number of overall misses
system.l2.overall_misses::total                  3069                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       616708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     87142363                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       632193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     50010043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       138401307                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       166557                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        166557                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       616708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     87142363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       632193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     50176600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        138567864                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       616708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     87142363                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       632193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     50176600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       138567864                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7274                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12732                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4501                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4501                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7274                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12735                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7274                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12735                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.266016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.203277                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.240811                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.266016                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.203717                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240989                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.266016                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.203717                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240989                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44050.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45034.812920                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48630.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45298.951993                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45140.674168                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        55519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        55519                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44050.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45034.812920                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48630.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45326.648600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45150.819159                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44050.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45034.812920                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48630.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45326.648600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45150.819159                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1298                       # number of writebacks
system.l2.writebacks::total                      1298                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1935                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3066                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3069                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3069                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       536271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     75966428                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       556964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     43587986                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    120647649                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       148791                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       148791                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       536271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     75966428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       556964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     43736777                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    120796440                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       536271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     75966428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       556964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     43736777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    120796440                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.266016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.203277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.240811                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.266016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.203717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240989                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.266016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.203717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240989                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38305.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39259.135917                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42843.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39481.871377                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39350.179061                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        49597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        49597                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38305.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39259.135917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42843.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39509.283650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39360.195503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38305.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39259.135917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42843.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39509.283650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39360.195503                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.961258                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001538717                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015168.444668                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.961258                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022374                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796412                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1531100                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1531100                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1531100                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1531100                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1531100                       # number of overall hits
system.cpu0.icache.overall_hits::total        1531100                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       779514                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       779514                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       779514                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       779514                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       779514                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       779514                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1531116                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1531116                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1531116                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1531116                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1531116                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1531116                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48719.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48719.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48719.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48719.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48719.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48719.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       630708                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       630708                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       630708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       630708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       630708                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       630708                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45050.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45050.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45050.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45050.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45050.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45050.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7274                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164719669                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7530                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21875.122045                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.443910                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.556090                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872828                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127172                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056045                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056045                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2178                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755355                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755355                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755355                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755355                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15552                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15552                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15552                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15552                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15552                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15552                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    488136632                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    488136632                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    488136632                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    488136632                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    488136632                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    488136632                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1071597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1071597                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1770907                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1770907                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1770907                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1770907                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014513                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014513                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008782                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008782                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008782                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008782                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31387.386317                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31387.386317                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31387.386317                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31387.386317                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31387.386317                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31387.386317                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1995                       # number of writebacks
system.cpu0.dcache.writebacks::total             1995                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8278                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8278                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8278                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8278                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8278                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8278                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7274                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7274                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7274                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    134708715                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    134708715                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    134708715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    134708715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    134708715                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    134708715                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006788                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006788                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004107                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18519.207451                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18519.207451                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18519.207451                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18519.207451                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18519.207451                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18519.207451                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967482                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999854039                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2015834.756048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1699763                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1699763                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1699763                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1699763                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1699763                       # number of overall hits
system.cpu1.icache.overall_hits::total        1699763                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788073                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788073                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788073                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788073                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788073                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788073                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1699778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1699778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1699778                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1699778                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1699778                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1699778                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52538.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52538.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52538.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52538.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52538.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52538.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       646799                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       646799                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       646799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       646799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       646799                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       646799                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49753.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49753.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49753.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49753.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49753.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49753.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5434                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157474275                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5690                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27675.619508                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.924843                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.075157                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.882519                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.117481                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1057011                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1057011                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       727196                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        727196                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1780                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1780                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1686                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1686                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1784207                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1784207                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1784207                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1784207                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13720                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13720                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14077                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14077                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14077                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14077                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    448187773                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    448187773                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18835616                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18835616                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    467023389                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    467023389                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    467023389                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    467023389                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1070731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1070731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       727553                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       727553                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1798284                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1798284                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1798284                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1798284                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012814                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012814                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000491                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000491                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007828                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007828                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007828                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007828                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32666.747303                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32666.747303                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 52760.829132                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52760.829132                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33176.343610                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33176.343610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33176.343610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33176.343610                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2506                       # number of writebacks
system.cpu1.dcache.writebacks::total             2506                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8289                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8289                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          354                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          354                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8643                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8643                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8643                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8643                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5431                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5434                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5434                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5434                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5434                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     88817770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     88817770                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       169557                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       169557                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     88987327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     88987327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     88987327                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     88987327                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005072                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005072                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003022                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003022                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003022                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003022                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16353.851961                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16353.851961                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        56519                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        56519                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16376.026316                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16376.026316                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16376.026316                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16376.026316                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
