<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='253' type='bool'/>
<offset>8</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='251'>/// Reg or one of its aliases is defined. The definition may only cover
  /// parts of the register.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1509' u='r' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='344' u='w' c='_ZN4llvm22AnalyzePhysRegInBundleERKNS_12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='355' u='r' c='_ZN4llvm22AnalyzePhysRegInBundleERKNS_12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='366' u='r' c='_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE'/>
