{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665675190850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 Patches 1.02i SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665675190850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 10:33:10 2022 " "Processing started: Thu Oct 13 10:33:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665675190850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1665675190850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsmVend_toplevel -c fsmVend_toplevel --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsmVend_toplevel -c fsmVend_toplevel --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1665675190850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1665675191122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1665675191122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmvend_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmvend_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsmVend_toplevel " "Found entity 1: fsmVend_toplevel" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665675196100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665675196101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665675196102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_42.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_42.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_42 " "Found entity 1: encoder_42" {  } { { "encoder_42.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/encoder_42.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665675196103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sev_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sev_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sev_seg " "Found entity 1: sev_seg" {  } { { "sev_seg.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/sev_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665675196104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_register " "Found entity 1: state_register" {  } { { "state_register.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/state_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665675196105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_48.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_48.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_48 " "Found entity 1: decoder_48" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/decoder_48.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665675196106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statetohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file statetohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 statetoHex " "Found entity 1: statetoHex" {  } { { "statetoHex.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/statetoHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665675196107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changetohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file changetohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 changetoHex " "Found entity 1: changetoHex" {  } { { "changetoHex.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/changetoHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665675196108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guffinout_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file guffinout_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 guffinOut_logic " "Found entity 1: guffinOut_logic" {  } { { "guffinOut_logic.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/guffinOut_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1665675196109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "currState_0 fsmVend_toplevel.sv(20) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(20): created implicit net for \"currState_0\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "currState_1 fsmVend_toplevel.sv(21) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(21): created implicit net for \"currState_1\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "currState_2 fsmVend_toplevel.sv(22) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(22): created implicit net for \"currState_2\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns_0 fsmVend_toplevel.sv(25) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(25): created implicit net for \"ns_0\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns_1 fsmVend_toplevel.sv(25) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(25): created implicit net for \"ns_1\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns_2 fsmVend_toplevel.sv(25) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(25): created implicit net for \"ns_2\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ns_3 fsmVend_toplevel.sv(25) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(25): created implicit net for \"ns_3\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state0 fsmVend_toplevel.sv(53) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(53): created implicit net for \"state0\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state1 fsmVend_toplevel.sv(53) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(53): created implicit net for \"state1\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state2 fsmVend_toplevel.sv(53) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(53): created implicit net for \"state2\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state3 fsmVend_toplevel.sv(53) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(53): created implicit net for \"state3\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state4 fsmVend_toplevel.sv(54) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(54): created implicit net for \"state4\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state5 fsmVend_toplevel.sv(54) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(54): created implicit net for \"state5\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state6 fsmVend_toplevel.sv(54) " "Verilog HDL Implicit Net warning at fsmVend_toplevel.sv(54): created implicit net for \"state6\"" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_nCLK d_ff.sv(8) " "Verilog HDL Implicit Net warning at d_ff.sv(8): created implicit net for \"dff_nCLK\"" {  } { { "d_ff.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/d_ff.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debug d_ff.sv(11) " "Verilog HDL Implicit Net warning at d_ff.sv(11): created implicit net for \"debug\"" {  } { { "d_ff.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/d_ff.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ndec0 decoder_48.sv(6) " "Verilog HDL Implicit Net warning at decoder_48.sv(6): created implicit net for \"ndec0\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/decoder_48.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ndec1 decoder_48.sv(7) " "Verilog HDL Implicit Net warning at decoder_48.sv(7): created implicit net for \"ndec1\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/decoder_48.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ndec2 decoder_48.sv(8) " "Verilog HDL Implicit Net warning at decoder_48.sv(8): created implicit net for \"ndec2\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/decoder_48.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ndec3 decoder_48.sv(9) " "Verilog HDL Implicit Net warning at decoder_48.sv(9): created implicit net for \"ndec3\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/decoder_48.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dec_out8 decoder_48.sv(19) " "Verilog HDL Implicit Net warning at decoder_48.sv(19): created implicit net for \"dec_out8\"" {  } { { "decoder_48.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/decoder_48.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsmVend_toplevel " "Elaborating entity \"fsmVend_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1665675196130 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "guffin fsmVend_toplevel.sv(3) " "Output port \"guffin\" at fsmVend_toplevel.sv(3) has no driver" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1665675196131 "|fsmVend_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "quarter_out fsmVend_toplevel.sv(3) " "Output port \"quarter_out\" at fsmVend_toplevel.sv(3) has no driver" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1665675196131 "|fsmVend_toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "halfDollar_out fsmVend_toplevel.sv(3) " "Output port \"halfDollar_out\" at fsmVend_toplevel.sv(3) has no driver" {  } { { "fsmVend_toplevel.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1665675196131 "|fsmVend_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:clean " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:clean\"" {  } { { "fsmVend_toplevel.sv" "clean" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665675196136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_42 encoder_42:encode " "Elaborating entity \"encoder_42\" for hierarchy \"encoder_42:encode\"" {  } { { "fsmVend_toplevel.sv" "encode" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665675196137 ""}
{ "Warning" "WSGN_SEARCH_FILE" "next_state.sv 1 1 " "Using design file next_state.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665675196146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1665675196146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_1 next_state.sv(7) " "Verilog HDL Implicit Net warning at next_state.sv(7): created implicit net for \"and0_1\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_2 next_state.sv(8) " "Verilog HDL Implicit Net warning at next_state.sv(8): created implicit net for \"and0_2\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_3 next_state.sv(9) " "Verilog HDL Implicit Net warning at next_state.sv(9): created implicit net for \"and0_3\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_1 next_state.sv(13) " "Verilog HDL Implicit Net warning at next_state.sv(13): created implicit net for \"and1_1\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_2 next_state.sv(14) " "Verilog HDL Implicit Net warning at next_state.sv(14): created implicit net for \"and1_2\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_3 next_state.sv(15) " "Verilog HDL Implicit Net warning at next_state.sv(15): created implicit net for \"and1_3\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_4 next_state.sv(16) " "Verilog HDL Implicit Net warning at next_state.sv(16): created implicit net for \"and1_4\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2_1 next_state.sv(20) " "Verilog HDL Implicit Net warning at next_state.sv(20): created implicit net for \"and2_1\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2_2 next_state.sv(21) " "Verilog HDL Implicit Net warning at next_state.sv(21): created implicit net for \"and2_2\"" {  } { { "next_state.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/next_state.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1665675196146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state next_state:nxtSt " "Elaborating entity \"next_state\" for hierarchy \"next_state:nxtSt\"" {  } { { "fsmVend_toplevel.sv" "nxtSt" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665675196147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statetoHex statetoHex:stateHex " "Elaborating entity \"statetoHex\" for hierarchy \"statetoHex:stateHex\"" {  } { { "fsmVend_toplevel.sv" "stateHex" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665675196147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sev_seg sev_seg:hex0 " "Elaborating entity \"sev_seg\" for hierarchy \"sev_seg:hex0\"" {  } { { "fsmVend_toplevel.sv" "hex0" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/fsmVend_toplevel.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1665675196148 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dec sev_seg.sv(4) " "Output port \"dec\" at sev_seg.sv(4) has no driver" {  } { { "sev_seg.sv" "" { Text "C:/Users/neilr/Desktop/Project_1/Quartus Files/sev_seg.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1665675196148 "|fsmVend_toplevel|sev_seg:hex0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1665675196175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665675196192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 10:33:16 2022 " "Processing ended: Thu Oct 13 10:33:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665675196192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665675196192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665675196192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1665675196192 ""}
