-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cmdAggregator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rdCmdIn_V_TVALID : IN STD_LOGIC;
    wrCmdIn_V_TVALID : IN STD_LOGIC;
    aggregateMemCmd_V_din : OUT STD_LOGIC_VECTOR (20 downto 0);
    aggregateMemCmd_V_full_n : IN STD_LOGIC;
    aggregateMemCmd_V_write : OUT STD_LOGIC;
    rdCmdIn_V_TDATA : IN STD_LOGIC_VECTOR (39 downto 0);
    rdCmdIn_V_TREADY : OUT STD_LOGIC;
    wrCmdIn_V_TDATA : IN STD_LOGIC_VECTOR (39 downto 0);
    wrCmdIn_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of cmdAggregator is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter1_fsm_state0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_44_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_nbreadreq_fu_52_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op7_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_reg_125 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op18_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
    signal rdCmdIn_V_TDATA_blk_n : STD_LOGIC;
    signal wrCmdIn_V_TDATA_blk_n : STD_LOGIC;
    signal aggregateMemCmd_V_blk_n : STD_LOGIC;
    signal tempExtCtrlWord_addr_1_fu_79_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tempExtCtrlWord_addr_1_reg_133 : STD_LOGIC_VECTOR (11 downto 0);
    signal tempExtCtrlWord_coun_1_reg_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempExtCtrlWord_addr_fu_93_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tempExtCtrlWord_addr_reg_143 : STD_LOGIC_VECTOR (11 downto 0);
    signal tempExtCtrlWord_coun_reg_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_1_fu_107_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_1_fu_116_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_condition_121 : BOOLEAN;


begin




    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) and (tmp_3_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                tempExtCtrlWord_addr_1_reg_133 <= tempExtCtrlWord_addr_1_fu_79_p1;
                tempExtCtrlWord_coun_1_reg_138 <= rdCmdIn_V_TDATA(39 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                tempExtCtrlWord_addr_reg_143 <= tempExtCtrlWord_addr_fu_93_p1;
                tempExtCtrlWord_coun_reg_148 <= wrCmdIn_V_TDATA(39 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                tmp_3_reg_129 <= (0=>rdCmdIn_V_TVALID, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                tmp_reg_125 <= (0=>wrCmdIn_V_TVALID, others=>'-');
            end if;
        end if;
    end process;

    ap_NS_iter0_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_iter0_fsm, rdCmdIn_V_TVALID, tmp_nbreadreq_fu_44_p3, ap_predicate_op7_read_state1, wrCmdIn_V_TVALID, aggregateMemCmd_V_full_n, tmp_reg_125, ap_predicate_op18_write_state2, ap_CS_iter1_fsm_state2)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm, rdCmdIn_V_TVALID, tmp_nbreadreq_fu_44_p3, ap_predicate_op7_read_state1, wrCmdIn_V_TVALID, aggregateMemCmd_V_full_n, tmp_reg_125, ap_predicate_op18_write_state2, ap_CS_iter1_fsm_state2)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) and not(((ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) and ((ap_const_logic_0 = ap_CS_iter0_fsm_state1) or ((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1))))))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XX";
        end case;
    end process;

    aggregateMemCmd_V_blk_n_assign_proc : process(aggregateMemCmd_V_full_n, tmp_reg_125, ap_predicate_op18_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((((tmp_reg_125 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) then 
            aggregateMemCmd_V_blk_n <= aggregateMemCmd_V_full_n;
        else 
            aggregateMemCmd_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    aggregateMemCmd_V_din_assign_proc : process(tmp_reg_125, ap_predicate_op18_write_state2, tmp_3_1_fu_107_p4, tmp_1_fu_116_p4, ap_condition_121)
    begin
        if ((ap_const_boolean_1 = ap_condition_121)) then
            if ((tmp_reg_125 = ap_const_lv1_1)) then 
                aggregateMemCmd_V_din <= tmp_1_fu_116_p4;
            elsif ((ap_predicate_op18_write_state2 = ap_const_boolean_1)) then 
                aggregateMemCmd_V_din <= tmp_3_1_fu_107_p4;
            else 
                aggregateMemCmd_V_din <= "XXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            aggregateMemCmd_V_din <= "XXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    aggregateMemCmd_V_write_assign_proc : process(ap_done_reg, aggregateMemCmd_V_full_n, tmp_reg_125, ap_predicate_op18_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if (((not(((ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) and (tmp_reg_125 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)) or (not(((ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) then 
            aggregateMemCmd_V_write <= ap_const_logic_1;
        else 
            aggregateMemCmd_V_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter1_fsm_state0 <= ap_CS_iter1_fsm(0);
    ap_CS_iter1_fsm_state2 <= ap_CS_iter1_fsm(1);

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, rdCmdIn_V_TVALID, tmp_nbreadreq_fu_44_p3, ap_predicate_op7_read_state1, wrCmdIn_V_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(aggregateMemCmd_V_full_n, tmp_reg_125, ap_predicate_op18_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_121_assign_proc : process(ap_done_reg, aggregateMemCmd_V_full_n, tmp_reg_125, ap_predicate_op18_write_state2, ap_CS_iter1_fsm_state2)
    begin
                ap_condition_121 <= (not(((ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2));
    end process;


    ap_done_assign_proc : process(ap_done_reg, aggregateMemCmd_V_full_n, tmp_reg_125, ap_predicate_op18_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm_state0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_iter1_fsm_state0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op18_write_state2_assign_proc : process(tmp_reg_125, tmp_3_reg_129)
    begin
                ap_predicate_op18_write_state2 <= ((tmp_3_reg_129 = ap_const_lv1_1) and (tmp_reg_125 = ap_const_lv1_0));
    end process;


    ap_predicate_op7_read_state1_assign_proc : process(tmp_nbreadreq_fu_44_p3, tmp_3_nbreadreq_fu_52_p3)
    begin
                ap_predicate_op7_read_state1 <= ((tmp_3_nbreadreq_fu_52_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, rdCmdIn_V_TVALID, tmp_nbreadreq_fu_44_p3, ap_predicate_op7_read_state1, wrCmdIn_V_TVALID, aggregateMemCmd_V_full_n, tmp_reg_125, ap_predicate_op18_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    rdCmdIn_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, rdCmdIn_V_TVALID, ap_predicate_op7_read_state1)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op7_read_state1 = ap_const_boolean_1))) then 
            rdCmdIn_V_TDATA_blk_n <= rdCmdIn_V_TVALID;
        else 
            rdCmdIn_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rdCmdIn_V_TREADY_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, rdCmdIn_V_TVALID, tmp_nbreadreq_fu_44_p3, ap_predicate_op7_read_state1, wrCmdIn_V_TVALID, aggregateMemCmd_V_full_n, tmp_reg_125, ap_predicate_op18_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op7_read_state1 = ap_const_boolean_1))) then 
            rdCmdIn_V_TREADY <= ap_const_logic_1;
        else 
            rdCmdIn_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    tempExtCtrlWord_addr_1_fu_79_p1 <= rdCmdIn_V_TDATA(12 - 1 downto 0);
    tempExtCtrlWord_addr_fu_93_p1 <= wrCmdIn_V_TDATA(12 - 1 downto 0);
    tmp_1_fu_116_p4 <= ((ap_const_lv1_1 & tempExtCtrlWord_coun_reg_148) & tempExtCtrlWord_addr_reg_143);
    tmp_3_1_fu_107_p4 <= ((ap_const_lv1_0 & tempExtCtrlWord_coun_1_reg_138) & tempExtCtrlWord_addr_1_reg_133);
    tmp_3_nbreadreq_fu_52_p3 <= (0=>rdCmdIn_V_TVALID, others=>'-');
    tmp_nbreadreq_fu_44_p3 <= (0=>wrCmdIn_V_TVALID, others=>'-');

    wrCmdIn_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, tmp_nbreadreq_fu_44_p3, wrCmdIn_V_TVALID)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            wrCmdIn_V_TDATA_blk_n <= wrCmdIn_V_TVALID;
        else 
            wrCmdIn_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wrCmdIn_V_TREADY_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, rdCmdIn_V_TVALID, tmp_nbreadreq_fu_44_p3, ap_predicate_op7_read_state1, wrCmdIn_V_TVALID, aggregateMemCmd_V_full_n, tmp_reg_125, ap_predicate_op18_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (tmp_reg_125 = ap_const_lv1_1)) or ((ap_const_logic_0 = aggregateMemCmd_V_full_n) and (ap_predicate_op18_write_state2 = ap_const_boolean_1)))) or ((wrCmdIn_V_TVALID = ap_const_logic_0) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1)) or ((rdCmdIn_V_TVALID = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) and (tmp_nbreadreq_fu_44_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            wrCmdIn_V_TREADY <= ap_const_logic_1;
        else 
            wrCmdIn_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

end behav;
