Analysis & Synthesis report for DE0_NANO_SDRAM_Nios_Test
Fri Jul 30 14:35:45 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_next
 12. State Machine - |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_state
 13. State Machine - |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_next
 14. State Machine - |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_state
 15. State Machine - |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 23. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 24. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram
 25. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll
 26. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3
 27. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2
 28. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co
 30. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer
 31. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011
 32. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer
 33. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2
 34. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer
 35. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3
 36. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer
 37. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi
 38. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|altera_std_synchronizer:the_altera_std_synchronizer
 39. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom|altsyncram_lh51:auto_generated
 40. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 41. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 42. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 43. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
 44. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002
 45. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003
 46. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_004
 47. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_005
 48. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_006
 49. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_007
 50. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_008
 51. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_009
 52. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_010
 53. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_011
 54. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_012
 55. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_013
 56. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_014
 57. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 58. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 59. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 60. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 61. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 62. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 63. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 64. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 65. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 66. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 67. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 68. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 69. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 70. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 71. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 72. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 73. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 74. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 75. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 76. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 77. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 78. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 79. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 80. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 81. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 82. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 83. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 84. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 85. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 86. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 87. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 88. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 89. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 90. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 91. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 92. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 93. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 94. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 95. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 96. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 97. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 98. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 99. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
100. Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
101. Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
102. Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
103. Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
104. Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
105. Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
106. Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
107. Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
108. Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller
109. Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
110. Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
111. Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001
112. Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
113. Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
114. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
115. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
116. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer
117. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer
118. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer
119. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer
120. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer
121. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|altera_std_synchronizer:the_altera_std_synchronizer
122. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash
123. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom
124. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator
125. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator
126. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator
127. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
128. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator
129. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
130. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
131. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
132. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator
133. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator
134. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator
135. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator
136. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator
137. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator
138. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator
139. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator
140. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator
141. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent
142. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent
143. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent
144. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
147. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
150. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent
151. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo
154. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent
155. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
158. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent
161. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent
164. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
167. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent
168. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
169. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
170. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
171. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent
172. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
174. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
175. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent
176. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
179. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent
180. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
182. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
183. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent
184. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
185. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
186. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
187. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent
188. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
189. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
190. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
191. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent
192. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
194. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
195. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent
196. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
197. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
198. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
199. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router:addr_router|DE0_NANO_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router:id_router|DE0_NANO_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_001:id_router_001|DE0_NANO_QSYS_mm_interconnect_0_id_router_001_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_002:id_router_002|DE0_NANO_QSYS_mm_interconnect_0_id_router_002_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_003|DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_004|DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_005|DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_006|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_007|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode
209. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_008|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode
210. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_009|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode
211. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_010|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode
212. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_011|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_012|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_013|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_014|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter
217. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001
218. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
219. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
220. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
221. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
222. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
223. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
224. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
225. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
226. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
227. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
228. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
229. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
230. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
231. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
232. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
233. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
234. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
235. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
236. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
237. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
238. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
239. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
240. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
241. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
242. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
243. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
244. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
245. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
246. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
247. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
248. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
249. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
250. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
251. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
252. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
253. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
254. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
255. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
256. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
257. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
258. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
259. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
260. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
261. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
262. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
263. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
264. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
265. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
266. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
267. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
268. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
269. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
270. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
271. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
272. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
273. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010
274. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
275. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
276. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
277. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011
278. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
279. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
280. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
281. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012
282. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
283. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
284. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
285. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013
286. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
287. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
288. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
289. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014
290. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer
291. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
292. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
293. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015
294. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer
295. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
296. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
297. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016
298. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer
299. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
300. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
301. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017
302. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer
303. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
304. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
305. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018
306. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer
307. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
308. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
309. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019
310. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer
311. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
312. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
313. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020
314. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer
315. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
316. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
317. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021
318. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer
319. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
320. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
321. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer
322. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
323. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001
324. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
325. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002
326. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
327. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003
328. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync
329. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004
330. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync
331. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005
332. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync
333. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006
334. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync
335. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller
336. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
337. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
338. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001
339. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
340. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
341. scfifo Parameter Settings by Entity Instance
342. altsyncram Parameter Settings by Entity Instance
343. Port Connectivity Checks: "DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001"
344. Port Connectivity Checks: "DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
345. Port Connectivity Checks: "DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller"
346. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021"
347. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020"
348. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019"
349. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018"
350. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017"
351. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016"
352. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015"
353. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014"
354. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013"
355. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012"
356. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011"
357. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010"
358. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
359. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
360. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
361. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
362. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
363. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
364. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
365. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
366. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
367. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
368. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
369. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
370. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
371. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
372. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
373. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
374. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_006|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode"
375. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_003|DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode:the_default_decode"
376. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_002:id_router_002|DE0_NANO_QSYS_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
377. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_001:id_router_001|DE0_NANO_QSYS_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
378. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router:id_router|DE0_NANO_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode"
379. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
380. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router:addr_router|DE0_NANO_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode"
381. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
382. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
383. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent"
384. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
385. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
386. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent"
387. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
388. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
389. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent"
390. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
391. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
392. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent"
393. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
394. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
395. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent"
396. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
397. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
398. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent"
399. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
400. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
401. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent"
402. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
403. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
404. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent"
405. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
406. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
407. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent"
408. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
409. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent"
410. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
411. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
412. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
413. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent"
414. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo"
415. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo"
416. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent"
417. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
418. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
419. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
420. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
421. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
422. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent"
423. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
424. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator"
425. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator"
426. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator"
427. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator"
428. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator"
429. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator"
430. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator"
431. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator"
432. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator"
433. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
434. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
435. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
436. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator"
437. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
438. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator"
439. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
440. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
441. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash"
442. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi"
443. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3"
444. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2"
445. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011"
446. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co"
447. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2"
448. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1"
449. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module"
450. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic"
451. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart"
452. Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys"
453. Elapsed Time Per Partition
454. Analysis & Synthesis Messages
455. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 30 14:35:45 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; DE0_NANO_SDRAM_Nios_Test                    ;
; Top-level Entity Name              ; test1                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,127                                       ;
;     Total combinational functions  ; 5,185                                       ;
;     Dedicated logic registers      ; 4,582                                       ;
; Total registers                    ; 4582                                        ;
; Total pins                         ; 61                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 73,280                                      ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                                     ; Setting            ; Default Value            ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                                     ; EP4CE22F17C6       ;                          ;
; Top-level entity name                                                      ; test1              ; DE0_NANO_SDRAM_Nios_Test ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX            ;
; Use smart compilation                                                      ; Off                ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                                ; Off                ; Off                      ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                      ;
; Preserve fewer node names                                                  ; On                 ; On                       ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                      ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto               ; Auto                     ;
; Safe State Machine                                                         ; Off                ; Off                      ;
; Extract Verilog State Machines                                             ; On                 ; On                       ;
; Extract VHDL State Machines                                                ; On                 ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                       ;
; Parallel Synthesis                                                         ; On                 ; On                       ;
; DSP Block Balancing                                                        ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                 ; On                       ;
; Power-Up Don't Care                                                        ; On                 ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                      ;
; Remove Duplicate Registers                                                 ; On                 ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                      ;
; Optimization Technique                                                     ; Balanced           ; Balanced                 ;
; Carry Chain Length                                                         ; 70                 ; 70                       ;
; Auto Carry Chains                                                          ; On                 ; On                       ;
; Auto Open-Drain Pins                                                       ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                      ;
; Auto ROM Replacement                                                       ; On                 ; On                       ;
; Auto RAM Replacement                                                       ; On                 ; On                       ;
; Auto DSP Block Replacement                                                 ; On                 ; On                       ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                 ; On                       ;
; Strict RAM Replacement                                                     ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                      ;
; Auto RAM Block Balancing                                                   ; On                 ; On                       ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                      ;
; Auto Resource Sharing                                                      ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                      ;
; Timing-Driven Synthesis                                                    ; On                 ; On                       ;
; Report Parameter Settings                                                  ; On                 ; On                       ;
; Report Source Assignments                                                  ; On                 ; On                       ;
; Report Connectivity Checks                                                 ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                        ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation       ;
; HDL message level                                                          ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                      ;
; Clock MUX Protection                                                       ; On                 ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                      ;
; Block Design Naming                                                        ; Auto               ; Auto                     ;
; SDC constraint protection                                                  ; Off                ; Off                      ;
; Synthesis Effort                                                           ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                       ;
; Synthesis Seed                                                             ; 1                  ; 1                        ;
+----------------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                     ; Library       ;
+------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+
; test1.bdf                                                                                                        ; yes             ; User Block Diagram/Schematic File      ; E:/DE0_NANO_SDRAM_Nios_Test/test1.bdf                                                                            ;               ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/de0_nano_qsys.v                                                  ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/de0_nano_qsys.v                                                  ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_altpll.v                                ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_altpll.v                                ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_epcs_flash.v                            ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_epcs_flash.v                            ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_irq_mapper.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_irq_mapper.sv                           ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_jtag_uart.v                             ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_jtag_uart.v                             ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_key.v                                   ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_key.v                                   ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0.v                     ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0.v                     ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_addr_router.sv        ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_addr_router.sv        ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_addr_router_001.sv    ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_addr_router_001.sv    ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_demux.sv     ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_demux.sv     ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux.sv       ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux.sv       ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv   ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv   ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_003.sv   ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_003.sv   ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router.sv          ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router.sv          ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_001.sv      ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_001.sv      ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_002.sv      ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_002.sv      ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_003.sv      ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_003.sv      ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux.sv     ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux.sv     ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_003.sv ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_003.sv ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_mux.sv       ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_mux.sv       ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv   ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv   ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys.v                            ; yes             ; Encrypted Auto-Found Verilog HDL File  ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys.v                            ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_sysclk.v   ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_sysclk.v   ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_tck.v      ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_tck.v      ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_wrapper.v  ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_wrapper.v  ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_mult_cell.v                  ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_mult_cell.v                  ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_oci_test_bench.v             ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_oci_test_bench.v             ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_test_bench.v                 ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_test_bench.v                 ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_scl.v                                   ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_scl.v                                   ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sda.v                                   ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sda.v                                   ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sdram.v                                 ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sdram.v                                 ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sysid_qsys.v                            ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sysid_qsys.v                            ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_hmi.v                              ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_hmi.v                              ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_no2.v                              ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_no2.v                              ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_clock_crosser.v                      ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_clock_crosser.v                      ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_irq_clock_crosser.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_irq_clock_crosser.sv                           ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_arbitrator.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_arbitrator.sv                           ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_burst_adapter.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_burst_adapter.sv                        ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_burst_uncompressor.sv                   ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_burst_uncompressor.sv                   ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_master_agent.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_master_agent.sv                         ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_master_translator.sv                    ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_master_translator.sv                    ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_traffic_limiter.sv                      ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_traffic_limiter.sv                      ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_width_adapter.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_width_adapter.sv                        ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_reset_controller.v                             ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_reset_controller.v                             ; DE0_NANO_QSYS ;
; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_reset_synchronizer.v                           ; yes             ; Auto-Found Verilog HDL File            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_reset_synchronizer.v                           ; DE0_NANO_QSYS ;
; altsyncram.tdf                                                                                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;               ;
; stratix_ram_block.inc                                                                                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;               ;
; lpm_mux.inc                                                                                                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;               ;
; lpm_decode.inc                                                                                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;               ;
; aglobal131.inc                                                                                                   ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                    ;               ;
; a_rdenreg.inc                                                                                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;               ;
; altrom.inc                                                                                                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                        ;               ;
; altram.inc                                                                                                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                        ;               ;
; altdpram.inc                                                                                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                      ;               ;
; db/altsyncram_cjd1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_cjd1.tdf                                                               ;               ;
; db/altsyncram_m8i1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_m8i1.tdf                                                               ;               ;
; db/altsyncram_fsh1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_fsh1.tdf                                                               ;               ;
; db/altsyncram_fah1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_fah1.tdf                                                               ;               ;
; db/altsyncram_gah1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_gah1.tdf                                                               ;               ;
; db/altsyncram_bhh1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_bhh1.tdf                                                               ;               ;
; db/altsyncram_kpc1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_kpc1.tdf                                                               ;               ;
; db/altsyncram_r3d1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_r3d1.tdf                                                               ;               ;
; altera_mult_add.tdf                                                                                              ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                               ;               ;
; db/altera_mult_add_q1u2.v                                                                                        ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altera_mult_add_q1u2.v                                                            ;               ;
; altera_mult_add_rtl.v                                                                                            ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                             ;               ;
; db/altera_mult_add_s1u2.v                                                                                        ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altera_mult_add_s1u2.v                                                            ;               ;
; altera_std_synchronizer.v                                                                                        ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                         ;               ;
; db/altsyncram_pk91.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_pk91.tdf                                                               ;               ;
; sld_virtual_jtag_basic.v                                                                                         ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                          ;               ;
; scfifo.tdf                                                                                                       ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                        ;               ;
; a_regfifo.inc                                                                                                    ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                     ;               ;
; a_dpfifo.inc                                                                                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                      ;               ;
; a_i2fifo.inc                                                                                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                      ;               ;
; a_fffifo.inc                                                                                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                      ;               ;
; a_f2fifo.inc                                                                                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                      ;               ;
; db/scfifo_jr21.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/scfifo_jr21.tdf                                                                   ;               ;
; db/a_dpfifo_q131.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/a_dpfifo_q131.tdf                                                                 ;               ;
; db/a_fefifo_7cf.tdf                                                                                              ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf                                                                  ;               ;
; db/cntr_do7.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/cntr_do7.tdf                                                                      ;               ;
; db/dpram_nl21.tdf                                                                                                ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/dpram_nl21.tdf                                                                    ;               ;
; db/altsyncram_r1m1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_r1m1.tdf                                                               ;               ;
; db/cntr_1ob.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/cntr_1ob.tdf                                                                      ;               ;
; alt_jtag_atlantic.v                                                                                              ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                               ;               ;
; db/altsyncram_lh51.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_lh51.tdf                                                               ;               ;
; altera_std_synchronizer_bundle.v                                                                                 ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                  ;               ;
; sld_hub.vhd                                                                                                      ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                       ;               ;
; sld_jtag_hub.vhd                                                                                                 ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                  ;               ;
; sld_rom_sr.vhd                                                                                                   ; yes             ; Encrypted Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                    ;               ;
; lpm_add_sub.tdf                                                                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                   ;               ;
; addcore.inc                                                                                                      ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                                       ;               ;
; look_add.inc                                                                                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                                      ;               ;
; bypassff.inc                                                                                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                      ;               ;
; altshift.inc                                                                                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                      ;               ;
; alt_stratix_add_sub.inc                                                                                          ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                           ;               ;
; db/add_sub_qvi.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/add_sub_qvi.tdf                                                                   ;               ;
; lpm_mult.tdf                                                                                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                      ;               ;
; lpm_add_sub.inc                                                                                                  ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                   ;               ;
; multcore.inc                                                                                                     ; yes             ; Megafunction                           ; d:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                                      ;               ;
; db/mult_jp01.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/mult_jp01.tdf                                                                     ;               ;
; db/mult_j011.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; E:/DE0_NANO_SDRAM_Nios_Test/db/mult_j011.tdf                                                                     ;               ;
+------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,127                                                                                                ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 5185                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 2708                                                                                                 ;
;     -- 3 input functions                    ; 1622                                                                                                 ;
;     -- <=2 input functions                  ; 855                                                                                                  ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 4837                                                                                                 ;
;     -- arithmetic mode                      ; 348                                                                                                  ;
;                                             ;                                                                                                      ;
; Total registers                             ; 4582                                                                                                 ;
;     -- Dedicated logic registers            ; 4582                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 61                                                                                                   ;
; Total memory bits                           ; 73280                                                                                                ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                                    ;
; Total PLLs                                  ; 1                                                                                                    ;
;     -- PLLs                                 ; 1                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3108                                                                                                 ;
; Total fan-out                               ; 38289                                                                                                ;
; Average fan-out                             ; 3.75                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                            ; Library Name  ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; |test1                                                                                                                   ; 5185 (1)          ; 4582 (0)     ; 73280       ; 4            ; 0       ; 2         ; 61   ; 0            ; |test1                                                                                                                                                                                                                                                                                                                                                                                                         ; work          ;
;    |DE0_NANO_QSYS:inst|                                                                                                  ; 5021 (0)          ; 4485 (0)     ; 73280       ; 4            ; 0       ; 2         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst                                                                                                                                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_altpll:altpll|                                                                                      ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll                                                                                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_altpll_altpll_8ra2:sd1|                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1                                                                                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;             |DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_epcs_flash:epcs_flash|                                                                              ; 139 (32)          ; 115 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash                                                                                                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub|                                                 ; 107 (107)         ; 115 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;          |altsyncram:the_boot_copier_rom|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                                                                   ; work          ;
;             |altsyncram_lh51:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom|altsyncram_lh51:auto_generated                                                                                                                                                                                                                                                                                    ; work          ;
;       |DE0_NANO_QSYS_jtag_uart:jtag_uart|                                                                                ; 142 (36)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;             |scfifo:rfifo|                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                 ; work          ;
;                |scfifo_jr21:auto_generated|                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                      ; work          ;
;                   |a_dpfifo_q131:dpfifo|                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                 ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                           ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; work          ;
;                         |cntr_do7:count_usedw|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                    ; work          ;
;                      |cntr_1ob:rd_ptr_count|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                           ; work          ;
;                      |cntr_1ob:wr_ptr|                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                 ; work          ;
;                      |dpram_nl21:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                              ; work          ;
;                         |altsyncram_r1m1:altsyncram1|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                  ; work          ;
;          |DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;             |scfifo:wfifo|                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                 ; work          ;
;                |scfifo_jr21:auto_generated|                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                      ; work          ;
;                   |a_dpfifo_q131:dpfifo|                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                 ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                           ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; work          ;
;                         |cntr_do7:count_usedw|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                    ; work          ;
;                      |cntr_1ob:rd_ptr_count|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                           ; work          ;
;                      |cntr_1ob:wr_ptr|                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                 ; work          ;
;                      |dpram_nl21:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                              ; work          ;
;                         |altsyncram_r1m1:altsyncram1|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                  ; work          ;
;          |alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|                                                   ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                        ; work          ;
;       |DE0_NANO_QSYS_key:key|                                                                                            ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key                                                                                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                ; 1365 (0)          ; 1624 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_addr_router:addr_router|                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001|                                               ; 55 (55)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                         ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                 ; 49 (45)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                     ; 56 (52)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                             ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|                                             ; 34 (30)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002|                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                     ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                             ; 158 (158)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|                   ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo|       ; 68 (68)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                               ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                               ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                           ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                             ; 71 (71)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                         ; 24 (24)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                        ; 24 (24)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                             ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                        ; 24 (24)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                             ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                         ; 24 (24)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                     ; 24 (24)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                       ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                        ; 24 (24)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                             ; DE0_NANO_QSYS ;
;          |altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                          ; 5 (0)             ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 5 (5)             ; 64 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                          ; 5 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 5 (5)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                          ; 4 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 20 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                          ; 3 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 3 (3)             ; 20 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                          ; 5 (0)             ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 5 (5)             ; 40 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                          ; 5 (0)             ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 5 (5)             ; 40 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                          ; 5 (0)             ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 5 (5)             ; 40 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                          ; 4 (0)             ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 40 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                          ; 4 (0)             ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 40 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                          ; 5 (0)             ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 5 (5)             ; 40 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                          ; 3 (0)             ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 3 (3)             ; 74 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                          ; 3 (0)             ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 3 (3)             ; 74 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                          ; 4 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 14 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                          ; 4 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                          ; 4 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                          ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                          ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                          ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                          ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                          ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                          ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                       ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                       ; work          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                              ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                   ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                           ; work          ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                           ; work          ;
;          |altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|                  ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                       ; DE0_NANO_QSYS ;
;          |altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|                          ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|              ; 6 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|                                    ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|                                    ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                                  ; 16 (8)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                       ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                       ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|                                ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|                               ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|                               ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|                                ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|                            ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|                               ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:altpll_pll_slave_translator|                                                    ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator                                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator|                                        ; 7 (7)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator                                                                                                                                                                                                                                                             ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                         ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                              ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|                                        ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                                                                                                                             ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:scl_s1_translator|                                                              ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator                                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:sda_s1_translator|                                                              ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator                                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                            ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:uart_co_s1_translator|                                                          ; 6 (6)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:uart_hmi_s1_translator|                                                         ; 6 (6)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:uart_no2_s1_translator|                                                         ; 6 (6)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:uart_o3_s1_translator|                                                          ; 6 (6)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:uart_sds011_s1_translator|                                                      ; 6 (6)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;          |altera_merlin_slave_translator:uart_so2_s1_translator|                                                         ; 6 (6)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |altera_merlin_traffic_limiter:limiter_001|                                                                     ; 19 (19)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;          |altera_merlin_traffic_limiter:limiter|                                                                         ; 17 (17)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                                 ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;          |altera_merlin_width_adapter:width_adapter|                                                                     ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_nios2_qsys:nios2_qsys|                                                                              ; 2272 (1900)       ; 1726 (1400)  ; 64064       ; 4            ; 0       ; 2         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; work          ;
;                |altsyncram_fsh1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated                                                                                                                                                                                                                        ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data                                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work          ;
;                |altsyncram_kpc1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated                                                                                                                                                                                                                ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|                                        ; 0 (0)             ; 0 (0)        ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; work          ;
;                |altsyncram_bhh1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_bhh1:auto_generated                                                                                                                                                                                                                  ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim                                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work          ;
;                |altsyncram_r3d1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                            ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|                                      ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data                                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 2 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work          ;
;                |altsyncram_cjd1:auto_generated|                                                                          ; 2 (2)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                                ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|                                        ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; work          ;
;                |altsyncram_m8i1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_m8i1:auto_generated                                                                                                                                                                                                                  ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|                                     ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                 ; work          ;
;                |altera_mult_add_q1u2:auto_generated|                                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                                                                             ; work          ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; work          ;
;                      |ama_multiplier_function:multiplier_block|                                                          ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; work          ;
;                         |ama_register_function:multiplier_register_block_0|                                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; work          ;
;                         |lpm_mult:Mult0|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                            ; work          ;
;                            |mult_jp01:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                   ; work          ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                 ; work          ;
;                |altera_mult_add_s1u2:auto_generated|                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                                                                             ; work          ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; work          ;
;                      |ama_multiplier_function:multiplier_block|                                                          ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; work          ;
;                         |ama_register_function:multiplier_register_block_0|                                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; work          ;
;                         |lpm_mult:Mult0|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                            ; work          ;
;                            |mult_j011:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                   ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|                                     ; 304 (41)          ; 277 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;             |DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|  ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper                                                                                                                                                              ; DE0_NANO_QSYS ;
;                |DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk                                                      ; DE0_NANO_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work          ;
;                |DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck                                                            ; DE0_NANO_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work          ;
;                |sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy|                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy                                                                                        ; work          ;
;             |DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|                    ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg                                                                                                                                                                                ; DE0_NANO_QSYS ;
;             |DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;             |DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|                      ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; work          ;
;             |DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|                            ; 116 (116)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;                |DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram                                                                                                   ; DE0_NANO_QSYS ;
;                   |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work          ;
;                      |altsyncram_pk91:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pk91:auto_generated                                          ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work          ;
;                |altsyncram_fah1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fah1:auto_generated                                                                                                                                                                                                ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work          ;
;                |altsyncram_gah1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gah1:auto_generated                                                                                                                                                                                                ; work          ;
;          |lpm_add_sub:Add17|                                                                                             ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|lpm_add_sub:Add17                                                                                                                                                                                                                                                                                                                                ; work          ;
;             |add_sub_qvi:auto_generated|                                                                                 ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                                                                     ; work          ;
;       |DE0_NANO_QSYS_scl:scl|                                                                                            ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_scl:scl                                                                                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_sda:sda|                                                                                            ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda                                                                                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_sdram:sdram|                                                                                        ; 281 (224)         ; 247 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|                             ; 57 (57)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_uart_hmi:uart_hmi|                                                                                  ; 121 (0)           ; 92 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi                                                                                                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_hmi_regs:the_DE0_NANO_QSYS_uart_hmi_regs|                                                   ; 36 (36)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_regs:the_DE0_NANO_QSYS_uart_hmi_regs                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|                                                       ; 48 (48)           ; 37 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx                                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                          ; work          ;
;          |DE0_NANO_QSYS_uart_hmi_tx:the_DE0_NANO_QSYS_uart_hmi_tx|                                                       ; 37 (37)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_tx:the_DE0_NANO_QSYS_uart_hmi_tx                                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_uart_no2:uart_co|                                                                                   ; 133 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co                                                                                                                                                                                                                                                                                                                                                       ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|                                                   ; 36 (36)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs                                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|                                                       ; 55 (55)           ; 41 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx                                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                           ; work          ;
;          |DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|                                                       ; 42 (42)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx                                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_uart_no2:uart_no2|                                                                                  ; 133 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2                                                                                                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|                                                   ; 36 (36)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|                                                       ; 55 (55)           ; 41 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx                                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                          ; work          ;
;          |DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|                                                       ; 42 (42)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx                                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_uart_no2:uart_o3|                                                                                   ; 133 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3                                                                                                                                                                                                                                                                                                                                                       ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|                                                   ; 36 (36)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs                                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|                                                       ; 55 (55)           ; 41 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx                                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                           ; work          ;
;          |DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|                                                       ; 42 (42)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx                                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_uart_no2:uart_sds011|                                                                               ; 133 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011                                                                                                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|                                                   ; 36 (36)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs                                                                                                                                                                                                                                                                                       ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|                                                       ; 55 (55)           ; 41 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx                                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                       ; work          ;
;          |DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|                                                       ; 42 (42)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx                                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_uart_no2:uart_so2|                                                                                  ; 133 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2                                                                                                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|                                                   ; 36 (36)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|                                                       ; 55 (55)           ; 41 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx                                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                          ; work          ;
;          |DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|                                                       ; 42 (42)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx                                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;          |altera_std_synchronizer_bundle:sync|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                    ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                  ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;          |altera_std_synchronizer_bundle:sync|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                    ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                  ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer_003|                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;          |altera_std_synchronizer_bundle:sync|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                    ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                  ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer_004|                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004                                                                                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;          |altera_std_synchronizer_bundle:sync|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                    ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                  ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer_005|                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005                                                                                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;          |altera_std_synchronizer_bundle:sync|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                    ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                  ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer_006|                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006                                                                                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;          |altera_std_synchronizer_bundle:sync|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                    ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                  ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;          |altera_std_synchronizer_bundle:sync|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                        ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                      ; work          ;
;       |altera_reset_controller:rst_controller_001|                                                                       ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |altera_reset_controller:rst_controller|                                                                           ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;    |sld_hub:auto_hub|                                                                                                    ; 163 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                        ; work          ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                     ; 162 (120)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                           ; work          ;
;          |sld_rom_sr:hub_info_reg|                                                                                       ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                   ; work          ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                     ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                 ; work          ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom|altsyncram_lh51:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; DE0_NANO_QSYS_epcs_flash_boot_rom.hex                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; DE0_NANO_QSYS_nios2_qsys_bht_ram.mif                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_bhh1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 17           ; 64           ; 17           ; 1088  ; DE0_NANO_QSYS_nios2_qsys_dc_tag_ram.mif              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_m8i1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; DE0_NANO_QSYS_nios2_qsys_ic_tag_ram.mif              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pk91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; DE0_NANO_QSYS_nios2_qsys_ociram_default_contents.mif ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fah1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; DE0_NANO_QSYS_nios2_qsys_rf_ram_a.mif                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gah1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; DE0_NANO_QSYS_nios2_qsys_rf_ram_b.mif                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                     ; IP Include File                                                                                                  ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst                                                                                                                                                           ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/de0_nano_qsys.v                                                  ;
; Altera ; altpll                                   ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll                                                                                                                               ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_altpll.v                                ;
; Altera ; altera_avalon_epcs_flash_controller      ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash                                                                                                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_epcs_flash.v                            ;
; Altera ; altera_irq_mapper                        ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_irq_mapper:irq_mapper                                                                                                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_irq_mapper.sv                           ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                 ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_irq_clock_crosser.sv                           ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_irq_clock_crosser.sv                           ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_irq_clock_crosser.sv                           ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_irq_clock_crosser.sv                           ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004                                                                                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_irq_clock_crosser.sv                           ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005                                                                                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_irq_clock_crosser.sv                           ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006                                                                                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_irq_clock_crosser.sv                           ;
; Altera ; altera_avalon_jtag_uart                  ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart                                                                                                                         ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_jtag_uart.v                             ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key                                                                                                                                     ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_key.v                                   ;
; Altera ; altera_merlin_interconnect_wrapper       ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                         ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0.v                     ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router:addr_router                                                 ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_addr_router.sv        ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001                                         ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_addr_router_001.sv    ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator                                              ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo               ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_burst_adapter              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                               ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_burst_adapter.sv                        ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                           ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                               ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                           ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_003.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_004                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_003.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_005                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_003.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_006                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_007                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_008                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_009                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_010                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_011                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_012                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_013                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_014                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                        ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v            ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator                                  ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent        ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router:id_router                                                     ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router.sv          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_001:id_router_001                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_001.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_002:id_router_002                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_002.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_003                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_003.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_004                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_003.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_005                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_003.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_006                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_007                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_008                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_009                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_010                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_011                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_012                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_013                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_014                                             ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv      ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent         ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                        ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent                              ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                         ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_traffic_limiter            ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_traffic_limiter.sv                      ;
; Altera ; altera_merlin_traffic_limiter            ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                               ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_traffic_limiter.sv                      ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_master_translator.sv                    ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_master_agent.sv                         ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_master_translator.sv                    ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent     ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_master_agent.sv                         ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                  ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent        ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                           ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux.sv     ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_003.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_004                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_003.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_005                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_003.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_006                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_007                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_008                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_009                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_010                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_011                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_012                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_013                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_014                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                               ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_mux.sv       ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv   ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator                                                        ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent                              ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                         ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator                                                        ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent                              ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                         ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                     ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent                          ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                     ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator                                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent                         ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                  ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator                                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent                         ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                  ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent                          ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                     ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator                                                ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent                      ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo               ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                 ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator                                                   ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv                     ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent                         ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                  ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v                               ;
; Altera ; altera_merlin_width_adapter              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                               ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_width_adapter.sv                        ;
; Altera ; altera_merlin_width_adapter              ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                           ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_merlin_width_adapter.sv                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys                                                                                                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys.v                            ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller                                                                                                                    ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_reset_controller.v                             ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001                                                                                                                ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/altera_reset_controller.v                             ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_scl:scl                                                                                                                                     ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_scl.v                                   ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda                                                                                                                                     ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sda.v                                   ;
; Altera ; altera_avalon_new_sdram_controller       ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram                                                                                                                                 ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sdram.v                                 ;
; Altera ; altera_avalon_sysid_qsys                 ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sysid_qsys:sysid_qsys                                                                                                                       ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sysid_qsys.v                            ;
; Altera ; altera_avalon_uart                       ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co                                                                                                                            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_no2.v                              ;
; Altera ; altera_avalon_uart                       ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi                                                                                                                           ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_hmi.v                              ;
; Altera ; altera_avalon_uart                       ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2                                                                                                                           ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_no2.v                              ;
; Altera ; altera_avalon_uart                       ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3                                                                                                                            ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_no2.v                              ;
; Altera ; altera_avalon_uart                       ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011                                                                                                                        ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_no2.v                              ;
; Altera ; altera_avalon_uart                       ; 13.1    ; N/A          ; N/A          ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2                                                                                                                           ; e:/de0_nano_sdram_nios_test/db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_no2.v                              ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_next                   ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_state                                                                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000             ;
+------------+------------+------------+------------+------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                      ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                      ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                      ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                      ;
+------------+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_state                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,83..86]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,83..86]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,66,68,69,83..86]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,66,68,69,83..86]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15,62,64,66,68,69,84..86]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15,62,64,66,68,69,84..86]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|locked[0,1]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator|av_chipselect_pre                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator|av_chipselect_pre                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator|av_chipselect_pre                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator|av_chipselect_pre                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator|av_chipselect_pre                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator|av_chipselect_pre                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[3..6,9,13,14,18..23,25..28,31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator|av_chipselect_pre                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_regs:the_DE0_NANO_QSYS_uart_hmi_regs|readdata[10..15]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[10..15]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[10..15]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[10..15]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[10..15]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[10..15]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[1..31]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[1..31]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[9..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[9..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_im|trc_im_addr[0..6]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_im|trc_wrap                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto0                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[3]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[28]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[31]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[31]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[2]                                                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                                                                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0..2,7,8,10..12,15..17,24,29]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator|waitrequest_reset_override                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator|waitrequest_reset_override                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                          ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                          ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                          ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                      ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|clr_break_line                                                                                                                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                                                                                                                                                                      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                          ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                          ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                          ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                      ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                      ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                          ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                          ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                          ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                   ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|trigger_state                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                       ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub|slowcount[1]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|share_count[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.011 ; Merged with DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.001 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[25]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 2247                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[25],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[28],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[10]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_regs:the_DE0_NANO_QSYS_uart_hmi_regs|readdata[10]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[10]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[10]                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[10]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[10]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                     ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                   ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[10]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[31]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[12]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[11]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[15]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[14]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[13]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[12]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                           ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[15]                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[14]                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[13]                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[12]                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[11]                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[15]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[14]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[13]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[12]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[11]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[15]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[14]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[13]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[12]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[11]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[30]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[29]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[28]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[27]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[26]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[25]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[25],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[24]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[24],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[23]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[23],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[22]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[22],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[21]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[21],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[20]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[20],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[8]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[8],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[19]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[19],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[18]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[18],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[17]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[17],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[16]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[16],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[15]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[14]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[13]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[11]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[9]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[9],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[7]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[7],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[6]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[6],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[5]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[5],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[4]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[4],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[3]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[3],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_regs:the_DE0_NANO_QSYS_uart_hmi_regs|readdata[14]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[2]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[2],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[1]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[1],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda|readdata[12]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|locked[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|share_count[0]                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_regs:the_DE0_NANO_QSYS_uart_hmi_regs|readdata[15]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[11]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_regs:the_DE0_NANO_QSYS_uart_hmi_regs|readdata[13]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_regs:the_DE0_NANO_QSYS_uart_hmi_regs|readdata[12]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_regs:the_DE0_NANO_QSYS_uart_hmi_regs|readdata[11]                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[15]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[14]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs|readdata[13]                                                                                                                                                                                                                            ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ;                                ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                              ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                             ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|locked[0]                                                                                                                                                                                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break,                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                                      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                  ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                        ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[31]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[30]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[29]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[28]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[27]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[26]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[25]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[24]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[23]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[22]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[21]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[20]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[19]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[18]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[17]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[16]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[15]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[14]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[13]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[12]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[11]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[10]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[9]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[8]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[7]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[6]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[5]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[4]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[3]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[2]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key|readdata[1]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[31]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[30]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[29]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[28]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[19]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[18]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[17]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[16]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[15]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[14]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[13]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[12]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[11]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[10]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[9]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|trigger_state                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                   ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                   ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                   ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                   ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                               ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                               ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                               ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                   ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                   ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                   ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                   ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                     ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                             ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                             ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                             ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                             ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                               ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                       ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                    ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                     ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                     ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                     ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                     ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                 ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                 ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                                   ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0]                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                              ; Stuck at VCC                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                  ; Stuck at VCC                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.101 ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                  ; Lost Fanouts                   ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4582  ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 352   ;
; Number of registers using Asynchronous Clear ; 3960  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2611  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                                                                   ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|txd                                                                                                                          ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|txd                                                                                                                           ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|txd                                                                                                                       ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|txd                                                                                                                          ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|txd                                                                                                                           ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_tx:the_DE0_NANO_QSYS_uart_hmi_tx|txd                                                                                                                          ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub|epcs_slave_select_reg[0]                                                                                           ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub|stateZero                                                                                                          ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_cmd[1]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_cmd[3]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_cmd[2]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_cmd[0]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|pre_txd                                                                                                                      ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|pre_txd                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|pre_txd                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|pre_txd                                                                                                                      ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|pre_txd                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_tx:the_DE0_NANO_QSYS_uart_hmi_tx|pre_txd                                                                                                                      ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub|epcs_slave_select_holding_reg[0]                                                                                   ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                 ; 11      ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                           ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|refresh_counter[13]                                                                                                                                                                        ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|refresh_counter[10]                                                                                                                                                                        ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|refresh_counter[9]                                                                                                                                                                         ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|refresh_counter[8]                                                                                                                                                                         ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|refresh_counter[4]                                                                                                                                                                         ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                              ; 30      ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                       ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                 ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                               ; 11      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                     ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                   ; 24      ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                     ; 8       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush                                                                                                                                                                     ; 54      ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                        ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                        ; 4       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                           ; 2       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                    ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                    ; 4       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                   ; 8       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                              ; 3       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                        ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                           ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                    ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                       ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|tx_ready                                                                                                                     ; 6       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|tx_ready                                                                                                                      ; 6       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|tx_ready                                                                                                                  ; 6       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|tx_ready                                                                                                                     ; 6       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|tx_ready                                                                                                                      ; 6       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_tx:the_DE0_NANO_QSYS_uart_hmi_tx|tx_ready                                                                                                                     ; 6       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                   ; 3       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                          ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[10]                                                                                                                                                           ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_clr_valid_bits                                                                                                                                                            ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[23]                                                                                                                                                           ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                        ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                    ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[4] ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[5] ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[6] ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[7] ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[8] ; 2       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                            ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                        ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                             ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                         ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                             ; 1       ;
; DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                         ; 1       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                                                                                               ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|tx_shift_empty                                                                                                               ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|tx_shift_empty                                                                                                                ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|tx_shift_empty                                                                                                            ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|tx_shift_empty                                                                                                               ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|tx_shift_empty                                                                                                                ; 2       ;
; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_tx:the_DE0_NANO_QSYS_uart_hmi_tx|tx_shift_empty                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                            ; 3       ;
; Total number of inverted registers = 89                                                                                                                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[16]                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_byteenable[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[2]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_mem_byte_en[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_iw[17]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[7]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_inst_result[18]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_inst_result[4]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                         ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub|data_to_cpu[13]                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub|data_to_cpu[8]                                                                                                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub|data_to_cpu[2]                                                                                                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub|data_to_cpu[4]                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub|shift_reg[4]                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_tx:the_DE0_NANO_QSYS_uart_hmi_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                                                                                                                                                                           ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|MonDReg[22]                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|MonDReg[29]                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_src2[26]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|readdata[4]                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|readdata[1]                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_st_data[28]                                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[10] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[0]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|MonAReg[9]                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|break_readreg[21]                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_mem_byte_en[3]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|MonDReg[25]                                                                                                                        ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|F_pc[18]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_src1[0]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[8]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                        ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|active_data[14]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[23]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_logic_result[17]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|F_iw[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_tag_wr_port_data[6]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_rd_port_addr[3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_addr[3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_addr[0]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_dst_regnum[2]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[26]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[13]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[10]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[6]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_data[17]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_src2_reg[21]                                                                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[3]                                                                                                                                                                                                                                                                      ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001|src_data[90]                                                                                                                                                                                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[1]                                                                                                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[2]                                                                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |test1|DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                    ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |test1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram ;
+-----------------------------+-------+------+------------------------+
; Assignment                  ; Value ; From ; To                     ;
+-----------------------------+-------+------+------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0        ;
+-----------------------------+-------+------+------------------------+


+-----------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll ;
+----------------+-------+------+---------------------------------------+
; Assignment     ; Value ; From ; To                                    ;
+----------------+-------+------+---------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                            ;
+----------------+-------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2 ;
+-----------------------------+-------+------+------------------------------+
; Assignment                  ; Value ; From ; To                           ;
+-----------------------------+-------+------+------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                            ;
+-----------------------------+-------+------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co ;
+-----------------------------+-------+------+-----------------------------+
; Assignment                  ; Value ; From ; To                          ;
+-----------------------------+-------+------+-----------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                           ;
+-----------------------------+-------+------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011 ;
+-----------------------------+-------+------+---------------------------------+
; Assignment                  ; Value ; From ; To                              ;
+-----------------------------+-------+------+---------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                               ;
+-----------------------------+-------+------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2 ;
+-----------------------------+-------+------+------------------------------+
; Assignment                  ; Value ; From ; To                           ;
+-----------------------------+-------+------+------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                            ;
+-----------------------------+-------+------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3 ;
+-----------------------------+-------+------+-----------------------------+
; Assignment                  ; Value ; From ; To                          ;
+-----------------------------+-------+------+-----------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                           ;
+-----------------------------+-------+------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi ;
+-----------------------------+-------+------+------------------------------+
; Assignment                  ; Value ; From ; To                           ;
+-----------------------------+-------+------+------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                            ;
+-----------------------------+-------+------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom|altsyncram_lh51:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_008 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_009 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_010 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_011 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_012 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_013 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_014 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]        ;
+-------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------------+
; Assignment        ; Value ; From ; To                                                ;
+-------------------+-------+------+---------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]            ;
+-------------------+-------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash ;
+----------------+---------------------------------------+--------------------------------------------+
; Parameter Name ; Value                                 ; Type                                       ;
+----------------+---------------------------------------+--------------------------------------------+
; INIT_FILE      ; DE0_NANO_QSYS_epcs_flash_boot_rom.hex ; String                                     ;
+----------------+---------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom ;
+------------------------------------+---------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                  ;
+------------------------------------+---------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                               ;
; WIDTH_A                            ; 32                                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                                     ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                                   ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                               ;
; WIDTH_B                            ; 1                                     ; Untyped                                               ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                               ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                     ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                               ;
; INIT_FILE                          ; DE0_NANO_QSYS_epcs_flash_boot_rom.hex ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_lh51                       ; Untyped                                               ;
+------------------------------------+---------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                                                                    ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                                                                    ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                                                    ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                                                             ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                                                             ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                                             ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                                             ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                                             ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                                             ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                             ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                             ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                             ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                             ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                             ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                             ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                          ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                                          ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                             ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                             ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                             ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                             ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                             ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                        ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                                ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                     ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                     ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                     ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                     ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                           ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                           ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                               ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                   ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                   ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                              ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                               ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                                ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router:addr_router|DE0_NANO_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router:id_router|DE0_NANO_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_001:id_router_001|DE0_NANO_QSYS_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_002:id_router_002|DE0_NANO_QSYS_mm_interconnect_0_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_003|DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_004|DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_005|DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_006|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_007|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_008|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_009|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_010|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_011|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_012|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_013|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_014|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                      ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                          ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                          ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                          ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                        ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                        ;
; ST_CHANNEL_W   ; 15    ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 15     ; Signed Integer                                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 30    ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                      ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                      ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                      ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                      ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                      ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                      ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                      ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                                      ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                      ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                          ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                          ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                          ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W                  ; 15    ; Signed Integer                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                               ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                               ;
+--------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                       ;
; depth          ; 3     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                   ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                   ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003 ;
+--------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                   ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004 ;
+--------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                   ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005 ;
+--------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                   ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006 ;
+--------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                   ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                       ;
; Entity Instance            ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
; Entity Instance            ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                     ;
; Entity Instance                           ; DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                               ;
+----------------+-------+----------+-------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                          ;
+----------------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                           ;
+----------------+-------+----------+---------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                      ;
+----------------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                       ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                          ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[29..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_006|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_003|DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_002:id_router_002|DE0_NANO_QSYS_mm_interconnect_0_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_001:id_router_001|DE0_NANO_QSYS_mm_interconnect_0_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router:id_router|DE0_NANO_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router:addr_router|DE0_NANO_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_hmi_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_hmi_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_o3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_o3_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_so2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_so2_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_sds011_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_sds011_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_co_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_co_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_no2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_no2_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:scl_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sda_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_hmi_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_o3_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                           ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_so2_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_sds011_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                               ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_co_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                           ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:scl_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                            ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sda_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                            ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                            ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                 ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                              ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                  ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                              ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                         ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                  ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                    ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash" ;
+---------------+--------+----------+------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                        ;
+---------------+--------+----------+------------------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected                         ;
; endofpacket   ; Output ; Info     ; Explicitly unconnected                         ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected                         ;
+---------------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected                     ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_o3" ;
+---------------+--------+----------+-------------------------------------------+
; Port          ; Type   ; Severity ; Details                                   ;
+---------------+--------+----------+-------------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected                    ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected                    ;
+---------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_so2" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected                     ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_sds011" ;
+---------------+--------+----------+-----------------------------------------------+
; Port          ; Type   ; Severity ; Details                                       ;
+---------------+--------+----------+-----------------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected                        ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected                        ;
+---------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_co" ;
+---------------+--------+----------+-------------------------------------------+
; Port          ; Type   ; Severity ; Details                                   ;
+---------------+--------+----------+-------------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected                    ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected                    ;
+---------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected                     ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1"     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic"                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys" ;
+--------------+--------+----------+-------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                         ;
+--------------+--------+----------+-------------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                          ;
+--------------+--------+----------+-------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:14     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jul 30 14:34:43 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SDRAM_Nios_Test -c DE0_NANO_SDRAM_Nios_Test
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "DE0_NANO_QSYS.qsys"
Info (12250): 2021.07.30.14:34:45 Progress: Loading DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS.qsys
Info (12250): 2021.07.30.14:34:45 Progress: Reading input file
Info (12250): 2021.07.30.14:34:45 Progress: Adding clk_50 [clock_source 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module clk_50
Info (12250): 2021.07.30.14:34:46 Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module nios2_qsys
Info (12250): 2021.07.30.14:34:46 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module sysid_qsys
Info (12250): 2021.07.30.14:34:46 Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module jtag_uart
Info (12250): 2021.07.30.14:34:46 Progress: Adding key [altera_avalon_pio 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module key
Info (12250): 2021.07.30.14:34:46 Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module sdram
Info (12250): 2021.07.30.14:34:46 Progress: Adding altpll [altpll 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module altpll
Info (12250): 2021.07.30.14:34:46 Progress: Adding scl [altera_avalon_pio 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module scl
Info (12250): 2021.07.30.14:34:46 Progress: Adding sda [altera_avalon_pio 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module sda
Info (12250): 2021.07.30.14:34:46 Progress: Adding uart_no2 [altera_avalon_uart 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module uart_no2
Info (12250): 2021.07.30.14:34:46 Progress: Adding uart_co [altera_avalon_uart 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module uart_co
Info (12250): 2021.07.30.14:34:46 Progress: Adding uart_sds011 [altera_avalon_uart 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module uart_sds011
Info (12250): 2021.07.30.14:34:46 Progress: Adding uart_so2 [altera_avalon_uart 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module uart_so2
Info (12250): 2021.07.30.14:34:46 Progress: Adding uart_o3 [altera_avalon_uart 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module uart_o3
Info (12250): 2021.07.30.14:34:46 Progress: Adding uart_hmi [altera_avalon_uart 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module uart_hmi
Info (12250): 2021.07.30.14:34:46 Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.1]
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing module epcs_flash
Info (12250): 2021.07.30.14:34:46 Progress: Building connections
Info (12250): 2021.07.30.14:34:46 Progress: Parameterizing connections
Info (12250): 2021.07.30.14:34:46 Progress: Validating
Info (12250): 2021.07.30.14:34:46 Progress: Done reading input file
Info (12250): DE0_NANO_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): DE0_NANO_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): DE0_NANO_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): DE0_NANO_QSYS.sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): DE0_NANO_QSYS.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info (12250): DE0_NANO_QSYS: Generating DE0_NANO_QSYS "DE0_NANO_QSYS" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 16 modules, 72 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 16 modules, 63 connections
Info (12250): Merlin_translator_transform: After transform: 33 modules, 131 connections
Info (12250): Merlin_domain_transform: After transform: 77 modules, 400 connections
Info (12250): Merlin_router_transform: After transform: 94 modules, 468 connections
Info (12250): Merlin_traffic_limiter_transform: After transform: 96 modules, 478 connections
Info (12250): Merlin_burst_transform: After transform: 97 modules, 482 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 130 modules, 569 connections
Info (12250): Merlin_width_transform: After transform: 132 modules, 577 connections
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux.src2 and cmd_xbar_mux_002.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src2 and cmd_xbar_mux_002.sink1
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src6 and cmd_xbar_mux_006.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src7 and cmd_xbar_mux_007.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src8 and cmd_xbar_mux_008.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src9 and cmd_xbar_mux_009.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src10 and cmd_xbar_mux_010.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src11 and cmd_xbar_mux_011.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src12 and cmd_xbar_mux_012.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src13 and cmd_xbar_mux_013.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src14 and cmd_xbar_mux_014.sink0
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux.sink2
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_002.src1 and rsp_xbar_mux_001.sink2
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_001.sink6
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_001.sink7
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_001.sink8
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_009.src0 and rsp_xbar_mux_001.sink9
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_010.src0 and rsp_xbar_mux_001.sink10
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_011.src0 and rsp_xbar_mux_001.sink11
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_012.src0 and rsp_xbar_mux_001.sink12
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_013.src0 and rsp_xbar_mux_001.sink13
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_014.src0 and rsp_xbar_mux_001.sink14
Info (12250): Com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 154 modules, 731 connections
Info (12250): Limiter_update_transform: After transform: 154 modules, 733 connections
Info (12250): Merlin_clock_and_reset_bridge_transform: After transform: 158 modules, 912 connections
Info (12250): Merlin_hierarchy_transform: After transform: 17 modules, 77 connections
Info (12250): Merlin_mm_transform: After transform: 17 modules, 77 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 18 modules, 81 connections
Info (12250): Merlin_interrupt_sync_transform: After transform: 25 modules, 130 connections
Info (12250): Reset_adaptation_transform: After transform: 29 modules, 136 connections
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_o3:s1:dataavailable (dataavailable)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_o3:s1:readyfordata (readyfordata)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for epcs_flash:epcs_control_port:endofpacket (endofpacket)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for epcs_flash:epcs_control_port:dataavailable (dataavailable)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for epcs_flash:epcs_control_port:readyfordata (readyfordata)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_no2:s1:dataavailable (dataavailable)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_no2:s1:readyfordata (readyfordata)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_sds011:s1:dataavailable (dataavailable)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_sds011:s1:readyfordata (readyfordata)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_so2:s1:dataavailable (dataavailable)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_so2:s1:readyfordata (readyfordata)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_co:s1:dataavailable (dataavailable)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_co:s1:readyfordata (readyfordata)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_hmi:s1:dataavailable (dataavailable)"
Warning (12251): DE0_NANO_QSYS: "No matching role found for uart_hmi:s1:readyfordata (readyfordata)"
Info (12250): Nios2_qsys: Starting RTL generation for module 'DE0_NANO_QSYS_nios2_qsys'
Info (12250): Nios2_qsys:   Generation command is [exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE0_NANO_QSYS_nios2_qsys --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0001_nios2_qsys_gen//DE0_NANO_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_qsys: # 2021.07.30 14:34:55 (*) Starting Nios II generation
Info (12250): Nios2_qsys: # 2021.07.30 14:34:55 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys: # 2021.07.30 14:34:57 (*)   Plaintext license not found.
Info (12250): Nios2_qsys: # 2021.07.30 14:34:57 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)     Testbench
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)     Instruction decoding
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)       Instruction fields
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)       Instruction decodes
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)       Signals for RTL simulation waveforms
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)       Instruction controls
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)     Pipeline frontend
Info (12250): Nios2_qsys: # 2021.07.30 14:34:59 (*)     Pipeline backend
Info (12250): Nios2_qsys: # 2021.07.30 14:35:01 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys: # 2021.07.30 14:35:03 (*)   Creating encrypted RTL
Info (12250): Nios2_qsys: # 2021.07.30 14:35:04 (*) Done Nios II generation
Info (12250): Nios2_qsys: Done RTL generation for module 'DE0_NANO_QSYS_nios2_qsys'
Info (12250): Nios2_qsys: "DE0_NANO_QSYS" instantiated altera_nios2_qsys "nios2_qsys"
Info (12250): Sysid_qsys: "DE0_NANO_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Jtag_uart: Starting RTL generation for module 'DE0_NANO_QSYS_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_NANO_QSYS_jtag_uart --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0003_jtag_uart_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0003_jtag_uart_gen//DE0_NANO_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'DE0_NANO_QSYS_jtag_uart'
Info (12250): Jtag_uart: "DE0_NANO_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Key: Starting RTL generation for module 'DE0_NANO_QSYS_key'
Info (12250): Key:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_QSYS_key --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0004_key_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0004_key_gen//DE0_NANO_QSYS_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Key: Done RTL generation for module 'DE0_NANO_QSYS_key'
Info (12250): Key: "DE0_NANO_QSYS" instantiated altera_avalon_pio "key"
Info (12250): Sdram: Starting RTL generation for module 'DE0_NANO_QSYS_sdram'
Info (12250): Sdram:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_NANO_QSYS_sdram --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0005_sdram_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0005_sdram_gen//DE0_NANO_QSYS_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'DE0_NANO_QSYS_sdram'
Info (12250): Sdram: "DE0_NANO_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Altpll: "DE0_NANO_QSYS" instantiated altpll "altpll"
Info (12250): Scl: Starting RTL generation for module 'DE0_NANO_QSYS_scl'
Info (12250): Scl:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_QSYS_scl --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0008_scl_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0008_scl_gen//DE0_NANO_QSYS_scl_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Scl: Done RTL generation for module 'DE0_NANO_QSYS_scl'
Info (12250): Scl: "DE0_NANO_QSYS" instantiated altera_avalon_pio "scl"
Info (12250): Sda: Starting RTL generation for module 'DE0_NANO_QSYS_sda'
Info (12250): Sda:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_NANO_QSYS_sda --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0009_sda_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0009_sda_gen//DE0_NANO_QSYS_sda_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sda: Done RTL generation for module 'DE0_NANO_QSYS_sda'
Info (12250): Sda: "DE0_NANO_QSYS" instantiated altera_avalon_pio "sda"
Info (12250): Uart_no2: Starting RTL generation for module 'DE0_NANO_QSYS_uart_no2'
Info (12250): Uart_no2:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_NANO_QSYS_uart_no2 --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0010_uart_no2_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0010_uart_no2_gen//DE0_NANO_QSYS_uart_no2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_no2: Done RTL generation for module 'DE0_NANO_QSYS_uart_no2'
Info (12250): Uart_no2: "DE0_NANO_QSYS" instantiated altera_avalon_uart "uart_no2"
Info (12250): Uart_hmi: Starting RTL generation for module 'DE0_NANO_QSYS_uart_hmi'
Info (12250): Uart_hmi:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_NANO_QSYS_uart_hmi --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0011_uart_hmi_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0011_uart_hmi_gen//DE0_NANO_QSYS_uart_hmi_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_hmi: Done RTL generation for module 'DE0_NANO_QSYS_uart_hmi'
Info (12250): Uart_hmi: "DE0_NANO_QSYS" instantiated altera_avalon_uart "uart_hmi"
Info (12250): Epcs_flash: Starting RTL generation for module 'DE0_NANO_QSYS_epcs_flash'
Info (12250): Epcs_flash:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE0_NANO_QSYS_epcs_flash --dir=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0012_epcs_flash_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/fgjjd/AppData/Local/Temp/alt8838_2744272199831911848.dir/0012_epcs_flash_gen//DE0_NANO_QSYS_epcs_flash_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Epcs_flash: Done RTL generation for module 'DE0_NANO_QSYS_epcs_flash'
Info (12250): Epcs_flash: "DE0_NANO_QSYS" instantiated altera_avalon_epcs_flash_controller "epcs_flash"
Info (12250): Pipeline_bridge_swap_transform: After transform: 142 modules, 513 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info (12250): No Avalon connections, skipping transform 
Info (12250): Merlin_hierarchy_transform: After transform: 142 modules, 513 connections
Info (12250): Mm_interconnect_0: "DE0_NANO_QSYS" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info (12250): Irq_mapper: "DE0_NANO_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_synchronizer: "DE0_NANO_QSYS" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info (12250): Rst_controller: "DE0_NANO_QSYS" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_qsys_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_instruction_master_translator"
Info (12250): Nios2_qsys_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_jtag_debug_module_translator"
Info (12250): Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info (12250): Id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info (12250): Id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info (12250): Id_router_006: "mm_interconnect_0" instantiated altera_merlin_router "id_router_006"
Info (12250): Limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info (12250): Reusing file E:/DE0_NANO_SDRAM_Nios_Test/db/ip/DE0_NANO_QSYS/submodules/altera_avalon_sc_fifo.v
Info (12250): Burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info (12250): Cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info (12250): Reusing file E:/DE0_NANO_SDRAM_Nios_Test/db/ip/DE0_NANO_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info (12250): Reusing file E:/DE0_NANO_SDRAM_Nios_Test/db/ip/DE0_NANO_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_xbar_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_006"
Info (12250): Reusing file E:/DE0_NANO_SDRAM_Nios_Test/db/ip/DE0_NANO_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info (12250): Rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info (12250): Rsp_xbar_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_006"
Info (12250): Rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file E:/DE0_NANO_SDRAM_Nios_Test/db/ip/DE0_NANO_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file E:/DE0_NANO_SDRAM_Nios_Test/db/ip/DE0_NANO_QSYS/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file E:/DE0_NANO_SDRAM_Nios_Test/db/ip/DE0_NANO_QSYS/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file E:/DE0_NANO_SDRAM_Nios_Test/db/ip/DE0_NANO_QSYS/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file E:/DE0_NANO_SDRAM_Nios_Test/db/ip/DE0_NANO_QSYS/submodules/altera_avalon_st_pipeline_base.v
Info (12250): DE0_NANO_QSYS: Done "DE0_NANO_QSYS" with 44 modules, 68 files, 2021960 bytes
Info (12249): Finished elaborating Qsys system entity "DE0_NANO_QSYS.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file test1.bdf
    Info (12023): Found entity 1: test1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/de0_nano_qsys.v
    Info (12023): Found entity 1: DE0_NANO_QSYS
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_altpll.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_altpll_dffpipe_l2c
    Info (12023): Found entity 2: DE0_NANO_QSYS_altpll_stdsync_sv6
    Info (12023): Found entity 3: DE0_NANO_QSYS_altpll_altpll_8ra2
    Info (12023): Found entity 4: DE0_NANO_QSYS_altpll
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_epcs_flash.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_epcs_flash_sub
    Info (12023): Found entity 2: DE0_NANO_QSYS_epcs_flash
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: DE0_NANO_QSYS_jtag_uart_scfifo_w
    Info (12023): Found entity 3: DE0_NANO_QSYS_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: DE0_NANO_QSYS_jtag_uart_scfifo_r
    Info (12023): Found entity 5: DE0_NANO_QSYS_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_key.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_key
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_mm_interconnect_0_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_mm_interconnect_0_addr_router_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_003.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_cmd_xbar_mux_006.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_mm_interconnect_0_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_003.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_mm_interconnect_0_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_id_router_006.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_mm_interconnect_0_id_router_006
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_demux_006.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_ic_data_module
    Info (12023): Found entity 2: DE0_NANO_QSYS_nios2_qsys_ic_tag_module
    Info (12023): Found entity 3: DE0_NANO_QSYS_nios2_qsys_bht_module
    Info (12023): Found entity 4: DE0_NANO_QSYS_nios2_qsys_register_bank_a_module
    Info (12023): Found entity 5: DE0_NANO_QSYS_nios2_qsys_register_bank_b_module
    Info (12023): Found entity 6: DE0_NANO_QSYS_nios2_qsys_dc_tag_module
    Info (12023): Found entity 7: DE0_NANO_QSYS_nios2_qsys_dc_data_module
    Info (12023): Found entity 8: DE0_NANO_QSYS_nios2_qsys_dc_victim_module
    Info (12023): Found entity 9: DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug
    Info (12023): Found entity 10: DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module
    Info (12023): Found entity 11: DE0_NANO_QSYS_nios2_qsys_nios2_ocimem
    Info (12023): Found entity 12: DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg
    Info (12023): Found entity 13: DE0_NANO_QSYS_nios2_qsys_nios2_oci_break
    Info (12023): Found entity 14: DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk
    Info (12023): Found entity 15: DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk
    Info (12023): Found entity 16: DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace
    Info (12023): Found entity 17: DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode
    Info (12023): Found entity 18: DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace
    Info (12023): Found entity 19: DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 20: DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 21: DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 22: DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo
    Info (12023): Found entity 23: DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib
    Info (12023): Found entity 24: DE0_NANO_QSYS_nios2_qsys_nios2_oci_im
    Info (12023): Found entity 25: DE0_NANO_QSYS_nios2_qsys_nios2_performance_monitors
    Info (12023): Found entity 26: DE0_NANO_QSYS_nios2_qsys_nios2_oci
    Info (12023): Found entity 27: DE0_NANO_QSYS_nios2_qsys
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_tck.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_mult_cell.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_oci_test_bench.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_nios2_qsys_test_bench.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_scl.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_scl
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sda.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_sda
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sdram.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_sdram_input_efifo_module
    Info (12023): Found entity 2: DE0_NANO_QSYS_sdram
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sdram_test_component.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_sdram_test_component_ram_module
    Info (12023): Found entity 2: DE0_NANO_QSYS_sdram_test_component
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_sysid_qsys
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_hmi.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_uart_hmi_tx
    Info (12023): Found entity 2: DE0_NANO_QSYS_uart_hmi_rx_stimulus_source
    Info (12023): Found entity 3: DE0_NANO_QSYS_uart_hmi_rx
    Info (12023): Found entity 4: DE0_NANO_QSYS_uart_hmi_regs
    Info (12023): Found entity 5: DE0_NANO_QSYS_uart_hmi
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de0_nano_qsys/submodules/de0_nano_qsys_uart_no2.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_uart_no2_tx
    Info (12023): Found entity 2: DE0_NANO_QSYS_uart_no2_rx_stimulus_source
    Info (12023): Found entity 3: DE0_NANO_QSYS_uart_no2_rx
    Info (12023): Found entity 4: DE0_NANO_QSYS_uart_no2_regs
    Info (12023): Found entity 5: DE0_NANO_QSYS_uart_no2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Warning (10037): Verilog HDL or VHDL warning at de0_nano_qsys_nios2_qsys.v(2120): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at de0_nano_qsys_nios2_qsys.v(2122): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at de0_nano_qsys_nios2_qsys.v(2278): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at de0_nano_qsys_nios2_qsys.v(3102): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at de0_nano_qsys_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at de0_nano_qsys_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at de0_nano_qsys_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at de0_nano_qsys_sdram.v(680): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at de0_nano_qsys_epcs_flash.v(401): conditional expression evaluates to a constant
Info (12127): Elaborating entity "test1" for the top level hierarchy
Info (12128): Elaborating entity "DE0_NANO_QSYS" for hierarchy "DE0_NANO_QSYS:inst"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_test_bench" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_test_bench:the_DE0_NANO_QSYS_nios2_qsys_test_bench"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_ic_data_module" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_ic_tag_module" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE0_NANO_QSYS_nios2_qsys_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "22"
    Info (12134): Parameter "width_b" = "22"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m8i1.tdf
    Info (12023): Found entity 1: altsyncram_m8i1
Info (12128): Elaborating entity "altsyncram_m8i1" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_m8i1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_bht_module" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE0_NANO_QSYS_nios2_qsys_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fsh1.tdf
    Info (12023): Found entity 1: altsyncram_fsh1
Info (12128): Elaborating entity "altsyncram_fsh1" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_register_bank_a_module" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE0_NANO_QSYS_nios2_qsys_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fah1.tdf
    Info (12023): Found entity 1: altsyncram_fah1
Info (12128): Elaborating entity "altsyncram_fah1" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fah1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_register_bank_b_module" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE0_NANO_QSYS_nios2_qsys_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gah1.tdf
    Info (12023): Found entity 1: altsyncram_gah1
Info (12128): Elaborating entity "altsyncram_gah1" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gah1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_dc_tag_module" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE0_NANO_QSYS_nios2_qsys_dc_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bhh1.tdf
    Info (12023): Found entity 1: altsyncram_bhh1
Info (12128): Elaborating entity "altsyncram_bhh1" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_bhh1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_dc_data_module" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf
    Info (12023): Found entity 1: altsyncram_kpc1
Info (12128): Elaborating entity "altsyncram_kpc1" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_dc_victim_module" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_mult_cell" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "16"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_ocimem" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "DE0_NANO_QSYS_nios2_qsys_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pk91.tdf
    Info (12023): Found entity 1: altsyncram_pk91
Info (12128): Elaborating entity "altsyncram_pk91" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pk91:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_break" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace|DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_NANO_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_oci_test_bench" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_QSYS_nios2_qsys_oci_test_bench:the_DE0_NANO_QSYS_nios2_qsys_oci_test_bench"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_im" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_im"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy"
Info (12128): Elaborating entity "DE0_NANO_QSYS_sysid_qsys" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sysid_qsys:sysid_qsys"
Info (12128): Elaborating entity "DE0_NANO_QSYS_jtag_uart" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "DE0_NANO_QSYS_jtag_uart_scfifo_w" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "DE0_NANO_QSYS_jtag_uart_scfifo_r" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "DE0_NANO_QSYS_key" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_key:key"
Info (12128): Elaborating entity "DE0_NANO_QSYS_sdram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram"
Info (12128): Elaborating entity "DE0_NANO_QSYS_sdram_input_efifo_module" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module"
Info (12128): Elaborating entity "DE0_NANO_QSYS_altpll" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll"
Info (12128): Elaborating entity "DE0_NANO_QSYS_altpll_stdsync_sv6" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "DE0_NANO_QSYS_altpll_dffpipe_l2c" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "DE0_NANO_QSYS_altpll_altpll_8ra2" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1"
Info (12128): Elaborating entity "DE0_NANO_QSYS_scl" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_scl:scl"
Info (12128): Elaborating entity "DE0_NANO_QSYS_sda" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_sda:sda"
Info (12128): Elaborating entity "DE0_NANO_QSYS_uart_no2" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2"
Info (12128): Elaborating entity "DE0_NANO_QSYS_uart_no2_tx" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_tx:the_DE0_NANO_QSYS_uart_no2_tx"
Info (12128): Elaborating entity "DE0_NANO_QSYS_uart_no2_rx" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx"
Info (12128): Elaborating entity "DE0_NANO_QSYS_uart_no2_rx_stimulus_source" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_rx:the_DE0_NANO_QSYS_uart_no2_rx|DE0_NANO_QSYS_uart_no2_rx_stimulus_source:the_DE0_NANO_QSYS_uart_no2_rx_stimulus_source"
Info (12128): Elaborating entity "DE0_NANO_QSYS_uart_no2_regs" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_no2:uart_no2|DE0_NANO_QSYS_uart_no2_regs:the_DE0_NANO_QSYS_uart_no2_regs"
Info (12128): Elaborating entity "DE0_NANO_QSYS_uart_hmi" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi"
Info (12128): Elaborating entity "DE0_NANO_QSYS_uart_hmi_tx" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_tx:the_DE0_NANO_QSYS_uart_hmi_tx"
Info (12128): Elaborating entity "DE0_NANO_QSYS_uart_hmi_rx" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx"
Info (12128): Elaborating entity "DE0_NANO_QSYS_uart_hmi_rx_stimulus_source" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_rx:the_DE0_NANO_QSYS_uart_hmi_rx|DE0_NANO_QSYS_uart_hmi_rx_stimulus_source:the_DE0_NANO_QSYS_uart_hmi_rx_stimulus_source"
Info (12128): Elaborating entity "DE0_NANO_QSYS_uart_hmi_regs" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_uart_hmi:uart_hmi|DE0_NANO_QSYS_uart_hmi_regs:the_DE0_NANO_QSYS_uart_hmi_regs"
Info (12128): Elaborating entity "DE0_NANO_QSYS_epcs_flash" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash"
Info (12128): Elaborating entity "DE0_NANO_QSYS_epcs_flash_sub" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|DE0_NANO_QSYS_epcs_flash_sub:the_DE0_NANO_QSYS_epcs_flash_sub"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE0_NANO_QSYS_epcs_flash_boot_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lh51.tdf
    Info (12023): Found entity 1: altsyncram_lh51
Info (12128): Elaborating entity "altsyncram_lh51" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom|altsyncram_lh51:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_no2_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_addr_router" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_addr_router_default_decode" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router:addr_router|DE0_NANO_QSYS_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_addr_router_001" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001:addr_router_001|DE0_NANO_QSYS_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_id_router" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_id_router_default_decode" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router:id_router|DE0_NANO_QSYS_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_id_router_001" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_001:id_router_001"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_id_router_001_default_decode" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_001:id_router_001|DE0_NANO_QSYS_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_id_router_002" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_002:id_router_002"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_id_router_002_default_decode" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_002:id_router_002|DE0_NANO_QSYS_mm_interconnect_0_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_id_router_003" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_003"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_003:id_router_003|DE0_NANO_QSYS_mm_interconnect_0_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_id_router_006" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_006"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_id_router_006:id_router_006|DE0_NANO_QSYS_mm_interconnect_0_id_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_003" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_cmd_xbar_mux_006:cmd_xbar_mux_006"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_002" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_demux_006:rsp_xbar_demux_006"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|DE0_NANO_QSYS_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "DE0_NANO_QSYS_irq_mapper" for hierarchy "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "DE0_NANO_QSYS:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE0_NANO_QSYS:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12020): Port "jdo" on the entity instantiation of "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Add17"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|lpm_add_sub:Add17"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|lpm_add_sub:Add17" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:inst|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "altpll_phasedone_conduit_export" is stuck at GND
    Warning (13410): Pin "dram_cke" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 407 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8088 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 7736 logic cells
    Info (21064): Implemented 281 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Fri Jul 30 14:35:45 2021
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.map.smsg.


