

================================================================
== Vitis HLS Report for 'harris'
================================================================
* Date:           Sun Nov 13 19:18:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.371 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     2240|     2240|  13.440 us|  13.440 us|  2205|  2205|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+----------+
        |                 |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |     Instance    |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+----------+
        |read_input_U0    |read_input    |     2051|     2051|  12.306 us|  12.306 us|  2051|  2051|        no|
        |sobel_U0         |sobel         |     2060|     2060|  12.360 us|  12.360 us|  2060|  2060|        no|
        |filter_U0        |filter        |     2188|     2188|  13.128 us|  13.128 us|  2189|  2189|  dataflow|
        |entry_proc_U0    |entry_proc    |        0|        0|       0 ns|       0 ns|     0|     0|        no|
        |response_U0      |response      |     2164|     2164|  12.984 us|  12.984 us|  2164|  2164|        no|
        |findCorner_U0    |findCorner    |     2204|     2204|  13.224 us|  13.224 us|  2204|  2204|        no|
        |write_result_U0  |write_result  |     2051|     2051|  12.306 us|  12.306 us|  2051|  2051|        no|
        +-----------------+--------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |      135|    -|    1521|    787|    -|
|Instance         |      110|  160|   54059|  17488|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      245|  160|   55582|  18305|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       87|   72|      52|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+-------+------+-----+
    |     Instance    |    Module    | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------+--------------+---------+----+-------+------+-----+
    |entry_proc_U0    |entry_proc    |        0|   0|      3|    29|    0|
    |filter_U0        |filter        |       66|   0|  25710|  9431|    0|
    |findCorner_U0    |findCorner    |       22|   0|   4462|  1967|    0|
    |read_input_U0    |read_input    |        0|   0|    277|    80|    0|
    |response_U0      |response      |        0|  88|  11349|  2621|    0|
    |sobel_U0         |sobel         |       22|  72|  11960|  3289|    0|
    |write_result_U0  |write_result  |        0|   0|    298|    71|    0|
    +-----------------+--------------+---------+----+-------+------+-----+
    |Total            |              |      110| 160|  54059| 17488|    0|
    +-----------------+--------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+-----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |GxxStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |GxyStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |GyyStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |RStream_U    |       15|  158|   0|    -|    16|  256|     4096|
    |SxxStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |SxyStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |SyyStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    |alpha_c_U    |        0|   99|   0|    -|     5|   64|      320|
    |inStream_U   |       15|  158|   0|    -|    16|  256|     4096|
    |outStream_U  |       15|  158|   0|    -|    16|  256|     4096|
    +-------------+---------+-----+----+-----+------+-----+---------+
    |Total        |      135| 1521|   0|    0|   149| 2368|    37184|
    +-------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+---------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+---------------+--------------+--------------+
|imgSrc_address0  |  out|   11|      ap_memory|        imgSrc|         array|
|imgSrc_ce0       |  out|    1|      ap_memory|        imgSrc|         array|
|imgSrc_d0        |  out|  256|      ap_memory|        imgSrc|         array|
|imgSrc_q0        |   in|  256|      ap_memory|        imgSrc|         array|
|imgSrc_we0       |  out|    1|      ap_memory|        imgSrc|         array|
|imgSrc_address1  |  out|   11|      ap_memory|        imgSrc|         array|
|imgSrc_ce1       |  out|    1|      ap_memory|        imgSrc|         array|
|imgSrc_d1        |  out|  256|      ap_memory|        imgSrc|         array|
|imgSrc_q1        |   in|  256|      ap_memory|        imgSrc|         array|
|imgSrc_we1       |  out|    1|      ap_memory|        imgSrc|         array|
|imgDst_address0  |  out|   11|      ap_memory|        imgDst|         array|
|imgDst_ce0       |  out|    1|      ap_memory|        imgDst|         array|
|imgDst_d0        |  out|  256|      ap_memory|        imgDst|         array|
|imgDst_q0        |   in|  256|      ap_memory|        imgDst|         array|
|imgDst_we0       |  out|    1|      ap_memory|        imgDst|         array|
|imgDst_address1  |  out|   11|      ap_memory|        imgDst|         array|
|imgDst_ce1       |  out|    1|      ap_memory|        imgDst|         array|
|imgDst_d1        |  out|  256|      ap_memory|        imgDst|         array|
|imgDst_q1        |   in|  256|      ap_memory|        imgDst|         array|
|imgDst_we1       |  out|    1|      ap_memory|        imgDst|         array|
|alpha            |   in|   64|        ap_none|         alpha|        scalar|
|ap_clk           |   in|    1|  ap_ctrl_chain|        harris|  return value|
|ap_rst           |   in|    1|  ap_ctrl_chain|        harris|  return value|
|ap_start         |   in|    1|  ap_ctrl_chain|        harris|  return value|
|ap_done          |  out|    1|  ap_ctrl_chain|        harris|  return value|
|ap_ready         |  out|    1|  ap_ctrl_chain|        harris|  return value|
|ap_idle          |  out|    1|  ap_ctrl_chain|        harris|  return value|
|ap_continue      |   in|    1|  ap_ctrl_chain|        harris|  return value|
+-----------------+-----+-----+---------------+--------------+--------------+

