# do mips-multi-cycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/ameenafz248/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/sign_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/sign_extend.v 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/datapath.v 
# -- Compiling module datapath
# -- Compiling module set_pc
# 
# Top level modules:
# 	datapath
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/mips.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/mips.v 
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/sl2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/sl2.v 
# -- Compiling module sl2
# 
# Top level modules:
# 	sl2
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/ameenafz248/dev/mips-multi-cycle {/home/ameenafz248/dev/mips-multi-cycle/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:10:31 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+/home/ameenafz248/dev/mips-multi-cycle" /home/ameenafz248/dev/mips-multi-cycle/tb.v 
# -- Compiling module testbenchv1
# 
# Top level modules:
# 	testbenchv1
# End time: 08:10:31 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbenchv1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbenchv1 
# Start time: 08:10:31 on Mar 01,2024
# Loading sv_std.std
# Loading work.testbenchv1
# Loading work.top
# Loading work.mips
# Loading work.controller
# Loading work.main_decoder
# Loading work.alu_decoder
# Loading work.datapath
# Loading work.mux2
# Loading work.regfile
# Loading work.sign_extend
# Loading work.sl2
# Loading work.adder
# Loading work.set_pc
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'rf'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchv1/dut/m/d/rf File: /home/ameenafz248/dev/mips-multi-cycle/datapath.v Line: 16
# ** Warning: (vsim-3722) /home/ameenafz248/dev/mips-multi-cycle/datapath.v(16): [TFMPC] - Missing connection for port 'we3'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Failed hehe xxxxxxxxxxxxxxxx and 0000000000000014
# ** Note: $finish    : /home/ameenafz248/dev/mips-multi-cycle/tb.v(30)
#    Time: 55 ps  Iteration: 1  Instance: /testbenchv1
# 1
# Break in Module testbenchv1 at /home/ameenafz248/dev/mips-multi-cycle/tb.v line 30
# End time: 08:11:31 on Mar 01,2024, Elapsed time: 0:01:00
# Errors: 0, Warnings: 2
