// Seed: 4164432276
module module_0 #(
    parameter id_1 = 32'd2,
    parameter id_2 = 32'd22,
    parameter id_3 = 32'd58
) (
    input _id_1,
    input logic _id_2,
    input _id_3
);
  assign id_2[1 : id_3[1'b0]] = 1 - 1;
  assign id_2[(id_1)] = id_2;
  type_7(
      1, id_2 && id_4 && id_2, id_1
  );
  assign id_2 = id_1 + id_1 ? id_2[1] !== id_4[id_2] : id_4 * id_4;
  initial begin
    if (~{1{id_1}}) begin
      id_4[id_1] <= 1'b0 == id_3;
    end else id_2 <= 1;
  end
  type_8(
      id_2, (id_2) - id_1, 1
  );
  assign id_1 = 1;
  logic id_5;
  initial begin
    id_5 = 1'h0;
    case (1)
      1: id_1 <= 1;
    endcase
  end
endmodule
