<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p906" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_906{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_906{left:80px;bottom:51px;letter-spacing:0.12px;}
#t3_906{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_906{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_906{left:80px;bottom:874px;letter-spacing:0.17px;}
#t6_906{left:145px;bottom:874px;letter-spacing:0.16px;word-spacing:0.01px;}
#t7_906{left:145px;bottom:847px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t8_906{left:370px;bottom:848px;letter-spacing:-0.22px;}
#t9_906{left:391px;bottom:847px;letter-spacing:-0.09px;}
#ta_906{left:414px;bottom:848px;letter-spacing:-0.27px;}
#tb_906{left:435px;bottom:847px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_906{left:145px;bottom:830px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_906{left:145px;bottom:724px;letter-spacing:-0.58px;word-spacing:0.48px;}
#te_906{left:232px;bottom:724px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tf_906{left:486px;bottom:725px;letter-spacing:-0.22px;}
#tg_906{left:508px;bottom:724px;letter-spacing:-0.08px;}
#th_906{left:523px;bottom:725px;letter-spacing:-0.22px;}
#ti_906{left:544px;bottom:724px;letter-spacing:-0.1px;word-spacing:0.03px;}
#tj_906{left:694px;bottom:724px;letter-spacing:-0.18px;}
#tk_906{left:232px;bottom:707px;letter-spacing:-0.15px;word-spacing:0.03px;}
#tl_906{left:510px;bottom:707px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tm_906{left:232px;bottom:690px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#tn_906{left:232px;bottom:673px;letter-spacing:-0.17px;word-spacing:0.07px;}
#to_906{left:145px;bottom:644px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tp_906{left:232px;bottom:644px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#tq_906{left:232px;bottom:627px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tr_906{left:232px;bottom:604px;}
#ts_906{left:268px;bottom:604px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#tt_906{left:268px;bottom:588px;letter-spacing:-0.1px;}
#tu_906{left:232px;bottom:565px;}
#tv_906{left:268px;bottom:565px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_906{left:232px;bottom:542px;letter-spacing:-0.1px;word-spacing:0.03px;}
#tx_906{left:560px;bottom:543px;letter-spacing:-0.04px;}
#ty_906{left:623px;bottom:542px;}
#tz_906{left:232px;bottom:519px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t10_906{left:232px;bottom:502px;letter-spacing:-0.12px;word-spacing:-0.62px;}
#t11_906{left:232px;bottom:485px;letter-spacing:-0.13px;word-spacing:-0.72px;}
#t12_906{left:232px;bottom:468px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_906{left:609px;bottom:470px;letter-spacing:-0.01px;}
#t14_906{left:699px;bottom:468px;}
#t15_906{left:145px;bottom:439px;letter-spacing:-0.09px;word-spacing:0.05px;}
#t16_906{left:232px;bottom:439px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t17_906{left:145px;bottom:410px;letter-spacing:-0.04px;}
#t18_906{left:232px;bottom:410px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_906{left:232px;bottom:394px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t1a_906{left:302px;bottom:394px;letter-spacing:-0.18px;}
#t1b_906{left:333px;bottom:394px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t1c_906{left:612px;bottom:394px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1d_906{left:145px;bottom:365px;letter-spacing:-0.12px;}
#t1e_906{left:232px;bottom:365px;letter-spacing:-0.11px;}
#t1f_906{left:232px;bottom:348px;letter-spacing:-0.1px;}
#t1g_906{left:232px;bottom:331px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_906{left:232px;bottom:314px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t1i_906{left:311px;bottom:314px;letter-spacing:-0.14px;}
#t1j_906{left:595px;bottom:314px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1k_906{left:145px;bottom:285px;letter-spacing:-0.08px;}
#t1l_906{left:232px;bottom:285px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1m_906{left:232px;bottom:268px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1n_906{left:543px;bottom:268px;letter-spacing:-0.18px;}
#t1o_906{left:575px;bottom:268px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t1p_906{left:232px;bottom:251px;letter-spacing:-0.18px;word-spacing:0.12px;}
#t1q_906{left:361px;bottom:251px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1r_906{left:232px;bottom:229px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1s_906{left:232px;bottom:212px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_906{left:232px;bottom:195px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1u_906{left:145px;bottom:167px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1v_906{left:145px;bottom:151px;letter-spacing:-0.19px;word-spacing:0.07px;}
#t1w_906{left:148px;bottom:803px;letter-spacing:0.12px;word-spacing:2.97px;}
#t1x_906{left:258px;bottom:803px;letter-spacing:0.1px;word-spacing:2.99px;}
#t1y_906{left:422px;bottom:803px;letter-spacing:0.1px;word-spacing:2.96px;}
#t1z_906{left:495px;bottom:803px;letter-spacing:0.14px;word-spacing:2.86px;}
#t20_906{left:571px;bottom:803px;}
#t21_906{left:590px;bottom:803px;}
#t22_906{left:608px;bottom:803px;}
#t23_906{left:626px;bottom:803px;}
#t24_906{left:645px;bottom:803px;}
#t25_906{left:663px;bottom:803px;}
#t26_906{left:718px;bottom:803px;}
#t27_906{left:168px;bottom:774px;letter-spacing:-0.15px;}
#t28_906{left:224px;bottom:774px;}
#t29_906{left:242px;bottom:774px;}
#t2a_906{left:261px;bottom:774px;}
#t2b_906{left:279px;bottom:774px;}
#t2c_906{left:296px;bottom:774px;letter-spacing:7.28px;}
#t2d_906{left:393px;bottom:774px;letter-spacing:-0.15px;}
#t2e_906{left:467px;bottom:774px;letter-spacing:-0.17px;}
#t2f_906{left:525px;bottom:774px;letter-spacing:-0.12px;}
#t2g_906{left:641px;bottom:774px;letter-spacing:-0.16px;}

.s1_906{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_906{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_906{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_906{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_906{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_906{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s7_906{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s8_906{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s9_906{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_906{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts906" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg906Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg906" style="-webkit-user-select: none;"><object width="825" height="990" data="906/906.svg" type="image/svg+xml" id="pdf906" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_906" class="t s1_906">VFP Instruction Set Overview </span>
<span id="t2_906" class="t s2_906">C3-14 </span><span id="t3_906" class="t s1_906">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_906" class="t s2_906">ARM DDI 0100I </span>
<span id="t5_906" class="t s3_906">C3.2 </span><span id="t6_906" class="t s3_906">Load and Store instructions </span>
<span id="t7_906" class="t s4_906">All VFP Load and Store instructions are </span><span id="t8_906" class="t v0_906 s5_906">LDC </span><span id="t9_906" class="t s4_906">and </span><span id="ta_906" class="t v0_906 s5_906">STC </span><span id="tb_906" class="t s4_906">instructions respectively for coprocessors 10 and 11, </span>
<span id="tc_906" class="t s4_906">with the following format: </span>
<span id="td_906" class="t s6_906">P, U, W </span><span id="te_906" class="t s4_906">These bits specify an addressing mode for the </span><span id="tf_906" class="t v0_906 s5_906">LDC </span><span id="tg_906" class="t s4_906">or </span><span id="th_906" class="t v0_906 s5_906">STC </span><span id="ti_906" class="t s4_906">instruction, as described in </span><span id="tj_906" class="t s7_906">ARM </span>
<span id="tk_906" class="t s7_906">Addressing Mode 5 - Load and Store Coprocessor </span><span id="tl_906" class="t s4_906">on page A5-49. In addition, a VFP </span>
<span id="tm_906" class="t s4_906">implementation uses them to determine which load/store operation is required, as shown in </span>
<span id="tn_906" class="t s4_906">Table C3-1 on page C3-15. </span>
<span id="to_906" class="t s6_906">Fd and D </span><span id="tp_906" class="t s4_906">These bits specify the destination floating-point register of a load instruction, or the source </span>
<span id="tq_906" class="t s4_906">floating-point register of a store instruction. </span>
<span id="tr_906" class="t s4_906">• </span><span id="ts_906" class="t s4_906">For a single-precision instruction, Fd holds the top 4 bits of the register number and </span>
<span id="tt_906" class="t s4_906">D holds the bottom bit. </span>
<span id="tu_906" class="t s4_906">• </span><span id="tv_906" class="t s4_906">For a double-precision instruction, Fd holds the register number and D must be 0. </span>
<span id="tw_906" class="t s4_906">If D is 1 in a double-precision instruction, the instruction is </span><span id="tx_906" class="t s8_906">UNDEFINED</span><span id="ty_906" class="t s4_906">. </span>
<span id="tz_906" class="t s4_906">For Load Multiple and Store Multiple instructions, the register specified by these fields is </span>
<span id="t10_906" class="t s4_906">the lowest-numbered register to be transferred. Subsequent registers are transferred in order </span>
<span id="t11_906" class="t s4_906">of register number, up to the number of registers determined by the offset field. If this would </span>
<span id="t12_906" class="t s4_906">result in a register after S31 or D15 being transferred, the results are </span><span id="t13_906" class="t s8_906">UNPREDICTABLE</span><span id="t14_906" class="t s4_906">. </span>
<span id="t15_906" class="t s6_906">L bit </span><span id="t16_906" class="t s4_906">This bit determines whether the instruction is a load (L == 1) or a store (L == 0). </span>
<span id="t17_906" class="t s6_906">Rn </span><span id="t18_906" class="t s4_906">This specifies the ARM register used as the base register for the address calculation, as </span>
<span id="t19_906" class="t s4_906">described in </span><span id="t1a_906" class="t s7_906">ARM </span><span id="t1b_906" class="t s7_906">Addressing Mode 5 - Load and Store Coprocessor </span><span id="t1c_906" class="t s4_906">on page A5-49. </span>
<span id="t1d_906" class="t s6_906">cp_num </span><span id="t1e_906" class="t s4_906">If cp_num is 0b1010 (coprocessor number 10), the instruction is a single-precision </span>
<span id="t1f_906" class="t s4_906">instruction. If cp_num is 0b1011 (coprocessor number 11), the instruction is either a </span>
<span id="t1g_906" class="t s4_906">double-precision instruction or one of the instructions used to handle values of unknown </span>
<span id="t1h_906" class="t s4_906">precision (see </span><span id="t1i_906" class="t s7_906">Storing and reloading values of unknown precision </span><span id="t1j_906" class="t s4_906">on page C2-18). </span>
<span id="t1k_906" class="t s6_906">offset </span><span id="t1l_906" class="t s4_906">These bits specify the word offset which is applied to the base register value to obtain the </span>
<span id="t1m_906" class="t s4_906">starting memory address for the transfer, as described in </span><span id="t1n_906" class="t s7_906">ARM </span><span id="t1o_906" class="t s7_906">Addressing Mode 5 - Load </span>
<span id="t1p_906" class="t s7_906">and Store Coprocessor </span><span id="t1q_906" class="t s4_906">on page A5-49. </span>
<span id="t1r_906" class="t s4_906">The least significant bit of this offset also helps to determine which load/store operation is </span>
<span id="t1s_906" class="t s4_906">required, as shown in Table C3-1 on page C3-15. In addition, for Load Multiple and Store </span>
<span id="t1t_906" class="t s4_906">Multiple instructions, the offset determines how many registers are to be transferred. </span>
<span id="t1u_906" class="t s4_906">Table C3-1 on page C3-15 shows how the name and other details of the instruction are determined from the </span>
<span id="t1v_906" class="t s4_906">P, U, W, and L bits and the cp_num and offset fields: </span>
<span id="t1w_906" class="t s9_906">31 30 29 28 27 </span><span id="t1x_906" class="t s9_906">25 24 23 22 21 20 19 </span><span id="t1y_906" class="t s9_906">16 15 </span><span id="t1z_906" class="t s9_906">12 11 </span><span id="t20_906" class="t s9_906">8 </span><span id="t21_906" class="t s9_906">7 </span><span id="t22_906" class="t s9_906">6 </span><span id="t23_906" class="t s9_906">5 </span><span id="t24_906" class="t s9_906">4 </span><span id="t25_906" class="t s9_906">3 </span><span id="t26_906" class="t s9_906">0 </span>
<span id="t27_906" class="t s4_906">cond </span><span id="t28_906" class="t s4_906">1 </span><span id="t29_906" class="t s4_906">1 </span><span id="t2a_906" class="t s4_906">0 </span><span id="t2b_906" class="t s4_906">P </span><span id="t2c_906" class="t s4_906">UDWL </span><span id="t2d_906" class="t s4_906">Rn </span><span id="t2e_906" class="t s4_906">Fd </span><span id="t2f_906" class="t s4_906">cp_num </span><span id="t2g_906" class="t s4_906">offset </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
