# VerilogStudy

## ğŸ“‚ í”„ë¡œì íŠ¸ ëª©ë¡ (VerilogStudy/)
- [7458chip](7458chip/) - 7458chip ë…¼ë¦¬ íšŒë¡œ êµ¬í˜„
- [module_shift](module_shift/) - module_shift ë…¼ë¦¬ íšŒë¡œ êµ¬í˜„
- [reg-file-sv](reg-file-sv/) - ì£¼ì†Œ ë””ì½”ë“œ ê¸°ë°˜ 32-bit Register Fileê³¼ self-checking Testbench êµ¬í˜„
- [rv_fifo_1deep_sv](rv_fifo_1deep_sv) - Ready / Valid Handshake ê¸°ë°˜ 1-Depth FIFO
- [4bitup](4bitup) - 4ë¹„íŠ¸ ë§ˆì´í¬ë¡œí”„ë¡œì„¸ì„œ
