#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_024071a8 .scope module, "alu_tb" "alu_tb" 2 7;
 .timescale 0 0;
v0075b448_0 .net "C", 0 0, v0075a7e8_0;  1 drivers
v0075b4a0_0 .net "N", 0 0, v0075a840_0;  1 drivers
v0075b4f8_0 .net "V", 0 0, v0075a898_0;  1 drivers
v0075b550_0 .net "Z", 0 0, v0075a8f0_0;  1 drivers
v02450c10_0 .net "alu0_fwd", 0 0, v0075b0d8_0;  1 drivers
v02450c68_0 .net "alu1_fwd", 0 0, v0075b130_0;  1 drivers
v02450cc0_0 .net "alu1_src", 0 0, v0075b188_0;  1 drivers
v02450d18_0 .net "control", 5 0, v0075b1e0_0;  1 drivers
v02450d70_0 .net "forward0", 31 0, v0075b238_0;  1 drivers
v02450dc8_0 .net "forward1", 31 0, v0075b290_0;  1 drivers
v02450e20_0 .net "fr_read0", 31 0, v0075b2e8_0;  1 drivers
v02450e78_0 .net "fr_read1", 31 0, v0075b340_0;  1 drivers
v02450ed0_0 .net "immediate", 31 0, v0075b398_0;  1 drivers
v02450f28_0 .net "result", 31 0, v0075ae18_0;  1 drivers
S_024184c8 .scope module, "dut" "alu" 2 17, 3 9 0, S_024071a8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "fr_read0"
    .port_info 1 /INPUT 32 "fr_read1"
    .port_info 2 /INPUT 32 "immediate"
    .port_info 3 /INPUT 32 "forward0"
    .port_info 4 /INPUT 32 "forward1"
    .port_info 5 /INPUT 6 "control"
    .port_info 6 /INPUT 1 "alu1_src"
    .port_info 7 /INPUT 1 "alu0_fwd"
    .port_info 8 /INPUT 1 "alu1_fwd"
    .port_info 9 /OUTPUT 32 "result"
    .port_info 10 /OUTPUT 1 "Z"
    .port_info 11 /OUTPUT 1 "V"
    .port_info 12 /OUTPUT 1 "C"
    .port_info 13 /OUTPUT 1 "N"
P_0240a9f8 .param/l "ADD" 0 3 54, C4<100000>;
P_0240aa18 .param/l "AND" 0 3 56, C4<100100>;
P_0240aa38 .param/l "NOP" 0 3 53, C4<000000>;
P_0240aa58 .param/l "OR" 0 3 57, C4<100101>;
P_0240aa78 .param/l "SLL" 0 3 60, C4<000100>;
P_0240aa98 .param/l "SLT" 0 3 59, C4<101010>;
P_0240aab8 .param/l "SUB" 0 3 55, C4<100010>;
P_0240aad8 .param/l "XOR" 0 3 58, C4<100110>;
v0075a7e8_0 .var "C", 0 0;
v0075a840_0 .var "N", 0 0;
v0075a898_0 .var "V", 0 0;
v0075a8f0_0 .var "Z", 0 0;
v0075a948_0 .net *"_s2", 31 0, L_02450fd8;  1 drivers
v0075a9a0_0 .net "alu0_fwd", 0 0, v0075b0d8_0;  alias, 1 drivers
v0075a9f8_0 .net "alu1_fwd", 0 0, v0075b130_0;  alias, 1 drivers
v0075aa50_0 .net "alu1_src", 0 0, v0075b188_0;  alias, 1 drivers
v0075aaa8_0 .net "control", 5 0, v0075b1e0_0;  alias, 1 drivers
v0075ab00_0 .net "forward0", 31 0, v0075b238_0;  alias, 1 drivers
v0075ab58_0 .net "forward1", 31 0, v0075b290_0;  alias, 1 drivers
v0075abb0_0 .net "fr_read0", 31 0, v0075b2e8_0;  alias, 1 drivers
v0075ac08_0 .net "fr_read1", 31 0, v0075b340_0;  alias, 1 drivers
v0075ac60_0 .net "immediate", 31 0, v0075b398_0;  alias, 1 drivers
v0075acb8_0 .var "op0_msb", 0 0;
v0075ad10_0 .var "op1_msb", 0 0;
v0075ad68_0 .net "operand0", 31 0, L_02450f80;  1 drivers
v0075adc0_0 .net "operand1", 31 0, L_02451030;  1 drivers
v0075ae18_0 .var "result", 31 0;
v0075ae70_0 .var "result_manip", 31 0;
v0075aec8_0 .var "result_msb", 0 0;
v0075af20_0 .var "twos_comp_op1", 31 0;
E_02403a90/0 .event edge, v0075aaa8_0, v0075ad68_0, v0075adc0_0, v0075ae18_0;
E_02403a90/1 .event edge, v0075acb8_0, v0075ad10_0, v0075aec8_0, v0075af20_0;
E_02403a90/2 .event edge, v0075ae70_0;
E_02403a90 .event/or E_02403a90/0, E_02403a90/1, E_02403a90/2;
L_02450f80 .functor MUXZ 32, v0075b2e8_0, v0075b238_0, v0075b0d8_0, C4<>;
L_02450fd8 .functor MUXZ 32, v0075b340_0, v0075b290_0, v0075b130_0, C4<>;
L_02451030 .functor MUXZ 32, L_02450fd8, v0075b398_0, v0075b188_0, C4<>;
S_024152d0 .scope module, "tester" "aluTester" 2 34, 2 64 0, S_024071a8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "fr_read0"
    .port_info 1 /OUTPUT 32 "fr_read1"
    .port_info 2 /OUTPUT 32 "immediate"
    .port_info 3 /OUTPUT 32 "forward0"
    .port_info 4 /OUTPUT 32 "forward1"
    .port_info 5 /OUTPUT 6 "control"
    .port_info 6 /OUTPUT 1 "alu1_src"
    .port_info 7 /OUTPUT 1 "alu0_fwd"
    .port_info 8 /OUTPUT 1 "alu1_fwd"
    .port_info 9 /INPUT 32 "result"
    .port_info 10 /INPUT 1 "Z"
    .port_info 11 /INPUT 1 "V"
    .port_info 12 /INPUT 1 "C"
    .port_info 13 /INPUT 1 "N"
P_02416698 .param/l "ADD" 0 2 93, C4<100000>;
P_024166b8 .param/l "AND" 0 2 95, C4<100100>;
P_024166d8 .param/l "NOP" 0 2 92, C4<000000>;
P_024166f8 .param/l "OR" 0 2 96, C4<100101>;
P_02416718 .param/l "SLL" 0 2 99, C4<000100>;
P_02416738 .param/l "SLT" 0 2 98, C4<101010>;
P_02416758 .param/l "SUB" 0 2 94, C4<100010>;
P_02416778 .param/l "XOR" 0 2 97, C4<100110>;
P_02416798 .param/l "delay" 0 2 89, +C4<00000000000000000000000000001010>;
v0075af78_0 .net "C", 0 0, v0075a7e8_0;  alias, 1 drivers
v0075afd0_0 .net "N", 0 0, v0075a840_0;  alias, 1 drivers
v0075b028_0 .net "V", 0 0, v0075a898_0;  alias, 1 drivers
v0075b080_0 .net "Z", 0 0, v0075a8f0_0;  alias, 1 drivers
v0075b0d8_0 .var "alu0_fwd", 0 0;
v0075b130_0 .var "alu1_fwd", 0 0;
v0075b188_0 .var "alu1_src", 0 0;
v0075b1e0_0 .var "control", 5 0;
v0075b238_0 .var "forward0", 31 0;
v0075b290_0 .var "forward1", 31 0;
v0075b2e8_0 .var "fr_read0", 31 0;
v0075b340_0 .var "fr_read1", 31 0;
v0075b398_0 .var "immediate", 31 0;
v0075b3f0_0 .net "result", 31 0, v0075ae18_0;  alias, 1 drivers
    .scope S_024184c8;
T_0 ;
    %wait E_02403a90;
    %load/vec4 v0075aaa8_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a898_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a7e8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0075ae18_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0075ad68_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0075acb8_0, 0, 1;
    %load/vec4 v0075adc0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0075ad10_0, 0, 1;
    %load/vec4 v0075ad68_0;
    %load/vec4 v0075adc0_0;
    %add;
    %store/vec4 v0075ae18_0, 0, 32;
    %load/vec4 v0075ae18_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0075aec8_0, 0, 1;
    %load/vec4 v0075ae18_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a8f0_0, 0, 1;
    %load/vec4 v0075acb8_0;
    %load/vec4 v0075ad10_0;
    %xor;
    %inv;
    %load/vec4 v0075acb8_0;
    %load/vec4 v0075aec8_0;
    %xor;
    %and;
    %store/vec4 v0075a898_0, 0, 1;
    %load/vec4 v0075acb8_0;
    %load/vec4 v0075ad10_0;
    %and;
    %load/vec4 v0075acb8_0;
    %load/vec4 v0075aec8_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0075ad10_0;
    %load/vec4 v0075aec8_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0075a7e8_0, 0, 1;
    %load/vec4 v0075aec8_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a840_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0075adc0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0075af20_0, 0, 32;
    %load/vec4 v0075ad68_0;
    %load/vec4 v0075af20_0;
    %add;
    %store/vec4 v0075ae70_0, 0, 32;
    %load/vec4 v0075ad68_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0075acb8_0, 0, 1;
    %load/vec4 v0075af20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0075ad10_0, 0, 1;
    %load/vec4 v0075ae70_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0075aec8_0, 0, 1;
    %load/vec4 v0075ad68_0;
    %load/vec4 v0075adc0_0;
    %sub;
    %store/vec4 v0075ae18_0, 0, 32;
    %load/vec4 v0075ae18_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a8f0_0, 0, 1;
    %load/vec4 v0075acb8_0;
    %load/vec4 v0075ad10_0;
    %and;
    %load/vec4 v0075aec8_0;
    %inv;
    %and;
    %load/vec4 v0075acb8_0;
    %inv;
    %load/vec4 v0075ad10_0;
    %inv;
    %and;
    %load/vec4 v0075aec8_0;
    %and;
    %or;
    %store/vec4 v0075a898_0, 0, 1;
    %load/vec4 v0075acb8_0;
    %load/vec4 v0075ad10_0;
    %and;
    %load/vec4 v0075acb8_0;
    %load/vec4 v0075aec8_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0075ad10_0;
    %load/vec4 v0075aec8_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0075ad68_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0075adc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0075ae18_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %store/vec4 v0075a7e8_0, 0, 1;
    %load/vec4 v0075aec8_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a840_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0075ad68_0;
    %load/vec4 v0075adc0_0;
    %and;
    %store/vec4 v0075ae18_0, 0, 32;
    %load/vec4 v0075ae18_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a898_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a7e8_0, 0, 1;
    %load/vec4 v0075ae18_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a840_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0075ad68_0;
    %load/vec4 v0075adc0_0;
    %or;
    %store/vec4 v0075ae18_0, 0, 32;
    %load/vec4 v0075ae18_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a898_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a7e8_0, 0, 1;
    %load/vec4 v0075ae18_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a840_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0075ad68_0;
    %load/vec4 v0075adc0_0;
    %xor;
    %store/vec4 v0075ae18_0, 0, 32;
    %load/vec4 v0075ae18_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a898_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a7e8_0, 0, 1;
    %load/vec4 v0075ae18_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a840_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0075ad68_0;
    %load/vec4 v0075adc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0075ae18_0, 0, 32;
    %load/vec4 v0075ae18_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a898_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a7e8_0, 0, 1;
    %load/vec4 v0075ae18_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a840_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0075ad68_0;
    %ix/getv 4, v0075adc0_0;
    %shiftl 4;
    %store/vec4 v0075ae18_0, 0, 32;
    %load/vec4 v0075ae18_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a898_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075a7e8_0, 0, 1;
    %load/vec4 v0075ae18_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0075a840_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_024152d0;
T_1 ;
    %vpi_call 2 103 "$display", "\011fr0\011\011fr1\011   imm\011      FD0\011 FD1\011control  sor F0 F1\011 res\011 Z V C N\011 time" {0 0 0};
    %vpi_call 2 104 "$monitor", " %d\011 %d %d %d %d\011 %b  %b   %b  %b %d\011 %b %b %b %b\011 %g", v0075b2e8_0, v0075b340_0, v0075b398_0, v0075b238_0, v0075b290_0, v0075b1e0_0, v0075b188_0, v0075b0d8_0, v0075b130_0, v0075b3f0_0, v0075b080_0, v0075b028_0, v0075af78_0, v0075afd0_0, $time {0 0 0};
    %end;
    .thread T_1;
    .scope S_024152d0;
T_2 ;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0075b188_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0075b0d8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0075b130_0, 0;
    %pushi/vec4 34, 0, 6;
    %assign/vec4 v0075b1e0_0, 0;
    %pushi/vec4 20, 0, 32;
    %assign/vec4 v0075b398_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0075b188_0, 0;
    %pushi/vec4 500, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 500, 0, 32;
    %assign/vec4 v0075b398_0, 0;
    %pushi/vec4 500000000, 0, 32;
    %assign/vec4 v0075b238_0, 0;
    %pushi/vec4 300000000, 0, 32;
    %assign/vec4 v0075b290_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0075b188_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0075b0d8_0, 0;
    %pushi/vec4 30000000, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 30000000, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0075b130_0, 0;
    %pushi/vec4 4294967270, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0075b1e0_0, 0;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0075b0d8_0, 0;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 4294967290, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0075b130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0075b188_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 4294967286, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0075b188_0, 0, 1;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 3147483647, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 3147483647, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 4294963200, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 3221225472, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 3221225472, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0075b188_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0075b1e0_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 4294967286, 0, 32;
    %assign/vec4 v0075b340_0, 0;
    %pushi/vec4 4294967286, 0, 32;
    %assign/vec4 v0075b2e8_0, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %end;
    .thread T_2;
    .scope S_024071a8;
T_3 ;
    %vpi_call 2 53 "$dumpfile", "alu_test.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000001, S_024184c8 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
