#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Feb 27 15:24:04 2025
# Process ID: 75764
# Current directory: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.runs/system_acquire_top_0_4_synth_1
# Command line: vivado -log system_acquire_top_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_acquire_top_0_4.tcl
# Log file: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.runs/system_acquire_top_0_4_synth_1/system_acquire_top_0_4.vds
# Journal file: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.runs/system_acquire_top_0_4_synth_1/vivado.jou
#-----------------------------------------------------------
source system_acquire_top_0_4.tcl -notrace
Command: synth_design -top system_acquire_top_0_4 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_acquire_top_0_4' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75918
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2081.633 ; gain = 0.000 ; free physical = 2132 ; free virtual = 11199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_acquire_top_0_4' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_acquire_top_0_4/synth/system_acquire_top_0_4.v:58]
INFO: [Synth 8-6157] synthesizing module 'acquire_top' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/acquire_top.v:22]
	Parameter ADC_DATA_BITS bound to: 16 - type: integer 
	Parameter INTEGRATED_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'oscilloscope' [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/oscilloscope.sv:23]
	Parameter ADC_DATA_BITS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oscilloscope' (1#1) [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/oscilloscope.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'acquire_top' (2#1) [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/new/acquire_top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_acquire_top_0_4' (3#1) [/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/sources_1/bd/system/ip/system_acquire_top_0_4/synth/system_acquire_top_0_4.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2081.633 ; gain = 0.000 ; free physical = 2158 ; free virtual = 11226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.633 ; gain = 0.000 ; free physical = 2155 ; free virtual = 11223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.633 ; gain = 0.000 ; free physical = 2155 ; free virtual = 11223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2081.633 ; gain = 0.000 ; free physical = 2153 ; free virtual = 11221
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.641 ; gain = 0.000 ; free physical = 2030 ; free virtual = 11099
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2114.641 ; gain = 0.000 ; free physical = 2026 ; free virtual = 11095
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2114.641 ; gain = 33.008 ; free physical = 2132 ; free virtual = 11200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2114.641 ; gain = 33.008 ; free physical = 2132 ; free virtual = 11200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2114.641 ; gain = 33.008 ; free physical = 2132 ; free virtual = 11200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2114.641 ; gain = 33.008 ; free physical = 2133 ; free virtual = 11202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2114.641 ; gain = 33.008 ; free physical = 2114 ; free virtual = 11186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2114.641 ; gain = 33.008 ; free physical = 1975 ; free virtual = 11124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2114.641 ; gain = 33.008 ; free physical = 1975 ; free virtual = 11124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2122.648 ; gain = 41.016 ; free physical = 1963 ; free virtual = 11112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.617 ; gain = 43.984 ; free physical = 1956 ; free virtual = 11105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.617 ; gain = 43.984 ; free physical = 1956 ; free virtual = 11105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.617 ; gain = 43.984 ; free physical = 1956 ; free virtual = 11105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.617 ; gain = 43.984 ; free physical = 1956 ; free virtual = 11105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.617 ; gain = 43.984 ; free physical = 1956 ; free virtual = 11105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.617 ; gain = 43.984 ; free physical = 1956 ; free virtual = 11105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT3   |     1|
|3     |LUT4   |    33|
|4     |FDRE   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2125.617 ; gain = 43.984 ; free physical = 1956 ; free virtual = 11105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2125.617 ; gain = 10.977 ; free physical = 2003 ; free virtual = 11153
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2125.625 ; gain = 43.984 ; free physical = 2003 ; free virtual = 11153
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2125.625 ; gain = 0.000 ; free physical = 2093 ; free virtual = 11242
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.555 ; gain = 0.000 ; free physical = 2031 ; free virtual = 11180
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2133.555 ; gain = 51.922 ; free physical = 2085 ; free virtual = 11234
INFO: [Common 17-1381] The checkpoint '/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.runs/system_acquire_top_0_4_synth_1/system_acquire_top_0_4.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.runs/system_acquire_top_0_4_synth_1/system_acquire_top_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_acquire_top_0_4_utilization_synth.rpt -pb system_acquire_top_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:24:39 2025...
