IP Generator (Version 2022.2-SP1-Lite build 132640)
Start generating at 2023-11-06 15:34
Instance: async_ram2048x8_2clk (D:\Project\FPGA_Project\Pango\zoom_1105C\sources\designs\udp_osd\ip_pango\async_ram2048x8_2clk\async_ram2048x8_2clk.idf)
IP: Pango DRM Based Simple Dual Port RAM (1.6)
Part: Logos-PGL50H-FBG484--6
Create directory 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl\ipml_sdpram_v1_6_async_ram2048x8_2clk.v' ...
Copy 'ipml_sdpram_wrapper_v1_6.v.xml' ...
Compile file 'ipml_sdpram_wrapper_v1_6.v.xml' to 'async_ram2048x8_2clk.v' ...
Found top module 'async_ram2048x8_2clk' in file 'async_ram2048x8_2clk.v'.
Copy 'ipml_sdpram_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_sdpram_wrapper_v1_3_tb.v.xml' to 'async_ram2048x8_2clk_tb.v' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Run file 'createParam.tcl' ...
Create template file 'async_ram2048x8_2clk_tmpl.v' ...
Create template file 'async_ram2048x8_2clk_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
