
/root/projects/compiled/crypto/stripped/ashittis_cryptographyalgorithms_autokey cipher_7af35026_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	4ff0e92d 	svcmi	0x00f0e92d
   4:	4956460e 	ldmdbmi	r6, {r1, r2, r3, r9, sl, lr}^
   8:	f5ad4b56 			; <UNDEFINED> instruction: 0xf5ad4b56
   c:	44797d05 	ldrbtmi	r7, [r9], #-3333	; 0xfffff2fb
  10:	58cb4605 	stmiapl	fp, {r0, r2, r9, sl, lr}^
  14:	9383681b 	orrls	r6, r3, #1769472	; 0x1b0000
  18:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  1c:	f7ff9201 			; <UNDEFINED> instruction: 0xf7ff9201
  20:	4604fffe 			; <UNDEFINED> instruction: 0x4604fffe
  24:	f7ff4630 			; <UNDEFINED> instruction: 0xf7ff4630
  28:	4631fffe 	shsub8mi	pc, r1, lr	; <UNPREDICTABLE>
  2c:	f44fae03 			; <UNDEFINED> instruction: 0xf44fae03
  30:	46077300 	strmi	r7, [r7], -r0, lsl #6
  34:	46301c42 	ldrtmi	r1, [r0], -r2, asr #24
  38:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  3c:	bfd42c00 	svclt	0x00d42c00
  40:	23012300 	movwcs	r2, #4864	; 0x1300
  44:	7ffff5b7 	svcvc	0x00fff5b7
  48:	2300bf88 	movwcs	fp, #3976	; 0xf88
  4c:	d07b2b00 	rsbsle	r2, fp, r0, lsl #22
  50:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  54:	46811e6b 	strmi	r1, [r1], fp, ror #28
  58:	461a6800 	ldrmi	r6, [sl], -r0, lsl #16
  5c:	c001f892 	mulgt	r1, r2, r8
  60:	32021c51 	andcc	r1, r2, #20736	; 0x5100
  64:	f83046e6 			; <UNDEFINED> instruction: 0xf83046e6
  68:	f41cc01c 			; <UNDEFINED> instruction: 0xf41cc01c
  6c:	d0106f80 	andsle	r6, r0, r0, lsl #31
  70:	f1071b52 			; <UNDEFINED> instruction: 0xf1071b52
  74:	42940c01 	addsmi	r0, r4, #256	; 0x100
  78:	e007f806 	and	pc, r7, r6, lsl #16
  7c:	2200bfd4 	andcs	fp, r0, #212, 30	; 0x350
  80:	f5bc2201 			; <UNDEFINED> instruction: 0xf5bc2201
  84:	46677fff 	uqsub8mi	r7, r7, pc	; <UNPREDICTABLE>
  88:	2200bf88 	andcs	fp, r0, #136, 30	; 0x220
  8c:	460ab162 	strmi	fp, [sl], -r2, ror #2
  90:	1b52e7e4 	blne	0x14ba028
  94:	bfd44294 	svclt	0x00d44294
  98:	22012200 	andcs	r2, r1, #0, 4
  9c:	7ffff5b7 	svcvc	0x00fff5b7
  a0:	2200bf88 	andcs	fp, r0, #136, 30	; 0x220
  a4:	d1f22a00 	mvnsle	r2, r0, lsl #20
  a8:	55f22200 	ldrbpl	r2, [r2, #512]!	; 0x200
  ac:	f64e9a01 			; <UNDEFINED> instruction: 0xf64e9a01
  b0:	f6c44a4f 			; <UNDEFINED> instruction: 0xf6c44a4f
  b4:	21006ac4 	smlabtcs	r0, r4, sl, r6
  b8:	3cfff102 	ldfccp	f7, [pc], #8	; 0xc8
  bc:	f8d9e002 			; <UNDEFINED> instruction: 0xf8d9e002
  c0:	46730000 	ldrbtmi	r0, [r3], -r0
  c4:	8001f893 	mulhi	r1, r3, r8
  c8:	0e01f103 	mvfeqs	f7, f3
  cc:	2018f830 	andscs	pc, r8, r0, lsr r8	; <UNPREDICTABLE>
  d0:	d5220557 	strle	r0, [r2, #-1367]!	; 0xfffffaa9
  d4:	bf5405d2 	svclt	0x005405d2
  d8:	22412261 	subcs	r2, r1, #268435462	; 0x10000006
  dc:	eba84617 	bl	0xfea11940
  e0:	f8160202 			; <UNDEFINED> instruction: 0xf8160202
  e4:	31018001 	tstcc	r1, r1
  e8:	0018f830 	andseq	pc, r8, r0, lsr r8	; <UNPREDICTABLE>
  ec:	7f80f410 	svcvc	0x0080f410
  f0:	bf144640 	svclt	0x00144640
  f4:	0841f04f 	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
  f8:	0861f04f 	stmdaeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
  fc:	0008eba0 	andeq	lr, r8, r0, lsr #23
 100:	17d04402 	ldrbne	r4, [r0, r2, lsl #8]
 104:	b802fb8a 	stmdalt	r2, {r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
 108:	00e8ebc0 	rsceq	lr, r8, r0, asr #23
 10c:	081af04f 	ldmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 110:	2210fb08 	andscs	pc, r0, #8, 22	; 0x2000
 114:	fa5f4417 	blx	0x17d1178
 118:	3302f887 	movwcc	pc, #10375	; 0x2887	; <UNPREDICTABLE>
 11c:	8f01f80c 	svchi	0x0001f80c
 120:	429c1b5b 	addsmi	r1, ip, #93184	; 0x16c00
 124:	9a01dccb 	bls	0x77458
 128:	55132300 	ldrpl	r2, [r3, #-768]	; 0xfffffd00
 12c:	4b0d4a0e 	blmi	0x35296c
 130:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 134:	9b83681a 	blls	0xfe0da1a4
 138:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
 13c:	d10c0300 	mrsle	r0, LR_mon
 140:	7d05f50d 	cfstr32vc	mvfx15, [r5, #-52]	; 0xffffffcc
 144:	8ff0e8bd 	svchi	0x00f0e8bd
 148:	55f32c00 	ldrbpl	r2, [r3, #3072]!	; 0xc00
 14c:	f7ffddeb 			; <UNDEFINED> instruction: 0xf7ffddeb
 150:	1e6bfffe 	mcrne	15, 3, pc, cr11, cr14, {7}	; <UNPREDICTABLE>
 154:	68004681 	stmdavs	r0, {r0, r7, r9, sl, lr}
 158:	f7ffe7a8 			; <UNDEFINED> instruction: 0xf7ffe7a8
 15c:	bf00fffe 	svclt	0x0000fffe
 160:	0000014e 	andeq	r0, r0, lr, asr #2
 164:	00000000 	andeq	r0, r0, r0
 168:	00000034 	andeq	r0, r0, r4, lsr r0
 16c:	4ff0e92d 	svcmi	0x00f0e92d
 170:	4b3d460c 	blmi	0xf519a8
 174:	7d07f5ad 	cfstr32vc	mvfx15, [r7, #-692]	; 0xfffffd4c
 178:	ad054606 	stcge	6, cr4, [r5, #-24]	; 0xffffffe8
 17c:	4a3b9203 	bmi	0xee4990
 180:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 184:	9385681b 	orrls	r6, r5, #1769472	; 0x1b0000
 188:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 18c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 190:	46204603 	strtmi	r4, [r0], -r3, lsl #12
 194:	9302461f 	movwls	r4, #9759	; 0x261f
 198:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 19c:	46834621 	strmi	r4, [r3], r1, lsr #12
 1a0:	f44f1c42 			; <UNDEFINED> instruction: 0xf44f1c42
 1a4:	46287300 	strtmi	r7, [r8], -r0, lsl #6
 1a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1ac:	d0462f00 	suble	r2, r6, r0, lsl #30
 1b0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1b4:	e9dd1e72 	ldmib	sp, {r1, r4, r5, r6, r9, sl, fp, ip}^
 1b8:	f64e3c02 			; <UNDEFINED> instruction: 0xf64e3c02
 1bc:	f6c44a4f 			; <UNDEFINED> instruction: 0xf6c44a4f
 1c0:	f04f6ac4 			; <UNDEFINED> instruction: 0xf04f6ac4
 1c4:	18d70e00 	ldmne	r7, {r9, sl, fp}^
 1c8:	b004f8cd 	andlt	pc, r4, sp, asr #17
 1cc:	3f01f812 	svccc	0x0001f812
 1d0:	f8346804 			; <UNDEFINED> instruction: 0xf8346804
 1d4:	054e1013 	strbeq	r1, [lr, #-19]	; 0xffffffed
 1d8:	f88cbf58 			; <UNDEFINED> instruction: 0xf88cbf58
 1dc:	d52a3000 	strle	r3, [sl, #-0]!
 1e0:	bf5405c9 	svclt	0x005405c9
 1e4:	26412661 	strbcs	r2, [r1], -r1, ror #12
 1e8:	1b9b4631 	blne	0xfe6d1ab4
 1ec:	600ef815 	andvs	pc, lr, r5, lsl r8	; <UNPREDICTABLE>
 1f0:	4016f834 	andsmi	pc, r6, r4, lsr r8	; <UNPREDICTABLE>
 1f4:	7f80f414 	svcvc	0x0080f414
 1f8:	bf144634 	svclt	0x00144634
 1fc:	26612641 	strbtcs	r2, [r1], -r1, asr #12
 200:	1b1b1ba4 	blne	0x6c7098
 204:	331a9c01 	tstcc	sl, #256	; 0x100
 208:	f10e4474 			; <UNDEFINED> instruction: 0xf10e4474
 20c:	17de0e01 	ldrbne	r0, [lr, r1, lsl #28]
 210:	0804eb05 	stmdaeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
 214:	b903fb8a 	stmdblt	r3, {r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
 218:	06e9ebc6 	strbteq	lr, [r9], r6, asr #23
 21c:	091af04f 	ldmdbeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 220:	3316fb09 	tstcc	r6, #9216	; 0x2400	; <UNPREDICTABLE>
 224:	f04f4419 			; <UNDEFINED> instruction: 0xf04f4419
 228:	b2c90300 	sbclt	r0, r9, #0, 6
 22c:	f88c5529 			; <UNDEFINED> instruction: 0xf88c5529
 230:	f8881000 			; <UNDEFINED> instruction: 0xf8881000
 234:	f10c3001 			; <UNDEFINED> instruction: 0xf10c3001
 238:	42970c01 	addsmi	r0, r7, #256	; 0x100
 23c:	e9ddd1c6 	ldmib	sp, {r1, r2, r6, r7, r8, ip, lr, pc}^
 240:	23001202 	movwcs	r1, #514	; 0x202
 244:	4a0a5453 	bmi	0x295398
 248:	447a4b07 	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
 24c:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 250:	405a9b85 	subsmi	r9, sl, r5, lsl #23
 254:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
 258:	f50dd103 			; <UNDEFINED> instruction: 0xf50dd103
 25c:	e8bd7d07 	pop	{r0, r1, r2, r8, sl, fp, ip, sp, lr}
 260:	f7ff8ff0 			; <UNDEFINED> instruction: 0xf7ff8ff0
 264:	bf00fffe 	svclt	0x0000fffe
 268:	00000000 	andeq	r0, r0, r0
 26c:	000000e8 	andeq	r0, r0, r8, ror #1
 270:	00000022 	andeq	r0, r0, r2, lsr #32

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	20014a2f 	andcs	r4, r1, pc, lsr #20
   4:	447a4b2f 	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   8:	492fb5f0 	stmdbmi	pc!, {r4, r5, r6, r7, r8, sl, ip, sp, pc}	; <UNPREDICTABLE>
   c:	4d14f2ad 	lfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
  10:	58d34c2e 	ldmpl	r3, {r1, r2, r3, r5, sl, fp, lr}^
  14:	447c4479 	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
  18:	681b4e2d 	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp, lr}
  1c:	340cf8cd 	strcc	pc, [ip], #-2253	; 0xfffff733
  20:	0300f04f 	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
  24:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  28:	46234a2a 	strtmi	r4, [r3], -sl, lsr #20
  2c:	f44fad03 			; <UNDEFINED> instruction: 0xf44fad03
  30:	46287180 	strtmi	r7, [r8], -r0, lsl #3
  34:	2700447e 	smlsdxcs	r0, lr, r4, r4
  38:	682258a4 	stmdavs	r2!, {r2, r5, r7, fp, ip, lr}
  3c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  40:	46314628 	ldrtmi	r4, [r1], -r8, lsr #12
  44:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  48:	542f4923 	strtpl	r4, [pc], #-2339	; 0x50
  4c:	44792001 	ldrbtmi	r2, [r9], #-1
  50:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  54:	ac436822 	mcrrge	8, 2, r6, r3, cr2
  58:	7180f44f 	orrvc	pc, r0, pc, asr #8
  5c:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  60:	4631fffe 	shsub8mi	pc, r1, lr	; <UNPREDICTABLE>
  64:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  68:	4603fffe 			; <UNDEFINED> instruction: 0x4603fffe
  6c:	ad834628 	stcge	6, cr4, [r3, #160]	; 0xa0
  70:	462a4621 	strtmi	r4, [sl], -r1, lsr #12
  74:	f7ff54e7 			; <UNDEFINED> instruction: 0xf7ff54e7
  78:	4918fffe 	ldmdbmi	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  7c:	2001462a 	andcs	r4, r1, sl, lsr #12
  80:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  84:	aac3fffe 	bge	0xff100084
  88:	46284621 	strtmi	r4, [r8], -r1, lsr #12
  8c:	f7ff9201 			; <UNDEFINED> instruction: 0xf7ff9201
  90:	4913fffe 	ldmdbmi	r3, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  94:	9a012001 	bls	0x480a0
  98:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  9c:	4a11fffe 	bmi	0x48009c
  a0:	447a4b08 	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
  a4:	681a58d3 	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
  a8:	340cf8dd 	strcc	pc, [ip], #-2269	; 0xfffff723
  ac:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  b0:	d1030300 	mrsle	r0, SP_svc
  b4:	f20d4638 	vmin.s8	d4, d13, d24
  b8:	bdf04d14 	ldcllt	13, cr4, [r0, #80]!	; 0x50
  bc:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  c0:	000000b6 	strheq	r0, [r0], -r6
  c4:	00000000 	andeq	r0, r0, r0
  c8:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  cc:	000000b2 	strheq	r0, [r0], -r2
  d0:	00000098 	muleq	r0, r8, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00000086 	andeq	r0, r0, r6, lsl #1
  dc:	00000058 	andeq	r0, r0, r8, asr r0
  e0:	00000044 	andeq	r0, r0, r4, asr #32
  e4:	0000003e 	andeq	r0, r0, lr, lsr r0
