{
  "Top": "matmul_plain",
  "RtlTop": "matmul_plain",
  "RtlPrefix": "",
  "RtlSubPrefix": "matmul_plain_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_dataA",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_dataB",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "AB": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_dataAB",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "AB_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl",
          "name": "AB_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=1.0.1"
    ],
    "DirectiveTcl": ["set_directive_top matmul_plain -name matmul_plain"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matmul_plain"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4168",
    "Latency": "4167"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matmul_plain",
    "Version": "1.0",
    "DisplayName": "Matmul_plain",
    "Revision": "1",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matmul_plain_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/Matmul_no_op.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matmul_plain_ctrl_s_axi.vhd",
      "impl\/vhdl\/matmul_plain_dataA_m_axi.vhd",
      "impl\/vhdl\/matmul_plain_dataAB_m_axi.vhd",
      "impl\/vhdl\/matmul_plain_dataB_m_axi.vhd",
      "impl\/vhdl\/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/matmul_plain.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matmul_plain_ctrl_s_axi.v",
      "impl\/verilog\/matmul_plain_dataA_m_axi.v",
      "impl\/verilog\/matmul_plain_dataAB_m_axi.v",
      "impl\/verilog\/matmul_plain_dataB_m_axi.v",
      "impl\/verilog\/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/matmul_plain.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/matmul_plain_v1_0\/data\/matmul_plain.mdd",
      "impl\/misc\/drivers\/matmul_plain_v1_0\/data\/matmul_plain.tcl",
      "impl\/misc\/drivers\/matmul_plain_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/matmul_plain_v1_0\/src\/xmatmul_plain.c",
      "impl\/misc\/drivers\/matmul_plain_v1_0\/src\/xmatmul_plain.h",
      "impl\/misc\/drivers\/matmul_plain_v1_0\/src\/xmatmul_plain_hw.h",
      "impl\/misc\/drivers\/matmul_plain_v1_0\/src\/xmatmul_plain_linux.c",
      "impl\/misc\/drivers\/matmul_plain_v1_0\/src\/xmatmul_plain_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matmul_plain.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matmul_plain_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matmul_plain_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_ctrl": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_ctrl_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "offsetMasterName": "m_axi_dataAB",
      "ports": [
        "s_axi_ctrl_ARADDR",
        "s_axi_ctrl_ARREADY",
        "s_axi_ctrl_ARVALID",
        "s_axi_ctrl_AWADDR",
        "s_axi_ctrl_AWREADY",
        "s_axi_ctrl_AWVALID",
        "s_axi_ctrl_BREADY",
        "s_axi_ctrl_BRESP",
        "s_axi_ctrl_BVALID",
        "s_axi_ctrl_RDATA",
        "s_axi_ctrl_RREADY",
        "s_axi_ctrl_RRESP",
        "s_axi_ctrl_RVALID",
        "s_axi_ctrl_WDATA",
        "s_axi_ctrl_WREADY",
        "s_axi_ctrl_WSTRB",
        "s_axi_ctrl_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "B_1",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x20",
          "name": "B_2",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 63 to 32 of B"
            }]
        },
        {
          "offset": "0x28",
          "name": "AB_1",
          "access": "W",
          "description": "Data signal of AB",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "AB",
              "access": "W",
              "description": "Bit 31 to 0 of AB"
            }]
        },
        {
          "offset": "0x2c",
          "name": "AB_2",
          "access": "W",
          "description": "Data signal of AB",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "AB",
              "access": "W",
              "description": "Bit 63 to 32 of AB"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "AB"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl:m_axi_dataA:m_axi_dataB:m_axi_dataAB",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_dataA": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_dataA_",
      "paramPrefix": "C_M_AXI_DATAA_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_dataA_ARADDR",
        "m_axi_dataA_ARBURST",
        "m_axi_dataA_ARCACHE",
        "m_axi_dataA_ARID",
        "m_axi_dataA_ARLEN",
        "m_axi_dataA_ARLOCK",
        "m_axi_dataA_ARPROT",
        "m_axi_dataA_ARQOS",
        "m_axi_dataA_ARREADY",
        "m_axi_dataA_ARREGION",
        "m_axi_dataA_ARSIZE",
        "m_axi_dataA_ARUSER",
        "m_axi_dataA_ARVALID",
        "m_axi_dataA_AWADDR",
        "m_axi_dataA_AWBURST",
        "m_axi_dataA_AWCACHE",
        "m_axi_dataA_AWID",
        "m_axi_dataA_AWLEN",
        "m_axi_dataA_AWLOCK",
        "m_axi_dataA_AWPROT",
        "m_axi_dataA_AWQOS",
        "m_axi_dataA_AWREADY",
        "m_axi_dataA_AWREGION",
        "m_axi_dataA_AWSIZE",
        "m_axi_dataA_AWUSER",
        "m_axi_dataA_AWVALID",
        "m_axi_dataA_BID",
        "m_axi_dataA_BREADY",
        "m_axi_dataA_BRESP",
        "m_axi_dataA_BUSER",
        "m_axi_dataA_BVALID",
        "m_axi_dataA_RDATA",
        "m_axi_dataA_RID",
        "m_axi_dataA_RLAST",
        "m_axi_dataA_RREADY",
        "m_axi_dataA_RRESP",
        "m_axi_dataA_RUSER",
        "m_axi_dataA_RVALID",
        "m_axi_dataA_WDATA",
        "m_axi_dataA_WID",
        "m_axi_dataA_WLAST",
        "m_axi_dataA_WREADY",
        "m_axi_dataA_WSTRB",
        "m_axi_dataA_WUSER",
        "m_axi_dataA_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A"
        }
      ]
    },
    "m_axi_dataB": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_dataB_",
      "paramPrefix": "C_M_AXI_DATAB_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_dataB_ARADDR",
        "m_axi_dataB_ARBURST",
        "m_axi_dataB_ARCACHE",
        "m_axi_dataB_ARID",
        "m_axi_dataB_ARLEN",
        "m_axi_dataB_ARLOCK",
        "m_axi_dataB_ARPROT",
        "m_axi_dataB_ARQOS",
        "m_axi_dataB_ARREADY",
        "m_axi_dataB_ARREGION",
        "m_axi_dataB_ARSIZE",
        "m_axi_dataB_ARUSER",
        "m_axi_dataB_ARVALID",
        "m_axi_dataB_AWADDR",
        "m_axi_dataB_AWBURST",
        "m_axi_dataB_AWCACHE",
        "m_axi_dataB_AWID",
        "m_axi_dataB_AWLEN",
        "m_axi_dataB_AWLOCK",
        "m_axi_dataB_AWPROT",
        "m_axi_dataB_AWQOS",
        "m_axi_dataB_AWREADY",
        "m_axi_dataB_AWREGION",
        "m_axi_dataB_AWSIZE",
        "m_axi_dataB_AWUSER",
        "m_axi_dataB_AWVALID",
        "m_axi_dataB_BID",
        "m_axi_dataB_BREADY",
        "m_axi_dataB_BRESP",
        "m_axi_dataB_BUSER",
        "m_axi_dataB_BVALID",
        "m_axi_dataB_RDATA",
        "m_axi_dataB_RID",
        "m_axi_dataB_RLAST",
        "m_axi_dataB_RREADY",
        "m_axi_dataB_RRESP",
        "m_axi_dataB_RUSER",
        "m_axi_dataB_RVALID",
        "m_axi_dataB_WDATA",
        "m_axi_dataB_WID",
        "m_axi_dataB_WLAST",
        "m_axi_dataB_WREADY",
        "m_axi_dataB_WSTRB",
        "m_axi_dataB_WUSER",
        "m_axi_dataB_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "B"
        }
      ]
    },
    "m_axi_dataAB": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_dataAB_",
      "paramPrefix": "C_M_AXI_DATAAB_",
      "offsetSlaveName": "s_axi_ctrl",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_dataAB_ARADDR",
        "m_axi_dataAB_ARBURST",
        "m_axi_dataAB_ARCACHE",
        "m_axi_dataAB_ARID",
        "m_axi_dataAB_ARLEN",
        "m_axi_dataAB_ARLOCK",
        "m_axi_dataAB_ARPROT",
        "m_axi_dataAB_ARQOS",
        "m_axi_dataAB_ARREADY",
        "m_axi_dataAB_ARREGION",
        "m_axi_dataAB_ARSIZE",
        "m_axi_dataAB_ARUSER",
        "m_axi_dataAB_ARVALID",
        "m_axi_dataAB_AWADDR",
        "m_axi_dataAB_AWBURST",
        "m_axi_dataAB_AWCACHE",
        "m_axi_dataAB_AWID",
        "m_axi_dataAB_AWLEN",
        "m_axi_dataAB_AWLOCK",
        "m_axi_dataAB_AWPROT",
        "m_axi_dataAB_AWQOS",
        "m_axi_dataAB_AWREADY",
        "m_axi_dataAB_AWREGION",
        "m_axi_dataAB_AWSIZE",
        "m_axi_dataAB_AWUSER",
        "m_axi_dataAB_AWVALID",
        "m_axi_dataAB_BID",
        "m_axi_dataAB_BREADY",
        "m_axi_dataAB_BRESP",
        "m_axi_dataAB_BUSER",
        "m_axi_dataAB_BVALID",
        "m_axi_dataAB_RDATA",
        "m_axi_dataAB_RID",
        "m_axi_dataAB_RLAST",
        "m_axi_dataAB_RREADY",
        "m_axi_dataAB_RRESP",
        "m_axi_dataAB_RUSER",
        "m_axi_dataAB_RVALID",
        "m_axi_dataAB_WDATA",
        "m_axi_dataAB_WID",
        "m_axi_dataAB_WLAST",
        "m_axi_dataAB_WREADY",
        "m_axi_dataAB_WSTRB",
        "m_axi_dataAB_WUSER",
        "m_axi_dataAB_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "AB"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "AB"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_ctrl_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataA_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataA_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataA_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dataA_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataA_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dataA_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataA_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataA_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataA_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataA_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataA_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataA_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataA_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataA_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataA_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataA_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dataA_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataA_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataA_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataA_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataA_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataA_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataA_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dataA_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataA_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dataA_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataA_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataA_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataA_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataA_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataA_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataA_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataA_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataA_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataA_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataA_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_dataA_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataA_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataA_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataA_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dataA_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataA_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataA_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dataA_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataA_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataB_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataB_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataB_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dataB_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataB_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dataB_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataB_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataB_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataB_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataB_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataB_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataB_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataB_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataB_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataB_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataB_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dataB_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataB_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataB_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataB_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataB_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataB_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataB_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dataB_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataB_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dataB_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataB_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataB_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataB_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataB_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataB_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataB_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataB_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataB_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataB_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataB_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_dataB_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataB_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataB_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataB_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dataB_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataB_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataB_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dataB_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataB_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataAB_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataAB_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataAB_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dataAB_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataAB_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dataAB_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataAB_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataAB_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataAB_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataAB_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataAB_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataAB_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataAB_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataAB_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataAB_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataAB_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dataAB_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataAB_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataAB_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataAB_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataAB_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataAB_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataAB_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dataAB_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataAB_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dataAB_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataAB_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataAB_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dataAB_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataAB_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dataAB_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataAB_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dataAB_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataAB_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataAB_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataAB_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_dataAB_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataAB_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataAB_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataAB_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dataAB_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dataAB_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dataAB_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dataAB_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dataAB_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matmul_plain"},
    "Info": {"matmul_plain": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matmul_plain": {
        "Latency": {
          "LatencyBest": "4167",
          "LatencyAvg": "4167",
          "LatencyWorst": "4167",
          "PipelineII": "4168",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_1_VITIS_LOOP_16_2",
            "TripCount": "256",
            "Latency": "4165",
            "PipelineII": "16",
            "PipelineDepth": "86"
          }],
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "4",
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "6420",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "5052",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-03 23:23:00 PST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
