<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: udma_ch.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('udma__ch_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">udma_ch.h File Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__UDMA__MODULE.html">APIs for UDMA</a> &raquo; <a class="el" href="group__DRV__UDMA__CH__MODULE.html">UDMA Channel API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>UDMA Channel related parameters and API. </p>
</div>
<p><a href="udma__ch_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChPrms.html">Udma_ChPrms</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel open parameters.  <a href="structUdma__ChPrms.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChTxPrms.html">Udma_ChTxPrms</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA TX channel parameters.  <a href="structUdma__ChTxPrms.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChRxPrms.html">Udma_ChRxPrms</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA RX channel parameters.  <a href="structUdma__ChRxPrms.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChPdmaPrms.html">Udma_ChPdmaPrms</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA PDMA channel Static TR parameters.  <a href="structUdma__ChPdmaPrms.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChStats.html">Udma_ChStats</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel statistics.  <a href="structUdma__ChStats.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUdma__ChObject.html">Udma_ChObject</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Opaque UDMA channel object.  <a href="structUdma__ChObject.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8ac48612ccfda75b6a16647fa661fd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8ac48612ccfda75b6a16647fa661fd77">UDMA_DMA_CH_INVALID</a>&#160;&#160;&#160;((uint32_t) 0xFFFF0000U)</td></tr>
<tr class="memdesc:ga8ac48612ccfda75b6a16647fa661fd77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro used to specify that DMA Channel ID is invalid. Used in the API <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga04189935a53a4667f0185c4b5b3a69db" title="UDMA open channel.">Udma_chOpen</a>.  <a href="group__DRV__UDMA__CH__MODULE.html#ga8ac48612ccfda75b6a16647fa661fd77">More...</a><br /></td></tr>
<tr class="separator:ga8ac48612ccfda75b6a16647fa661fd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ddfffa01a5d3a86663ed626eeba460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga45ddfffa01a5d3a86663ed626eeba460">UDMA_DMA_CH_ANY</a>&#160;&#160;&#160;((uint32_t) 0xFFFF0001U)</td></tr>
<tr class="memdesc:ga45ddfffa01a5d3a86663ed626eeba460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro used to specify any available DMA Channel while requesting one. Used in the API <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga04189935a53a4667f0185c4b5b3a69db" title="UDMA open channel.">Udma_chOpen</a>.  <a href="group__DRV__UDMA__CH__MODULE.html#ga45ddfffa01a5d3a86663ed626eeba460">More...</a><br /></td></tr>
<tr class="separator:ga45ddfffa01a5d3a86663ed626eeba460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29de85db15b5c01a816464b335a2d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gac29de85db15b5c01a816464b335a2d96">UDMA_DMA_CH_NA</a>&#160;&#160;&#160;((uint32_t) 0xFFFF0002U)</td></tr>
<tr class="memdesc:gac29de85db15b5c01a816464b335a2d96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro used to specify that the DMA Channel is not applicable for a particular mode.  <a href="group__DRV__UDMA__CH__MODULE.html#gac29de85db15b5c01a816464b335a2d96">More...</a><br /></td></tr>
<tr class="separator:gac29de85db15b5c01a816464b335a2d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b19670324d49c0746c4dd3bb4bb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gaaf1b19670324d49c0746c4dd3bb4bb15">UDMA_MAPPED_GROUP_INVALID</a>&#160;&#160;&#160;((uint32_t) 0xFFFF0004U)</td></tr>
<tr class="memdesc:gaaf1b19670324d49c0746c4dd3bb4bb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro used to specify that the Mapped Channel Group is invalid.  <a href="group__DRV__UDMA__CH__MODULE.html#gaaf1b19670324d49c0746c4dd3bb4bb15">More...</a><br /></td></tr>
<tr class="separator:gaaf1b19670324d49c0746c4dd3bb4bb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c6da6b624c9a8871c36c4bc7573007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gac5c6da6b624c9a8871c36c4bc7573007">UDMA_DMSC_EXTENDED_CH_TYPE_BCDMA_BLK_CPY</a>&#160;&#160;&#160;((uint8_t) 1U)</td></tr>
<tr class="memdesc:gac5c6da6b624c9a8871c36c4bc7573007"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMSC Extended Channel Type Flag for BCDMA Block Copy.  <a href="group__DRV__UDMA__CH__MODULE.html#gac5c6da6b624c9a8871c36c4bc7573007">More...</a><br /></td></tr>
<tr class="separator:gac5c6da6b624c9a8871c36c4bc7573007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc1fa19995533dda7b753dd74112c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gaadc1fa19995533dda7b753dd74112c24">UDMA_DMSC_EXTENDED_CH_TYPE_BCDMA_SPLIT_TR_TX</a>&#160;&#160;&#160;((uint8_t) 0U)</td></tr>
<tr class="memdesc:gaadc1fa19995533dda7b753dd74112c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMSC Extended Channel Type Flag for BCDMA split TR TX channels.  <a href="group__DRV__UDMA__CH__MODULE.html#gaadc1fa19995533dda7b753dd74112c24">More...</a><br /></td></tr>
<tr class="separator:gaadc1fa19995533dda7b753dd74112c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UDMA Channel Flag</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_ChFlag"></a></p>
<p>UDMA channel flags bit field used to form the channel type. </p>
</div></td></tr>
<tr class="memitem:ga8aaa7e41d656644c2d74fde3d42fdb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a>&#160;&#160;&#160;((uint32_t) 0x0001U)</td></tr>
<tr class="memdesc:ga8aaa7e41d656644c2d74fde3d42fdb7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">More...</a><br /></td></tr>
<tr class="separator:ga8aaa7e41d656644c2d74fde3d42fdb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03db5f0197f77e84927daa9e11c00ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a>&#160;&#160;&#160;((uint32_t) 0x0002U)</td></tr>
<tr class="memdesc:ga03db5f0197f77e84927daa9e11c00ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">More...</a><br /></td></tr>
<tr class="separator:ga03db5f0197f77e84927daa9e11c00ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bae848493209f277ef272eaf35cc2f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga0bae848493209f277ef272eaf35cc2f6">UDMA_CH_FLAG_BLK_COPY</a>&#160;&#160;&#160;((uint32_t) 0x0004U)</td></tr>
<tr class="memdesc:ga0bae848493209f277ef272eaf35cc2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block copy mode channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga0bae848493209f277ef272eaf35cc2f6">More...</a><br /></td></tr>
<tr class="separator:ga0bae848493209f277ef272eaf35cc2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4b7d4e63bc99f4689df317b0d8a370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a>&#160;&#160;&#160;((uint32_t) 0x0008U)</td></tr>
<tr class="memdesc:ga4d4b7d4e63bc99f4689df317b0d8a370"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDMA channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">More...</a><br /></td></tr>
<tr class="separator:ga4d4b7d4e63bc99f4689df317b0d8a370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4005a7de8b42b5679ce006f8d43cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a>&#160;&#160;&#160;((uint32_t) 0x0010U)</td></tr>
<tr class="memdesc:gabd4005a7de8b42b5679ce006f8d43cda"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSIL channel flag meant for periperals like Ethernet, SA2UL.  <a href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">More...</a><br /></td></tr>
<tr class="separator:gabd4005a7de8b42b5679ce006f8d43cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3665b938ef1ae1acfdf026d54644c377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>&#160;&#160;&#160;((uint32_t) 0x0040U)</td></tr>
<tr class="memdesc:ga3665b938ef1ae1acfdf026d54644c377"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">More...</a><br /></td></tr>
<tr class="separator:ga3665b938ef1ae1acfdf026d54644c377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3441f29b3eb4ce7e8038dac44de2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>&#160;&#160;&#160;((uint32_t) 0x0080U)</td></tr>
<tr class="memdesc:gafd3441f29b3eb4ce7e8038dac44de2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">More...</a><br /></td></tr>
<tr class="separator:gafd3441f29b3eb4ce7e8038dac44de2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c98c6721044671642eeb1565c156e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga5c98c6721044671642eeb1565c156e49">UDMA_CH_FLAG_MAPPED</a>&#160;&#160;&#160;((uint32_t) 0x0100U)</td></tr>
<tr class="memdesc:ga5c98c6721044671642eeb1565c156e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapped TX/RX channel flag.  <a href="group__DRV__UDMA__CH__MODULE.html#ga5c98c6721044671642eeb1565c156e49">More...</a><br /></td></tr>
<tr class="separator:ga5c98c6721044671642eeb1565c156e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UDMA Channel Type</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_ChType"></a></p>
<p>UDMA channel type formed based on channel flags. </p>
</div></td></tr>
<tr class="memitem:ga41965ccef5a635921375ed220e76199e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga41965ccef5a635921375ed220e76199e">UDMA_CH_TYPE_TR_BLK_COPY</a></td></tr>
<tr class="memdesc:ga41965ccef5a635921375ed220e76199e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TR block copy type - TX/RX pair.  <a href="group__DRV__UDMA__CH__MODULE.html#ga41965ccef5a635921375ed220e76199e">More...</a><br /></td></tr>
<tr class="separator:ga41965ccef5a635921375ed220e76199e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3165913edadc064c7f2ea7064332d902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3165913edadc064c7f2ea7064332d902">UDMA_CH_TYPE_TR_BLK_COPY_HC</a></td></tr>
<tr class="memdesc:ga3165913edadc064c7f2ea7064332d902"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity TR block copy type - TX/RX pair.  <a href="group__DRV__UDMA__CH__MODULE.html#ga3165913edadc064c7f2ea7064332d902">More...</a><br /></td></tr>
<tr class="separator:ga3165913edadc064c7f2ea7064332d902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a47eed89e479ca4c8865d63651b696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga96a47eed89e479ca4c8865d63651b696">UDMA_CH_TYPE_TR_BLK_COPY_UHC</a></td></tr>
<tr class="memdesc:ga96a47eed89e479ca4c8865d63651b696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity TR block copy type - TX/RX pair.  <a href="group__DRV__UDMA__CH__MODULE.html#ga96a47eed89e479ca4c8865d63651b696">More...</a><br /></td></tr>
<tr class="separator:ga96a47eed89e479ca4c8865d63651b696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42694cf30b49c5929e273ad847e1cd7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga42694cf30b49c5929e273ad847e1cd7f">UDMA_CH_TYPE_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a>)</td></tr>
<tr class="memdesc:ga42694cf30b49c5929e273ad847e1cd7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga42694cf30b49c5929e273ad847e1cd7f">More...</a><br /></td></tr>
<tr class="separator:ga42694cf30b49c5929e273ad847e1cd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556f46627c20587ab6353def76a842f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga556f46627c20587ab6353def76a842f0">UDMA_CH_TYPE_TX_HC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td></tr>
<tr class="memdesc:ga556f46627c20587ab6353def76a842f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga556f46627c20587ab6353def76a842f0">More...</a><br /></td></tr>
<tr class="separator:ga556f46627c20587ab6353def76a842f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2011fdfead3c1729371d76352fb9e077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga2011fdfead3c1729371d76352fb9e077">UDMA_CH_TYPE_TX_UHC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td></tr>
<tr class="memdesc:ga2011fdfead3c1729371d76352fb9e077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga2011fdfead3c1729371d76352fb9e077">More...</a><br /></td></tr>
<tr class="separator:ga2011fdfead3c1729371d76352fb9e077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e42b82012814e2999b083e2d949dd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga9e42b82012814e2999b083e2d949dd27">UDMA_CH_TYPE_RX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a>)</td></tr>
<tr class="memdesc:ga9e42b82012814e2999b083e2d949dd27"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga9e42b82012814e2999b083e2d949dd27">More...</a><br /></td></tr>
<tr class="separator:ga9e42b82012814e2999b083e2d949dd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9740aa01729bc9b25e4263cae575e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gad9740aa01729bc9b25e4263cae575e9d">UDMA_CH_TYPE_RX_HC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td></tr>
<tr class="memdesc:gad9740aa01729bc9b25e4263cae575e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#gad9740aa01729bc9b25e4263cae575e9d">More...</a><br /></td></tr>
<tr class="separator:gad9740aa01729bc9b25e4263cae575e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83df1d58bd8ef7117e3ac02912f56ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gab83df1d58bd8ef7117e3ac02912f56ec">UDMA_CH_TYPE_RX_UHC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td></tr>
<tr class="memdesc:gab83df1d58bd8ef7117e3ac02912f56ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#gab83df1d58bd8ef7117e3ac02912f56ec">More...</a><br /></td></tr>
<tr class="separator:gab83df1d58bd8ef7117e3ac02912f56ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d242c03aeacb78757b021a66355b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gaa4d242c03aeacb78757b021a66355b31">UDMA_CH_TYPE_PDMA_TX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a>)</td></tr>
<tr class="memdesc:gaa4d242c03aeacb78757b021a66355b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDMA TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#gaa4d242c03aeacb78757b021a66355b31">More...</a><br /></td></tr>
<tr class="separator:gaa4d242c03aeacb78757b021a66355b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59d80cb02574e983e17f43f9bf7008e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gac59d80cb02574e983e17f43f9bf7008e">UDMA_CH_TYPE_PDMA_TX_HC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td></tr>
<tr class="memdesc:gac59d80cb02574e983e17f43f9bf7008e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity PDMA TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#gac59d80cb02574e983e17f43f9bf7008e">More...</a><br /></td></tr>
<tr class="separator:gac59d80cb02574e983e17f43f9bf7008e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ea9b6dc91049022fe0d00df61f7fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga63ea9b6dc91049022fe0d00df61f7fd6">UDMA_CH_TYPE_PDMA_TX_UHC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td></tr>
<tr class="memdesc:ga63ea9b6dc91049022fe0d00df61f7fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity PDMA TX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga63ea9b6dc91049022fe0d00df61f7fd6">More...</a><br /></td></tr>
<tr class="separator:ga63ea9b6dc91049022fe0d00df61f7fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0e975d233002f644c24f077c1ebb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4f0e975d233002f644c24f077c1ebb02">UDMA_CH_TYPE_PDMA_RX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a>)</td></tr>
<tr class="memdesc:ga4f0e975d233002f644c24f077c1ebb02"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDMA RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga4f0e975d233002f644c24f077c1ebb02">More...</a><br /></td></tr>
<tr class="separator:ga4f0e975d233002f644c24f077c1ebb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7648bda0154b4f33692cd184c9f89abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga7648bda0154b4f33692cd184c9f89abd">UDMA_CH_TYPE_PDMA_RX_HC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3665b938ef1ae1acfdf026d54644c377">UDMA_CH_FLAG_HC</a>)</td></tr>
<tr class="memdesc:ga7648bda0154b4f33692cd184c9f89abd"><td class="mdescLeft">&#160;</td><td class="mdescRight">High capacity PDMA RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga7648bda0154b4f33692cd184c9f89abd">More...</a><br /></td></tr>
<tr class="separator:ga7648bda0154b4f33692cd184c9f89abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac1deed9dd3c7976ae4437cd99089f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8ac1deed9dd3c7976ae4437cd99089f3">UDMA_CH_TYPE_PDMA_RX_UHC</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4d4b7d4e63bc99f4689df317b0d8a370">UDMA_CH_FLAG_PDMA</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gafd3441f29b3eb4ce7e8038dac44de2c8">UDMA_CH_FLAG_UHC</a>)</td></tr>
<tr class="memdesc:ga8ac1deed9dd3c7976ae4437cd99089f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra high capacity PDMA RX channel type.  <a href="group__DRV__UDMA__CH__MODULE.html#ga8ac1deed9dd3c7976ae4437cd99089f3">More...</a><br /></td></tr>
<tr class="separator:ga8ac1deed9dd3c7976ae4437cd99089f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb30ccca9f2fe09aff8e7376ea32126b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gacb30ccca9f2fe09aff8e7376ea32126b">UDMA_CH_TYPE_TX_MAPPED</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8aaa7e41d656644c2d74fde3d42fdb7f">UDMA_CH_FLAG_TX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga5c98c6721044671642eeb1565c156e49">UDMA_CH_FLAG_MAPPED</a>)</td></tr>
<tr class="memdesc:gacb30ccca9f2fe09aff8e7376ea32126b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapped TX channel. This could be different type of mapped TX channels. See <a class="el" href="udma__soc_8h.html#Udma_MappedTxGrpSoc">Udma_MappedTxGrpSoc</a> for differnt types of SOC specific mapped TX channels.  <a href="group__DRV__UDMA__CH__MODULE.html#gacb30ccca9f2fe09aff8e7376ea32126b">More...</a><br /></td></tr>
<tr class="separator:gacb30ccca9f2fe09aff8e7376ea32126b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cd553760c3c41c0c9a310c07fc7751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gad5cd553760c3c41c0c9a310c07fc7751">UDMA_CH_TYPE_RX_MAPPED</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga03db5f0197f77e84927daa9e11c00ea2">UDMA_CH_FLAG_RX</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#gabd4005a7de8b42b5679ce006f8d43cda">UDMA_CH_FLAG_PSIL</a> | <a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga5c98c6721044671642eeb1565c156e49">UDMA_CH_FLAG_MAPPED</a>)</td></tr>
<tr class="memdesc:gad5cd553760c3c41c0c9a310c07fc7751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mapped RX channel. This could be different type of mapped RX channels. See <a class="el" href="udma__soc_8h.html#Udma_MappedRxGrpSoc">Udma_MappedRxGrpSoc</a> for differnt types of SOC specific mapped RX channels.  <a href="group__DRV__UDMA__CH__MODULE.html#gad5cd553760c3c41c0c9a310c07fc7751">More...</a><br /></td></tr>
<tr class="separator:gad5cd553760c3c41c0c9a310c07fc7751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UDMA PDMA element size</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_PdmaElemSize"></a></p>
</div></td></tr>
<tr class="memitem:ga04bc4e410085f3c398c825b790ad3fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga04bc4e410085f3c398c825b790ad3fde">UDMA_PDMA_ES_8BITS</a>&#160;&#160;&#160;((uint32_t) 0x00U)</td></tr>
<tr class="separator:ga04bc4e410085f3c398c825b790ad3fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0299b594ee309990ffc419f035e8f651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga0299b594ee309990ffc419f035e8f651">UDMA_PDMA_ES_16BITS</a>&#160;&#160;&#160;((uint32_t) 0x01U)</td></tr>
<tr class="separator:ga0299b594ee309990ffc419f035e8f651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99dd7281585acb0a8b678473e844070a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga99dd7281585acb0a8b678473e844070a">UDMA_PDMA_ES_24BITS</a>&#160;&#160;&#160;((uint32_t) 0x02U)</td></tr>
<tr class="separator:ga99dd7281585acb0a8b678473e844070a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f422b57f0fda32ecf525c8f27a0f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga93f422b57f0fda32ecf525c8f27a0f75">UDMA_PDMA_ES_32BITS</a>&#160;&#160;&#160;((uint32_t) 0x03U)</td></tr>
<tr class="separator:ga93f422b57f0fda32ecf525c8f27a0f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4dfc65c28e555367b9cdf85cddf98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga8f4dfc65c28e555367b9cdf85cddf98f">UDMA_PDMA_ES_64BITS</a>&#160;&#160;&#160;((uint32_t) 0x04U)</td></tr>
<tr class="separator:ga8f4dfc65c28e555367b9cdf85cddf98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8316c2ad175f63551752d0cebbe7ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gac8316c2ad175f63551752d0cebbe7ab3">UDMA_PDMA_ES_DONTCARE</a>&#160;&#160;&#160;((uint32_t) 0x00U)</td></tr>
<tr class="memdesc:gac8316c2ad175f63551752d0cebbe7ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set this for MCAN element size - not applicable.  <a href="group__DRV__UDMA__CH__MODULE.html#gac8316c2ad175f63551752d0cebbe7ab3">More...</a><br /></td></tr>
<tr class="separator:gac8316c2ad175f63551752d0cebbe7ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga04189935a53a4667f0185c4b5b3a69db"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga04189935a53a4667f0185c4b5b3a69db">Udma_chOpen</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga3aa612b1bab08e5dd1bf8037f3c268fe">Udma_DrvHandle</a> drvHandle, <a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, uint32_t chType, const <a class="el" href="structUdma__ChPrms.html">Udma_ChPrms</a> *chPrms)</td></tr>
<tr class="memdesc:ga04189935a53a4667f0185c4b5b3a69db"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA open channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga04189935a53a4667f0185c4b5b3a69db">More...</a><br /></td></tr>
<tr class="separator:ga04189935a53a4667f0185c4b5b3a69db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3079e8ee4f38fa3dcfe793621b12862f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga3079e8ee4f38fa3dcfe793621b12862f">Udma_chClose</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga3079e8ee4f38fa3dcfe793621b12862f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA close channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga3079e8ee4f38fa3dcfe793621b12862f">More...</a><br /></td></tr>
<tr class="separator:ga3079e8ee4f38fa3dcfe793621b12862f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b4996acd14002e3102ff1f6abc7383"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga68b4996acd14002e3102ff1f6abc7383">Udma_chConfigTx</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, const <a class="el" href="structUdma__ChTxPrms.html">Udma_ChTxPrms</a> *txPrms)</td></tr>
<tr class="memdesc:ga68b4996acd14002e3102ff1f6abc7383"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA configure TX channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga68b4996acd14002e3102ff1f6abc7383">More...</a><br /></td></tr>
<tr class="separator:ga68b4996acd14002e3102ff1f6abc7383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b6eee4f43c735c507bbb08a91d802f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gae5b6eee4f43c735c507bbb08a91d802f">Udma_chConfigRx</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, const <a class="el" href="structUdma__ChRxPrms.html">Udma_ChRxPrms</a> *rxPrms)</td></tr>
<tr class="memdesc:gae5b6eee4f43c735c507bbb08a91d802f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA configure RX channel.  <a href="group__DRV__UDMA__CH__MODULE.html#gae5b6eee4f43c735c507bbb08a91d802f">More...</a><br /></td></tr>
<tr class="separator:gae5b6eee4f43c735c507bbb08a91d802f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048f174dacfc605d85ddc07d4609f853"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga048f174dacfc605d85ddc07d4609f853">Udma_chConfigPdma</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, const <a class="el" href="structUdma__ChPdmaPrms.html">Udma_ChPdmaPrms</a> *pdmaPrms)</td></tr>
<tr class="memdesc:ga048f174dacfc605d85ddc07d4609f853"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA configure PDMA channel (peerChNum as part of <a class="el" href="structUdma__ChPrms.html" title="UDMA channel open parameters.">Udma_ChPrms</a>) paired with the UDMAP channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga048f174dacfc605d85ddc07d4609f853">More...</a><br /></td></tr>
<tr class="separator:ga048f174dacfc605d85ddc07d4609f853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46457c6107e4ecb068725002f99cd8e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gaa46457c6107e4ecb068725002f99cd8e">Udma_chEnable</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:gaa46457c6107e4ecb068725002f99cd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel enable API.  <a href="group__DRV__UDMA__CH__MODULE.html#gaa46457c6107e4ecb068725002f99cd8e">More...</a><br /></td></tr>
<tr class="separator:gaa46457c6107e4ecb068725002f99cd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b3a999a4fb5ec1bfd963b1a5eae129"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga63b3a999a4fb5ec1bfd963b1a5eae129">Udma_chDisable</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, uint32_t timeout)</td></tr>
<tr class="memdesc:ga63b3a999a4fb5ec1bfd963b1a5eae129"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel teardown and disable API.  <a href="group__DRV__UDMA__CH__MODULE.html#ga63b3a999a4fb5ec1bfd963b1a5eae129">More...</a><br /></td></tr>
<tr class="separator:ga63b3a999a4fb5ec1bfd963b1a5eae129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f08b41a000ba359923c10864ef252a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga48f08b41a000ba359923c10864ef252a">Udma_chPause</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga48f08b41a000ba359923c10864ef252a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel pause API.  <a href="group__DRV__UDMA__CH__MODULE.html#ga48f08b41a000ba359923c10864ef252a">More...</a><br /></td></tr>
<tr class="separator:ga48f08b41a000ba359923c10864ef252a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f806931b156cb6c5dfb99e7ac28338"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga54f806931b156cb6c5dfb99e7ac28338">Udma_chResume</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga54f806931b156cb6c5dfb99e7ac28338"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA channel resume API.  <a href="group__DRV__UDMA__CH__MODULE.html#ga54f806931b156cb6c5dfb99e7ac28338">More...</a><br /></td></tr>
<tr class="separator:ga54f806931b156cb6c5dfb99e7ac28338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382ee22644d6366731217bcbc669be2f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga382ee22644d6366731217bcbc669be2f">Udma_chGetNum</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga382ee22644d6366731217bcbc669be2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the channel number offset with in a channel type - TX, RX and External (UTC) channel types.  <a href="group__DRV__UDMA__CH__MODULE.html#ga382ee22644d6366731217bcbc669be2f">More...</a><br /></td></tr>
<tr class="separator:ga382ee22644d6366731217bcbc669be2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ded3f9f5d28872dd5b5ee7878fce180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga131c6bfbec0ea6d75fd5639ac788d97e">Udma_RingHandle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga6ded3f9f5d28872dd5b5ee7878fce180">Udma_chGetFqRingHandle</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga6ded3f9f5d28872dd5b5ee7878fce180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default free ring handle of the channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga6ded3f9f5d28872dd5b5ee7878fce180">More...</a><br /></td></tr>
<tr class="separator:ga6ded3f9f5d28872dd5b5ee7878fce180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be0940700a082bcff7a463edd5caa55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga131c6bfbec0ea6d75fd5639ac788d97e">Udma_RingHandle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga2be0940700a082bcff7a463edd5caa55">Udma_chGetCqRingHandle</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga2be0940700a082bcff7a463edd5caa55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default completion ring handle of the channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga2be0940700a082bcff7a463edd5caa55">More...</a><br /></td></tr>
<tr class="separator:ga2be0940700a082bcff7a463edd5caa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0229bd056f9e5a5a71df322690bf848f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga131c6bfbec0ea6d75fd5639ac788d97e">Udma_RingHandle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga0229bd056f9e5a5a71df322690bf848f">Udma_chGetTdCqRingHandle</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga0229bd056f9e5a5a71df322690bf848f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the teardown completion ring handle of the channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga0229bd056f9e5a5a71df322690bf848f">More...</a><br /></td></tr>
<tr class="separator:ga0229bd056f9e5a5a71df322690bf848f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94fa3b2b2f02cc089fb3788273af1c9"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gad94fa3b2b2f02cc089fb3788273af1c9">Udma_chGetFqRingNum</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:gad94fa3b2b2f02cc089fb3788273af1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default free ring number to be programmed in descriptor.  <a href="group__DRV__UDMA__CH__MODULE.html#gad94fa3b2b2f02cc089fb3788273af1c9">More...</a><br /></td></tr>
<tr class="separator:gad94fa3b2b2f02cc089fb3788273af1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678ec2dfa44d352fb2e04be0a1f22e01"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga678ec2dfa44d352fb2e04be0a1f22e01">Udma_chGetCqRingNum</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga678ec2dfa44d352fb2e04be0a1f22e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default completion ring number to be programmed in descriptor.  <a href="group__DRV__UDMA__CH__MODULE.html#ga678ec2dfa44d352fb2e04be0a1f22e01">More...</a><br /></td></tr>
<tr class="separator:ga678ec2dfa44d352fb2e04be0a1f22e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21c8db4d345928c718e4b14a19a0607"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga099fdefbeebeb13ae4c0fc4e1e9f3121">Udma_FlowHandle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gad21c8db4d345928c718e4b14a19a0607">Udma_chGetDefaultFlowHandle</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:gad21c8db4d345928c718e4b14a19a0607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the default flow handle of the RX channel.  <a href="group__DRV__UDMA__CH__MODULE.html#gad21c8db4d345928c718e4b14a19a0607">More...</a><br /></td></tr>
<tr class="separator:gad21c8db4d345928c718e4b14a19a0607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1d9455f17d5ed0fcd2207b71c88892"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gaba1d9455f17d5ed0fcd2207b71c88892">Udma_chGetTriggerEvent</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, uint32_t trigger)</td></tr>
<tr class="memdesc:gaba1d9455f17d5ed0fcd2207b71c88892"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the global trigger event for the channel.  <a href="group__DRV__UDMA__CH__MODULE.html#gaba1d9455f17d5ed0fcd2207b71c88892">More...</a><br /></td></tr>
<tr class="separator:gaba1d9455f17d5ed0fcd2207b71c88892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd815cba0d52ba69b95c07d35751034"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga2bd815cba0d52ba69b95c07d35751034">Udma_chGetSwTriggerRegister</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle)</td></tr>
<tr class="memdesc:ga2bd815cba0d52ba69b95c07d35751034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the software trigger register address for the channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga2bd815cba0d52ba69b95c07d35751034">More...</a><br /></td></tr>
<tr class="separator:ga2bd815cba0d52ba69b95c07d35751034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59568ff4ed70589e691d349a38398960"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga59568ff4ed70589e691d349a38398960">Udma_chSetSwTrigger</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, uint32_t trigger)</td></tr>
<tr class="memdesc:ga59568ff4ed70589e691d349a38398960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the software trigger register based on the trigger mode provided.  <a href="group__DRV__UDMA__CH__MODULE.html#ga59568ff4ed70589e691d349a38398960">More...</a><br /></td></tr>
<tr class="separator:ga59568ff4ed70589e691d349a38398960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd55c588d3db8cf0512b0a76def8273"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4dd55c588d3db8cf0512b0a76def8273">Udma_chSetChaining</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> triggerChHandle, <a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chainedChHandle, uint32_t trigger)</td></tr>
<tr class="memdesc:ga4dd55c588d3db8cf0512b0a76def8273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chains the trigger channel with the chained channel.  <a href="group__DRV__UDMA__CH__MODULE.html#ga4dd55c588d3db8cf0512b0a76def8273">More...</a><br /></td></tr>
<tr class="separator:ga4dd55c588d3db8cf0512b0a76def8273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb68da2d9ea39a9c3eb606006c5e8d2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga4fb68da2d9ea39a9c3eb606006c5e8d2">Udma_chBreakChaining</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> triggerChHandle, <a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chainedChHandle)</td></tr>
<tr class="memdesc:ga4fb68da2d9ea39a9c3eb606006c5e8d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Breaks the chaining by resetting the trigger channel's OES.  <a href="group__DRV__UDMA__CH__MODULE.html#ga4fb68da2d9ea39a9c3eb606006c5e8d2">More...</a><br /></td></tr>
<tr class="separator:ga4fb68da2d9ea39a9c3eb606006c5e8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d5930becda0e3e44a553d4882d8464"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga33d5930becda0e3e44a553d4882d8464">UdmaChPrms_init</a> (<a class="el" href="structUdma__ChPrms.html">Udma_ChPrms</a> *chPrms, uint32_t chType)</td></tr>
<tr class="memdesc:ga33d5930becda0e3e44a553d4882d8464"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUdma__ChPrms.html" title="UDMA channel open parameters.">Udma_ChPrms</a> structure init function.  <a href="group__DRV__UDMA__CH__MODULE.html#ga33d5930becda0e3e44a553d4882d8464">More...</a><br /></td></tr>
<tr class="separator:ga33d5930becda0e3e44a553d4882d8464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9eea06412416f9ae2f06a34728e8af4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gab9eea06412416f9ae2f06a34728e8af4">UdmaChTxPrms_init</a> (<a class="el" href="structUdma__ChTxPrms.html">Udma_ChTxPrms</a> *txPrms, uint32_t chType)</td></tr>
<tr class="memdesc:gab9eea06412416f9ae2f06a34728e8af4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUdma__ChTxPrms.html" title="UDMA TX channel parameters.">Udma_ChTxPrms</a> structure init function.  <a href="group__DRV__UDMA__CH__MODULE.html#gab9eea06412416f9ae2f06a34728e8af4">More...</a><br /></td></tr>
<tr class="separator:gab9eea06412416f9ae2f06a34728e8af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44801fd807a9ebec9a5d3f494e52401"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#gae44801fd807a9ebec9a5d3f494e52401">UdmaChRxPrms_init</a> (<a class="el" href="structUdma__ChRxPrms.html">Udma_ChRxPrms</a> *rxPrms, uint32_t chType)</td></tr>
<tr class="memdesc:gae44801fd807a9ebec9a5d3f494e52401"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUdma__ChRxPrms.html" title="UDMA RX channel parameters.">Udma_ChRxPrms</a> structure init function.  <a href="group__DRV__UDMA__CH__MODULE.html#gae44801fd807a9ebec9a5d3f494e52401">More...</a><br /></td></tr>
<tr class="separator:gae44801fd807a9ebec9a5d3f494e52401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e552abe9d8ebb0d7f925d1b018fce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga009e552abe9d8ebb0d7f925d1b018fce">UdmaChPdmaPrms_init</a> (<a class="el" href="structUdma__ChPdmaPrms.html">Udma_ChPdmaPrms</a> *pdmaPrms)</td></tr>
<tr class="memdesc:ga009e552abe9d8ebb0d7f925d1b018fce"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUdma__ChPdmaPrms.html" title="UDMA PDMA channel Static TR parameters.">Udma_ChPdmaPrms</a> structure init function.  <a href="group__DRV__UDMA__CH__MODULE.html#ga009e552abe9d8ebb0d7f925d1b018fce">More...</a><br /></td></tr>
<tr class="separator:ga009e552abe9d8ebb0d7f925d1b018fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184be1214f14a2b97deeef414c366d06"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CH__MODULE.html#ga184be1214f14a2b97deeef414c366d06">Udma_chGetStats</a> (<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga100aed129312041de5ea034b88bb57b9">Udma_ChHandle</a> chHandle, <a class="el" href="structUdma__ChStats.html">Udma_ChStats</a> *chStats)</td></tr>
<tr class="memdesc:ga184be1214f14a2b97deeef414c366d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get real-time channel statistics.  <a href="group__DRV__UDMA__CH__MODULE.html#ga184be1214f14a2b97deeef414c366d06">More...</a><br /></td></tr>
<tr class="separator:ga184be1214f14a2b97deeef414c366d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b96105ae3c289bf1d93d78eb9d8094bc.html">udma</a></li><li class="navelem"><a class="el" href="dir_4b2ba18ea3291cc45c9db16109e6f21d.html">include</a></li><li class="navelem"><a class="el" href="udma__ch_8h.html">udma_ch.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
