

================================================================
== Vivado HLS Report for 'atan_generic_double_s'
================================================================
* Date:           Sun Aug 23 03:38:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CarSimOnFPGA
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.591|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  179|    1|  179|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  176|  176|         2|          -|          -|    88|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|     146|    3996|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        4|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      92|    -|
|Register         |        -|      -|     789|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      0|     935|    4088|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      890|    840|  407600|  203800|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_ctab_table_12_U  |atan_generic_doublbW  |        4|  0|   0|    0|   128|  126|     1|        16128|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        4|  0|   0|    0|   128|  126|     1|        16128|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |NZeros_fu_474_p2        |     +    |      0|   0|   39|          32|          32|
    |add_ln130_1_fu_375_p2   |     +    |      0|   0|   95|          88|          88|
    |add_ln130_2_fu_540_p2   |     +    |      0|   0|   93|          86|          86|
    |add_ln130_fu_341_p2     |     +    |      0|   0|   95|          88|          88|
    |add_ln858_fu_653_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln869_fu_742_p2     |     +    |      0|   0|   11|          11|          11|
    |exp_fu_231_p2           |     +    |      0|   0|   19|          12|          11|
    |k_fu_311_p2             |     +    |      0|   0|   15|           7|           1|
    |lsb_index_fu_553_p2     |     +    |      0|   0|   39|           7|          32|
    |m_1_fu_701_p2           |     +    |      0|   0|   71|          64|          64|
    |p_Val2_51_fu_524_p2     |     +    |      0|   0|   92|          85|          85|
    |sub_ln130_1_fu_369_p2   |     -    |      0|   0|   95|          88|          88|
    |sub_ln130_2_fu_534_p2   |     -    |      0|   0|   93|          86|          86|
    |sub_ln130_fu_335_p2     |     -    |      0|   0|   95|          88|          88|
    |sub_ln1311_fu_255_p2    |     -    |      0|   0|   18|          10|          11|
    |sub_ln848_fu_488_p2     |     -    |      0|   0|   39|           7|          32|
    |sub_ln851_fu_574_p2     |     -    |      0|   0|   15|           4|           7|
    |sub_ln858_fu_667_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln869_fu_737_p2     |     -    |      0|   0|   11|           1|          11|
    |tmp_V_fu_408_p2         |     -    |      0|   0|   93|           1|          86|
    |a_fu_600_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln853_fu_627_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_37_fu_589_p2   |    and   |      0|   0|   86|          86|          86|
    |r_V_37_fu_329_p2        |   ashr   |      0|   0|  279|          88|          88|
    |r_V_38_fu_355_p2        |   ashr   |      0|   0|  279|          88|          88|
    |tmp_4_fu_432_p3         |   ctlz   |      0|  73|   71|          64|           0|
    |tmp_fu_462_p3           |   ctlz   |      0|  73|   71|          64|           0|
    |icmp_ln1029_fu_444_p2   |   icmp   |      0|   0|   29|          64|           1|
    |icmp_ln167_fu_305_p2    |   icmp   |      0|   0|   11|           7|           7|
    |icmp_ln839_fu_394_p2    |   icmp   |      0|   0|   50|          86|           1|
    |icmp_ln849_fu_221_p2    |   icmp   |      0|   0|   13|          11|          10|
    |icmp_ln851_1_fu_594_p2  |   icmp   |      0|   0|   50|          86|           1|
    |icmp_ln851_fu_568_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln858_fu_647_p2    |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln851_fu_583_p2    |   lshr   |      0|   0|  271|           2|          86|
    |lshr_ln858_fu_662_p2    |   lshr   |      0|   0|  271|          86|          86|
    |r_V_fu_281_p2           |   lshr   |      0|   0|  271|          86|          86|
    |or_ln853_fu_633_p2      |    or    |      0|   0|    2|           1|           1|
    |exp_2_fu_265_p3         |  select  |      0|   0|   12|           1|          12|
    |l_fu_480_p3             |  select  |      0|   0|   32|           1|          32|
    |m_fu_689_p3             |  select  |      0|   0|   64|           1|          64|
    |r_V_36_fu_293_p3        |  select  |      0|   0|   86|           1|          86|
    |select_ln869_fu_729_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_13_fu_414_p3      |  select  |      0|   0|   86|           1|          86|
    |tx_V_fu_347_p3          |  select  |      0|   0|   88|           1|          88|
    |ty_V_fu_381_p3          |  select  |      0|   0|   88|           1|          88|
    |tz_V_fu_546_p3          |  select  |      0|   0|   86|           1|          86|
    |r_V_32_fu_287_p2        |    shl   |      0|   0|  271|          86|          86|
    |shl_ln858_fu_676_p2     |    shl   |      0|   0|  271|          86|          86|
    |xor_ln853_fu_614_p2     |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      0| 146| 3996|        1844|        2242|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  25|          6|    1|          6|
    |ap_phi_mux_p_071_phi_fu_194_p6  |   9|          2|   64|        128|
    |ap_return                       |   9|          2|   64|        128|
    |p_071_reg_190                   |  13|          3|   64|        192|
    |p_Val2_28_reg_159               |   9|          2|   88|        176|
    |p_Val2_40_reg_168               |   9|          2|   88|        176|
    |tmp_V_12_reg_147                |   9|          2|   86|        172|
    |ush_1_reg_179                   |   9|          2|    7|         14|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  92|         21|  462|        992|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |ap_return_preg       |  64|   0|   64|          0|
    |icmp_ln839_reg_813   |   1|   0|    1|          0|
    |icmp_ln849_reg_776   |   1|   0|    1|          0|
    |k_reg_788            |   7|   0|    7|          0|
    |p_071_reg_190        |  64|   0|   64|          0|
    |p_Result_39_reg_817  |   1|   0|    1|          0|
    |p_Result_41_reg_852  |  64|   0|   64|          0|
    |p_Val2_28_reg_159    |  88|   0|   88|          0|
    |p_Val2_40_reg_168    |  88|   0|   88|          0|
    |sub_ln848_reg_830    |  32|   0|   32|          0|
    |tmp_10_reg_793       |   1|   0|    1|          0|
    |tmp_V_12_reg_147     |  86|   0|   86|          0|
    |tmp_V_13_reg_822     |  86|   0|   86|          0|
    |trunc_ln847_reg_842  |  11|   0|   11|          0|
    |trunc_ln851_reg_837  |   7|   0|    7|          0|
    |tx_V_reg_798         |  88|   0|   88|          0|
    |ty_V_reg_803         |  88|   0|   88|          0|
    |ush_1_reg_179        |   7|   0|    7|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 789|   0|  789|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | atan_generic<double> | return value |
|t_in       |  in |   64|   ap_none  |         t_in         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 3 4 5 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.54>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_in_read = call double @_ssdm_op_Read.ap_auto.double(double %t_in) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:577]   --->   Operation 6 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %t_in_read to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:578]   --->   Operation 7 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_V_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:578]   --->   Operation 8 'partselect' 'tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V_11 = trunc i64 %p_Val2_s to i52" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:578]   --->   Operation 9 'trunc' 'tmp_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.07ns)   --->   "%icmp_ln849 = icmp ult i11 %tmp_V_10, 996" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:580]   --->   Operation 10 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.90ns)   --->   "br i1 %icmp_ln849, label %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit, label %_ZN9ap_ufixedILi86ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:580]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.90>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V_10 to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:606]   --->   Operation 12 'zext' 'zext_ln502' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "%exp = add i12 %zext_ln502, -1023" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:606]   --->   Operation 13 'add' 'exp' <Predicate = (!icmp_ln849)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%X_V = call i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33(i1 true, i52 %tmp_V_11, i33 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:607]   --->   Operation 14 'bitconcatenate' 'X_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %exp, i32 11)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 15 'bitselect' 'isNeg' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V_10" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 16 'sub' 'sub_ln1311' <Predicate = (!icmp_ln849)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 17 'sext' 'sext_ln1311' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.62ns)   --->   "%exp_2 = select i1 %isNeg, i12 %sext_ln1311, i12 %exp" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 18 'select' 'exp_2' <Predicate = (!icmp_ln849)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %exp_2 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 19 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i86" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 20 'zext' 'zext_ln1287' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node r_V_36)   --->   "%r_V = lshr i86 %X_V, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 21 'lshr' 'r_V' <Predicate = (!icmp_ln849)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node r_V_36)   --->   "%r_V_32 = shl i86 %X_V, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 22 'shl' 'r_V_32' <Predicate = (!icmp_ln849)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.56ns) (out node of the LUT)   --->   "%r_V_36 = select i1 %isNeg, i86 %r_V, i86 %r_V_32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 23 'select' 'r_V_36' <Predicate = (!icmp_ln849)> <Delay = 2.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%y_V = zext i86 %r_V_36 to i88" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:617]   --->   Operation 24 'zext' 'y_V' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.87ns)   --->   "br label %1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:167->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 25 'br' <Predicate = (!icmp_ln849)> <Delay = 0.87>

State 2 <SV = 1> <Delay = 8.40>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_V_12 = phi i86 [ 0, %_ZN9ap_ufixedILi86ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %tz_V, %"cordic_::addsub<0, 0, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region" ]"   --->   Operation 26 'phi' 'tmp_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_28 = phi i88 [ %y_V, %_ZN9ap_ufixedILi86ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %ty_V, %"cordic_::addsub<0, 0, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region" ]"   --->   Operation 27 'phi' 'p_Val2_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_40 = phi i88 [ 38685626227668133590597632, %_ZN9ap_ufixedILi86ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %tx_V, %"cordic_::addsub<0, 0, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region" ]"   --->   Operation 28 'phi' 'p_Val2_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ush_1 = phi i7 [ 0, %_ZN9ap_ufixedILi86ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %k, %"cordic_::addsub<0, 0, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region" ]"   --->   Operation 29 'phi' 'ush_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.92ns)   --->   "%icmp_ln167 = icmp eq i7 %ush_1, -40" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:167->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 30 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 88, i64 88, i64 88) nounwind"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.27ns)   --->   "%k = add i7 %ush_1, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:167->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 32 'add' 'k' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln167, label %"cordic_circ_v1<88, 1, 0, 0, 88, 3, 86, 1>.exit", label %"cordic_::addsub<0, 0, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region"" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:167->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %p_Val2_28, i32 87)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:172->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 34 'bitselect' 'tmp_10' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i7 %ush_1 to i88" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:188->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 35 'zext' 'zext_ln1253' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.57ns)   --->   "%r_V_37 = ashr i88 %p_Val2_28, %zext_ln1253" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:188->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 36 'ashr' 'r_V_37' <Predicate = (!icmp_ln167)> <Delay = 2.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 37 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:127->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 38 'speclatency' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.04ns)   --->   "%sub_ln130 = sub i88 %p_Val2_40, %r_V_37" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 39 'sub' 'sub_ln130' <Predicate = (!icmp_ln167)> <Delay = 2.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.04ns)   --->   "%add_ln130 = add i88 %p_Val2_40, %r_V_37" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 40 'add' 'add_ln130' <Predicate = (!icmp_ln167)> <Delay = 2.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.64ns)   --->   "%tx_V = select i1 %tmp_10, i88 %sub_ln130, i88 %add_ln130" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 41 'select' 'tx_V' <Predicate = (!icmp_ln167)> <Delay = 0.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_1, i32 %rbegin) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 42 'specregionend' 'rend' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.57ns)   --->   "%r_V_38 = ashr i88 %p_Val2_40, %zext_ln1253" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:190->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 43 'ashr' 'r_V_38' <Predicate = (!icmp_ln167)> <Delay = 2.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %p_Val2_28, i32 87)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 44 'bitselect' 'tmp_11' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 45 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:127->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 46 'speclatency' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.04ns)   --->   "%sub_ln130_1 = sub i88 %p_Val2_28, %r_V_38" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 47 'sub' 'sub_ln130_1' <Predicate = (!icmp_ln167)> <Delay = 2.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.04ns)   --->   "%add_ln130_1 = add i88 %p_Val2_28, %r_V_38" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 48 'add' 'add_ln130_1' <Predicate = (!icmp_ln167)> <Delay = 2.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.64ns)   --->   "%ty_V = select i1 %tmp_11, i88 %add_ln130_1, i88 %sub_ln130_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 49 'select' 'ty_V' <Predicate = (!icmp_ln167)> <Delay = 0.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%rend42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 50 'specregionend' 'rend42' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i7 %ush_1 to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 51 'zext' 'zext_ln192' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%cordic_ctab_table_12_1 = getelementptr [128 x i126]* @cordic_ctab_table_12, i64 0, i64 %zext_ln192" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 52 'getelementptr' 'cordic_ctab_table_12_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.26ns)   --->   "%p_Val2_48 = load i126* %cordic_ctab_table_12_1, align 16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 53 'load' 'p_Val2_48' <Predicate = (!icmp_ln167)> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_2 : Operation 54 [1/1] (1.54ns)   --->   "%icmp_ln839 = icmp eq i86 %tmp_V_12, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 54 'icmp' 'icmp_ln839' <Predicate = (icmp_ln167)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.90ns)   --->   "br i1 %icmp_ln839, label %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit, label %._crit_edge.0_ifconv" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 55 'br' <Predicate = (icmp_ln167)> <Delay = 0.90>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i86.i32(i86 %tmp_V_12, i32 85)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 56 'bitselect' 'p_Result_39' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.01ns)   --->   "%tmp_V = sub nsw i86 0, %tmp_V_12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 57 'sub' 'tmp_V' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.64ns)   --->   "%tmp_V_13 = select i1 %p_Result_39, i86 %tmp_V, i86 %tmp_V_12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 58 'select' 'tmp_V_13' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 0.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i86.i32.i32(i86 %tmp_V_13, i32 22, i32 85)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 59 'partselect' 'p_Result_s' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.22ns)   --->   "%tmp_4 = call i64 @llvm.ctlz.i64(i64 %p_Result_s, i1 true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 60 'ctlz' 'tmp_4' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 2.22> <Core = "CTLZ">   --->   Core 63 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1028 = trunc i64 %tmp_4 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 61 'trunc' 'trunc_ln1028' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.43ns)   --->   "%icmp_ln1029 = icmp eq i64 %p_Result_s, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 62 'icmp' 'icmp_ln1029' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1035 = trunc i86 %tmp_V_13 to i22" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 63 'trunc' 'trunc_ln1035' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_40 = call i64 @_ssdm_op_BitConcatenate.i64.i22.i42(i22 %trunc_ln1035, i42 -1)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 64 'bitconcatenate' 'p_Result_40' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.22ns)   --->   "%tmp = call i64 @llvm.ctlz.i64(i64 %p_Result_40, i1 true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 65 'ctlz' 'tmp' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 2.22> <Core = "CTLZ">   --->   Core 63 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1037 = trunc i64 %tmp to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 66 'trunc' 'trunc_ln1037' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.51ns)   --->   "%NZeros = add nsw i32 %trunc_ln1028, %trunc_ln1037" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 67 'add' 'NZeros' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.49ns)   --->   "%l = select i1 %icmp_ln1029, i32 %NZeros, i32 %trunc_ln1028" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 68 'select' 'l' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.51ns)   --->   "%sub_ln848 = sub nsw i32 86, %l" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 69 'sub' 'sub_ln848' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %sub_ln848 to i7" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 70 'trunc' 'trunc_ln851' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln847 = trunc i32 %l to i11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 71 'trunc' 'trunc_ln847' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.93>
ST_3 : Operation 72 [1/2] (2.26ns)   --->   "%p_Val2_48 = load i126* %cordic_ctab_table_12_1, align 16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 72 'load' 'p_Val2_48' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln667_1 = call i85 @_ssdm_op_PartSelect.i85.i126.i32.i32(i126 %p_Val2_48, i32 41, i32 125)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 73 'partselect' 'trunc_ln667_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_48, i32 40)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 74 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i1 %tmp_12 to i85" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 75 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.00ns)   --->   "%p_Val2_51 = add i85 %trunc_ln667_1, %zext_ln369" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 76 'add' 'p_Val2_51' <Predicate = true> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln369_1 = zext i85 %p_Val2_51 to i86" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 77 'zext' 'zext_ln369_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 78 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:127->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 79 'speclatency' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.01ns)   --->   "%sub_ln130_2 = sub i86 %tmp_V_12, %zext_ln369_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 80 'sub' 'sub_ln130_2' <Predicate = (tmp_10)> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (2.01ns)   --->   "%add_ln130_2 = add i86 %tmp_V_12, %zext_ln369_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 81 'add' 'add_ln130_2' <Predicate = (!tmp_10)> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.64ns)   --->   "%tz_V = select i1 %tmp_10, i86 %sub_ln130_2, i86 %add_ln130_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 82 'select' 'tz_V' <Predicate = true> <Delay = 0.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%rend47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_2, i32 %rbegin2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 83 'specregionend' 'rend47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:167->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 8.59>
ST_4 : Operation 85 [1/1] (1.51ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln848" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 85 'add' 'lsb_index' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 86 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.28ns)   --->   "%icmp_ln851 = icmp sgt i31 %tmp_14, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 87 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.27ns)   --->   "%sub_ln851 = sub i7 12, %trunc_ln851" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 88 'sub' 'sub_ln851' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln851_1)   --->   "%zext_ln851 = zext i7 %sub_ln851 to i86" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 89 'zext' 'zext_ln851' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln851_1)   --->   "%lshr_ln851 = lshr i86 -1, %zext_ln851" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 90 'lshr' 'lshr_ln851' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln851_1)   --->   "%p_Result_37 = and i86 %tmp_V_13, %lshr_ln851" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 91 'and' 'p_Result_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.79ns) (out node of the LUT)   --->   "%icmp_ln851_1 = icmp ne i86 %p_Result_37, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 92 'icmp' 'icmp_ln851_1' <Predicate = true> <Delay = 1.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln851, %icmp_ln851_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 93 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 94 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln853 = xor i1 %tmp_15, true" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 95 'xor' 'xor_ln853' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i86.i32(i86 %tmp_V_13, i32 %lsb_index)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 96 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln853 = and i1 %p_Result_5, %xor_ln853" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 97 'and' 'and_ln853' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln853 = or i1 %and_ln853, %a" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 98 'or' 'or_ln853' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.47ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln853)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 99 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.47>
ST_4 : Operation 100 [1/1] (1.28ns)   --->   "%icmp_ln858 = icmp sgt i32 %lsb_index, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 100 'icmp' 'icmp_ln858' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.51ns)   --->   "%add_ln858 = add nsw i32 -54, %sub_ln848" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 101 'add' 'add_ln858' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln858 = zext i32 %add_ln858 to i86" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 102 'zext' 'zext_ln858' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln858 = lshr i86 %tmp_V_13, %zext_ln858" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 103 'lshr' 'lshr_ln858' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.51ns)   --->   "%sub_ln858 = sub i32 54, %sub_ln848" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 104 'sub' 'sub_ln858' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln858_1 = zext i32 %sub_ln858 to i86" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 105 'zext' 'zext_ln858_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln858 = shl i86 %tmp_V_13, %zext_ln858_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 106 'shl' 'shl_ln858' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln858 = trunc i86 %lshr_ln858 to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 107 'trunc' 'trunc_ln858' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln858_1 = trunc i86 %shl_ln858 to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 108 'trunc' 'trunc_ln858_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln858, i64 %trunc_ln858, i64 %trunc_ln858_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 109 'select' 'm' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln865 = zext i32 %or_ln to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 110 'zext' 'zext_ln865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.56ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, %zext_ln865" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 111 'add' 'm_1' <Predicate = true> <Delay = 2.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%m_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_1, i32 1, i32 63)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 112 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%m_5 = zext i63 %m_4 to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 113 'zext' 'm_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_1, i32 54)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 114 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.49ns)   --->   "%select_ln869 = select i1 %tmp_16, i11 1023, i11 1022" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 115 'select' 'select_ln869' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln869 = sub i11 1, %trunc_ln847" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 116 'sub' 'sub_ln869' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln869 = add i11 %select_ln869, %sub_ln869" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 117 'add' 'add_ln869' <Predicate = true> <Delay = 1.98> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_39, i11 %add_ln869)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 118 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_41 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_5, i12 %tmp_9, i32 52, i32 63)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 119 'partset' 'p_Result_41' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.90>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln683 = bitcast i64 %p_Result_41 to double" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 120 'bitcast' 'bitcast_ln683' <Predicate = (!icmp_ln849 & !icmp_ln839)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.90ns)   --->   "br label %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 121 'br' <Predicate = (!icmp_ln849 & !icmp_ln839)> <Delay = 0.90>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_071 = phi double [ %bitcast_ln683, %._crit_edge.0_ifconv ], [ %t_in_read, %0 ], [ 0.000000e+00, %"cordic_circ_v1<88, 1, 0, 0, 88, 3, 86, 1>.exit" ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 122 'phi' 'p_071' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "ret double %p_071" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:623]   --->   Operation 123 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_ctab_table_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read              (read             ) [ 011111]
p_Val2_s               (bitcast          ) [ 000000]
tmp_V_10               (partselect       ) [ 000000]
tmp_V_11               (trunc            ) [ 000000]
icmp_ln849             (icmp             ) [ 011111]
br_ln580               (br               ) [ 011111]
zext_ln502             (zext             ) [ 000000]
exp                    (add              ) [ 000000]
X_V                    (bitconcatenate   ) [ 000000]
isNeg                  (bitselect        ) [ 000000]
sub_ln1311             (sub              ) [ 000000]
sext_ln1311            (sext             ) [ 000000]
exp_2                  (select           ) [ 000000]
sext_ln1311_1          (sext             ) [ 000000]
zext_ln1287            (zext             ) [ 000000]
r_V                    (lshr             ) [ 000000]
r_V_32                 (shl              ) [ 000000]
r_V_36                 (select           ) [ 000000]
y_V                    (zext             ) [ 011100]
br_ln167               (br               ) [ 011100]
tmp_V_12               (phi              ) [ 001100]
p_Val2_28              (phi              ) [ 001000]
p_Val2_40              (phi              ) [ 001000]
ush_1                  (phi              ) [ 001000]
icmp_ln167             (icmp             ) [ 001100]
empty                  (speclooptripcount) [ 000000]
k                      (add              ) [ 011100]
br_ln167               (br               ) [ 000000]
tmp_10                 (bitselect        ) [ 000100]
zext_ln1253            (zext             ) [ 000000]
r_V_37                 (ashr             ) [ 000000]
rbegin                 (specregionbegin  ) [ 000000]
speclatency_ln127      (speclatency      ) [ 000000]
sub_ln130              (sub              ) [ 000000]
add_ln130              (add              ) [ 000000]
tx_V                   (select           ) [ 011100]
rend                   (specregionend    ) [ 000000]
r_V_38                 (ashr             ) [ 000000]
tmp_11                 (bitselect        ) [ 000000]
rbegin1                (specregionbegin  ) [ 000000]
speclatency_ln127      (speclatency      ) [ 000000]
sub_ln130_1            (sub              ) [ 000000]
add_ln130_1            (add              ) [ 000000]
ty_V                   (select           ) [ 011100]
rend42                 (specregionend    ) [ 000000]
zext_ln192             (zext             ) [ 000000]
cordic_ctab_table_12_1 (getelementptr    ) [ 000100]
icmp_ln839             (icmp             ) [ 001111]
br_ln622               (br               ) [ 011111]
p_Result_39            (bitselect        ) [ 000010]
tmp_V                  (sub              ) [ 000000]
tmp_V_13               (select           ) [ 000010]
p_Result_s             (partselect       ) [ 000000]
tmp_4                  (ctlz             ) [ 000000]
trunc_ln1028           (trunc            ) [ 000000]
icmp_ln1029            (icmp             ) [ 000000]
trunc_ln1035           (trunc            ) [ 000000]
p_Result_40            (bitconcatenate   ) [ 000000]
tmp                    (ctlz             ) [ 000000]
trunc_ln1037           (trunc            ) [ 000000]
NZeros                 (add              ) [ 000000]
l                      (select           ) [ 000000]
sub_ln848              (sub              ) [ 000010]
trunc_ln851            (trunc            ) [ 000010]
trunc_ln847            (trunc            ) [ 000010]
p_Val2_48              (load             ) [ 000000]
trunc_ln667_1          (partselect       ) [ 000000]
tmp_12                 (bitselect        ) [ 000000]
zext_ln369             (zext             ) [ 000000]
p_Val2_51              (add              ) [ 000000]
zext_ln369_1           (zext             ) [ 000000]
rbegin2                (specregionbegin  ) [ 000000]
speclatency_ln127      (speclatency      ) [ 000000]
sub_ln130_2            (sub              ) [ 000000]
add_ln130_2            (add              ) [ 000000]
tz_V                   (select           ) [ 011100]
rend47                 (specregionend    ) [ 000000]
br_ln167               (br               ) [ 011100]
lsb_index              (add              ) [ 000000]
tmp_14                 (partselect       ) [ 000000]
icmp_ln851             (icmp             ) [ 000000]
sub_ln851              (sub              ) [ 000000]
zext_ln851             (zext             ) [ 000000]
lshr_ln851             (lshr             ) [ 000000]
p_Result_37            (and              ) [ 000000]
icmp_ln851_1           (icmp             ) [ 000000]
a                      (and              ) [ 000000]
tmp_15                 (bitselect        ) [ 000000]
xor_ln853              (xor              ) [ 000000]
p_Result_5             (bitselect        ) [ 000000]
and_ln853              (and              ) [ 000000]
or_ln853               (or               ) [ 000000]
or_ln                  (bitconcatenate   ) [ 000000]
icmp_ln858             (icmp             ) [ 000000]
add_ln858              (add              ) [ 000000]
zext_ln858             (zext             ) [ 000000]
lshr_ln858             (lshr             ) [ 000000]
sub_ln858              (sub              ) [ 000000]
zext_ln858_1           (zext             ) [ 000000]
shl_ln858              (shl              ) [ 000000]
trunc_ln858            (trunc            ) [ 000000]
trunc_ln858_1          (trunc            ) [ 000000]
m                      (select           ) [ 000000]
zext_ln865             (zext             ) [ 000000]
m_1                    (add              ) [ 000000]
m_4                    (partselect       ) [ 000000]
m_5                    (zext             ) [ 000000]
tmp_16                 (bitselect        ) [ 000000]
select_ln869           (select           ) [ 000000]
sub_ln869              (sub              ) [ 000000]
add_ln869              (add              ) [ 000000]
tmp_9                  (bitconcatenate   ) [ 000000]
p_Result_41            (partset          ) [ 000001]
bitcast_ln683          (bitcast          ) [ 000000]
br_ln622               (br               ) [ 000000]
p_071                  (phi              ) [ 000001]
ret_ln623              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cordic_ctab_table_12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_ctab_table_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i86.i1.i52.i33"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i88.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i86.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i22.i42"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i85.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i126.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="t_in_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="cordic_ctab_table_12_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="126" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_ctab_table_12_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="126" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_48/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_V_12_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="86" slack="1"/>
<pin id="149" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_12 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_V_12_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="86" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_12/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="p_Val2_28_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="88" slack="2147483647"/>
<pin id="161" dir="1" index="1" bw="88" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_28 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Val2_28_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="86" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="88" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_28/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="p_Val2_40_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="88" slack="1"/>
<pin id="170" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_40 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_Val2_40_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="87" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="88" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_40/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="ush_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="1"/>
<pin id="181" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="ush_1_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ush_1/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="p_071_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="2"/>
<pin id="192" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_071 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_071_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="64" slack="3"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="4" bw="64" slack="2"/>
<pin id="200" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="6" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Val2_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_V_10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="0" index="3" bw="7" slack="0"/>
<pin id="212" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_10/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_V_11_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_11/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln849_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="11" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln502_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="exp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="11" slack="0"/>
<pin id="234" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="X_V_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="86" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="52" slack="0"/>
<pin id="241" dir="0" index="3" bw="1" slack="0"/>
<pin id="242" dir="1" index="4" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="X_V/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="isNeg_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="12" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sub_ln1311_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln1311_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="exp_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="12" slack="0"/>
<pin id="268" dir="0" index="2" bw="12" slack="0"/>
<pin id="269" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exp_2/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln1311_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln1287_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="r_V_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="86" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="r_V_32_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="86" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_32/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="r_V_36_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="86" slack="0"/>
<pin id="296" dir="0" index="2" bw="86" slack="0"/>
<pin id="297" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_36/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="y_V_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="86" slack="0"/>
<pin id="303" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln167_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="7" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="k_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_10_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="88" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln1253_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="r_V_37_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="88" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_37/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sub_ln130_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="88" slack="0"/>
<pin id="337" dir="0" index="1" bw="88" slack="0"/>
<pin id="338" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln130_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="88" slack="0"/>
<pin id="343" dir="0" index="1" bw="88" slack="0"/>
<pin id="344" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tx_V_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="88" slack="0"/>
<pin id="350" dir="0" index="2" bw="88" slack="0"/>
<pin id="351" dir="1" index="3" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tx_V/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="r_V_38_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="88" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="0"/>
<pin id="358" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_38/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_11_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="88" slack="0"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sub_ln130_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="88" slack="0"/>
<pin id="371" dir="0" index="1" bw="88" slack="0"/>
<pin id="372" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln130_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="88" slack="0"/>
<pin id="377" dir="0" index="1" bw="88" slack="0"/>
<pin id="378" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="ty_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="88" slack="0"/>
<pin id="384" dir="0" index="2" bw="88" slack="0"/>
<pin id="385" dir="1" index="3" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ty_V/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln192_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln839_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="86" slack="0"/>
<pin id="396" dir="0" index="1" bw="86" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln839/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_39_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="86" slack="0"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_39/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_V_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="86" slack="0"/>
<pin id="411" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_V_13_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="86" slack="0"/>
<pin id="417" dir="0" index="2" bw="86" slack="0"/>
<pin id="418" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_13/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Result_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="0" index="1" bw="86" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="8" slack="0"/>
<pin id="427" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln1028_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1028/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln1029_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="0" index="1" bw="64" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1029/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln1035_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="86" slack="0"/>
<pin id="452" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1035/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_Result_40_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="0" index="1" bw="22" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_40/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln1037_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1037/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="NZeros_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="l_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln848_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln848/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln851_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln847_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln847/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln667_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="85" slack="0"/>
<pin id="504" dir="0" index="1" bw="126" slack="0"/>
<pin id="505" dir="0" index="2" bw="7" slack="0"/>
<pin id="506" dir="0" index="3" bw="8" slack="0"/>
<pin id="507" dir="1" index="4" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln667_1/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_12_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="126" slack="0"/>
<pin id="515" dir="0" index="2" bw="7" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln369_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln369/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Val2_51_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="85" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_51/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln369_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="85" slack="0"/>
<pin id="532" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln369_1/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sub_ln130_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="86" slack="1"/>
<pin id="536" dir="0" index="1" bw="85" slack="0"/>
<pin id="537" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130_2/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln130_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="86" slack="1"/>
<pin id="542" dir="0" index="1" bw="85" slack="0"/>
<pin id="543" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_2/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tz_V_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="86" slack="0"/>
<pin id="549" dir="0" index="2" bw="86" slack="0"/>
<pin id="550" dir="1" index="3" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tz_V/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="lsb_index_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="1"/>
<pin id="556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_14_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="31" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="0" index="3" bw="6" slack="0"/>
<pin id="563" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln851_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="31" slack="0"/>
<pin id="570" dir="0" index="1" bw="31" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sub_ln851_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="7" slack="1"/>
<pin id="577" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln851/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln851_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="7" slack="0"/>
<pin id="581" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln851/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="lshr_ln851_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="7" slack="0"/>
<pin id="586" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln851/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_Result_37_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="86" slack="1"/>
<pin id="591" dir="0" index="1" bw="86" slack="0"/>
<pin id="592" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_37/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln851_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="86" slack="0"/>
<pin id="596" dir="0" index="1" bw="86" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="a_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_15_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="xor_ln853_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln853/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_Result_5_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="86" slack="1"/>
<pin id="623" dir="0" index="2" bw="32" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="and_ln853_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln853/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_ln853_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln853/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="1" slack="0"/>
<pin id="643" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln858_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln858/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln858_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="1"/>
<pin id="656" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln858/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln858_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln858/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="lshr_ln858_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="86" slack="1"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln858/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sub_ln858_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="7" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="1"/>
<pin id="670" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln858/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln858_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln858_1/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="shl_ln858_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="86" slack="1"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln858/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln858_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="86" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln858/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln858_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="86" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln858_1/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="m_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="0" index="2" bw="64" slack="0"/>
<pin id="693" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln865_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln865/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="m_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="m_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="63" slack="0"/>
<pin id="709" dir="0" index="1" bw="64" slack="0"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="0" index="3" bw="7" slack="0"/>
<pin id="712" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="m_5_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="63" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_5/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_16_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="64" slack="0"/>
<pin id="724" dir="0" index="2" bw="7" slack="0"/>
<pin id="725" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="select_ln869_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="11" slack="0"/>
<pin id="732" dir="0" index="2" bw="11" slack="0"/>
<pin id="733" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln869/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sub_ln869_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="11" slack="1"/>
<pin id="740" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln869/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln869_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="0"/>
<pin id="744" dir="0" index="1" bw="11" slack="0"/>
<pin id="745" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln869/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_9_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="1"/>
<pin id="751" dir="0" index="2" bw="11" slack="0"/>
<pin id="752" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_Result_41_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="0"/>
<pin id="757" dir="0" index="1" bw="63" slack="0"/>
<pin id="758" dir="0" index="2" bw="12" slack="0"/>
<pin id="759" dir="0" index="3" bw="7" slack="0"/>
<pin id="760" dir="0" index="4" bw="7" slack="0"/>
<pin id="761" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_41/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="bitcast_ln683_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="1"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln683/5 "/>
</bind>
</comp>

<comp id="771" class="1005" name="t_in_read_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="3"/>
<pin id="773" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="t_in_read "/>
</bind>
</comp>

<comp id="776" class="1005" name="icmp_ln849_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="3"/>
<pin id="778" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln849 "/>
</bind>
</comp>

<comp id="780" class="1005" name="y_V_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="88" slack="1"/>
<pin id="782" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="788" class="1005" name="k_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="7" slack="0"/>
<pin id="790" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_10_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="1"/>
<pin id="795" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tx_V_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="88" slack="0"/>
<pin id="800" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opset="tx_V "/>
</bind>
</comp>

<comp id="803" class="1005" name="ty_V_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="88" slack="0"/>
<pin id="805" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opset="ty_V "/>
</bind>
</comp>

<comp id="808" class="1005" name="cordic_ctab_table_12_1_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="7" slack="1"/>
<pin id="810" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cordic_ctab_table_12_1 "/>
</bind>
</comp>

<comp id="813" class="1005" name="icmp_ln839_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="2"/>
<pin id="815" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln839 "/>
</bind>
</comp>

<comp id="817" class="1005" name="p_Result_39_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_39 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_V_13_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="86" slack="1"/>
<pin id="824" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13 "/>
</bind>
</comp>

<comp id="830" class="1005" name="sub_ln848_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln848 "/>
</bind>
</comp>

<comp id="837" class="1005" name="trunc_ln851_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="1"/>
<pin id="839" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln851 "/>
</bind>
</comp>

<comp id="842" class="1005" name="trunc_ln847_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="11" slack="1"/>
<pin id="844" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln847 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tz_V_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="86" slack="1"/>
<pin id="849" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tz_V "/>
</bind>
</comp>

<comp id="852" class="1005" name="p_Result_41_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_41 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="60" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="126" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="190" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="206"><net_src comp="128" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="203" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="207" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="207" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="217" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="231" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="207" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="247" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="231" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="237" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="237" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="277" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="247" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="281" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="183" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="183" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="162" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="183" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="162" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="172" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="172" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="329" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="317" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="335" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="341" pin="2"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="172" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="325" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="162" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="162" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="355" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="162" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="355" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="361" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="369" pin="2"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="183" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="398"><net_src comp="151" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="62" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="151" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="64" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="28" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="151" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="400" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="151" pin="4"/><net_sink comp="414" pin=2"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="414" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="422" pin="4"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="18" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="422" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="414" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="72" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="70" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="454" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="18" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="440" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="444" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="440" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="76" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="480" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="480" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="141" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="80" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="517"><net_src comp="84" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="141" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="86" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="502" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="147" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="147" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="530" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="534" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="540" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="90" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="564"><net_src comp="92" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="553" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="96" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="572"><net_src comp="558" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="98" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="100" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="102" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="28" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="568" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="104" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="553" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="96" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="18" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="62" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="553" pin="2"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="620" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="614" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="600" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="106" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="98" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="633" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="553" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="52" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="108" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="653" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="110" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="672" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="662" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="676" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="647" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="681" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="685" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="700"><net_src comp="639" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="689" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="112" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="94" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="716"><net_src comp="114" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="720"><net_src comp="707" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="116" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="701" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="110" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="734"><net_src comp="721" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="26" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="118" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="120" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="729" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="122" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="748" pin=2"/></net>

<net id="762"><net_src comp="124" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="717" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="748" pin="3"/><net_sink comp="755" pin=2"/></net>

<net id="765"><net_src comp="8" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="766"><net_src comp="114" pin="0"/><net_sink comp="755" pin=4"/></net>

<net id="770"><net_src comp="767" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="774"><net_src comp="128" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="779"><net_src comp="221" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="301" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="791"><net_src comp="311" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="796"><net_src comp="317" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="801"><net_src comp="347" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="806"><net_src comp="381" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="811"><net_src comp="134" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="816"><net_src comp="394" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="400" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="825"><net_src comp="414" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="828"><net_src comp="822" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="829"><net_src comp="822" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="833"><net_src comp="488" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="840"><net_src comp="494" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="845"><net_src comp="498" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="850"><net_src comp="546" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="855"><net_src comp="755" pin="5"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="767" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cordic_ctab_table_12 | {}
 - Input state : 
	Port: atan_generic<double> : t_in | {1 }
	Port: atan_generic<double> : cordic_ctab_table_12 | {2 3 }
  - Chain level:
	State 1
		tmp_V_10 : 1
		tmp_V_11 : 1
		icmp_ln849 : 2
		br_ln580 : 3
		zext_ln502 : 2
		exp : 3
		X_V : 2
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		exp_2 : 5
		sext_ln1311_1 : 6
		zext_ln1287 : 7
		r_V : 8
		r_V_32 : 8
		r_V_36 : 9
		y_V : 10
	State 2
		icmp_ln167 : 1
		k : 1
		br_ln167 : 2
		tmp_10 : 1
		zext_ln1253 : 1
		r_V_37 : 2
		sub_ln130 : 3
		add_ln130 : 3
		tx_V : 4
		rend : 1
		r_V_38 : 2
		tmp_11 : 1
		sub_ln130_1 : 3
		add_ln130_1 : 3
		ty_V : 4
		rend42 : 1
		zext_ln192 : 1
		cordic_ctab_table_12_1 : 2
		p_Val2_48 : 3
		icmp_ln839 : 1
		br_ln622 : 2
		p_Result_39 : 1
		tmp_V : 1
		tmp_V_13 : 2
		p_Result_s : 3
		tmp_4 : 4
		trunc_ln1028 : 5
		icmp_ln1029 : 4
		trunc_ln1035 : 3
		p_Result_40 : 4
		tmp : 5
		trunc_ln1037 : 6
		NZeros : 7
		l : 8
		sub_ln848 : 9
		trunc_ln851 : 10
		trunc_ln847 : 9
	State 3
		trunc_ln667_1 : 1
		tmp_12 : 1
		zext_ln369 : 2
		p_Val2_51 : 3
		zext_ln369_1 : 4
		sub_ln130_2 : 5
		add_ln130_2 : 5
		tz_V : 6
		rend47 : 1
	State 4
		tmp_14 : 1
		icmp_ln851 : 2
		zext_ln851 : 1
		lshr_ln851 : 2
		p_Result_37 : 3
		icmp_ln851_1 : 3
		a : 4
		tmp_15 : 1
		xor_ln853 : 2
		p_Result_5 : 1
		and_ln853 : 2
		or_ln853 : 4
		or_ln : 4
		icmp_ln858 : 1
		zext_ln858 : 1
		lshr_ln858 : 2
		zext_ln858_1 : 1
		shl_ln858 : 2
		trunc_ln858 : 3
		trunc_ln858_1 : 3
		m : 4
		zext_ln865 : 5
		m_1 : 6
		m_4 : 7
		m_5 : 8
		tmp_16 : 7
		select_ln869 : 8
		add_ln869 : 9
		tmp_9 : 10
		p_Result_41 : 11
	State 5
		p_071 : 1
		ret_ln623 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       exp_fu_231      |    0    |    18   |
|          |        k_fu_311       |    0    |    15   |
|          |    add_ln130_fu_341   |    0    |    95   |
|          |   add_ln130_1_fu_375  |    0    |    95   |
|          |     NZeros_fu_474     |    0    |    39   |
|    add   |    p_Val2_51_fu_524   |    0    |    92   |
|          |   add_ln130_2_fu_540  |    0    |    93   |
|          |    lsb_index_fu_553   |    0    |    39   |
|          |    add_ln858_fu_653   |    0    |    39   |
|          |       m_1_fu_701      |    0    |    71   |
|          |    add_ln869_fu_742   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |       r_V_fu_281      |    0    |   271   |
|   lshr   |   lshr_ln851_fu_583   |    0    |    17   |
|          |   lshr_ln858_fu_662   |    0    |   271   |
|----------|-----------------------|---------|---------|
|   ashr   |     r_V_37_fu_329     |    0    |   279   |
|          |     r_V_38_fu_355     |    0    |   279   |
|----------|-----------------------|---------|---------|
|          |      exp_2_fu_265     |    0    |    12   |
|          |     r_V_36_fu_293     |    0    |    86   |
|          |      tx_V_fu_347      |    0    |    88   |
|          |      ty_V_fu_381      |    0    |    88   |
|  select  |    tmp_V_13_fu_414    |    0    |    86   |
|          |        l_fu_480       |    0    |    32   |
|          |      tz_V_fu_546      |    0    |    86   |
|          |        m_fu_689       |    0    |    64   |
|          |  select_ln869_fu_729  |    0    |    11   |
|----------|-----------------------|---------|---------|
|    shl   |     r_V_32_fu_287     |    0    |   271   |
|          |    shl_ln858_fu_676   |    0    |   271   |
|----------|-----------------------|---------|---------|
|          |   sub_ln1311_fu_255   |    0    |    18   |
|          |    sub_ln130_fu_335   |    0    |    95   |
|          |   sub_ln130_1_fu_369  |    0    |    95   |
|          |      tmp_V_fu_408     |    0    |    93   |
|    sub   |    sub_ln848_fu_488   |    0    |    39   |
|          |   sub_ln130_2_fu_534  |    0    |    93   |
|          |    sub_ln851_fu_574   |    0    |    15   |
|          |    sub_ln858_fu_667   |    0    |    39   |
|          |    sub_ln869_fu_737   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   ctlz   |      tmp_4_fu_432     |    73   |    71   |
|          |       tmp_fu_462      |    73   |    71   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln849_fu_221   |    0    |    13   |
|          |   icmp_ln167_fu_305   |    0    |    11   |
|          |   icmp_ln839_fu_394   |    0    |    50   |
|   icmp   |   icmp_ln1029_fu_444  |    0    |    29   |
|          |   icmp_ln851_fu_568   |    0    |    18   |
|          |  icmp_ln851_1_fu_594  |    0    |    50   |
|          |   icmp_ln858_fu_647   |    0    |    18   |
|----------|-----------------------|---------|---------|
|          |   p_Result_37_fu_589  |    0    |    86   |
|    and   |        a_fu_600       |    0    |    2    |
|          |    and_ln853_fu_627   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln853_fu_614   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln853_fu_633    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | t_in_read_read_fu_128 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    tmp_V_10_fu_207    |    0    |    0    |
|          |   p_Result_s_fu_422   |    0    |    0    |
|partselect|  trunc_ln667_1_fu_502 |    0    |    0    |
|          |     tmp_14_fu_558     |    0    |    0    |
|          |       m_4_fu_707      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    tmp_V_11_fu_217    |    0    |    0    |
|          |  trunc_ln1028_fu_440  |    0    |    0    |
|          |  trunc_ln1035_fu_450  |    0    |    0    |
|   trunc  |  trunc_ln1037_fu_470  |    0    |    0    |
|          |   trunc_ln851_fu_494  |    0    |    0    |
|          |   trunc_ln847_fu_498  |    0    |    0    |
|          |   trunc_ln858_fu_681  |    0    |    0    |
|          |  trunc_ln858_1_fu_685 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln502_fu_227   |    0    |    0    |
|          |   zext_ln1287_fu_277  |    0    |    0    |
|          |       y_V_fu_301      |    0    |    0    |
|          |   zext_ln1253_fu_325  |    0    |    0    |
|          |   zext_ln192_fu_389   |    0    |    0    |
|   zext   |   zext_ln369_fu_520   |    0    |    0    |
|          |  zext_ln369_1_fu_530  |    0    |    0    |
|          |   zext_ln851_fu_579   |    0    |    0    |
|          |   zext_ln858_fu_658   |    0    |    0    |
|          |  zext_ln858_1_fu_672  |    0    |    0    |
|          |   zext_ln865_fu_697   |    0    |    0    |
|          |       m_5_fu_717      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       X_V_fu_237      |    0    |    0    |
|bitconcatenate|   p_Result_40_fu_454  |    0    |    0    |
|          |      or_ln_fu_639     |    0    |    0    |
|          |      tmp_9_fu_748     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      isNeg_fu_247     |    0    |    0    |
|          |     tmp_10_fu_317     |    0    |    0    |
|          |     tmp_11_fu_361     |    0    |    0    |
| bitselect|   p_Result_39_fu_400  |    0    |    0    |
|          |     tmp_12_fu_512     |    0    |    0    |
|          |     tmp_15_fu_606     |    0    |    0    |
|          |   p_Result_5_fu_620   |    0    |    0    |
|          |     tmp_16_fu_721     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln1311_fu_261  |    0    |    0    |
|          |  sext_ln1311_1_fu_273 |    0    |    0    |
|----------|-----------------------|---------|---------|
|  partset |   p_Result_41_fu_755  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |   146   |   3742  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|cordic_ctab_table_12_1_reg_808|    7   |
|      icmp_ln839_reg_813      |    1   |
|      icmp_ln849_reg_776      |    1   |
|           k_reg_788          |    7   |
|         p_071_reg_190        |   64   |
|      p_Result_39_reg_817     |    1   |
|      p_Result_41_reg_852     |   64   |
|       p_Val2_28_reg_159      |   88   |
|       p_Val2_40_reg_168      |   88   |
|       sub_ln848_reg_830      |   32   |
|       t_in_read_reg_771      |   64   |
|        tmp_10_reg_793        |    1   |
|       tmp_V_12_reg_147       |   86   |
|       tmp_V_13_reg_822       |   86   |
|      trunc_ln847_reg_842     |   11   |
|      trunc_ln851_reg_837     |    7   |
|         tx_V_reg_798         |   88   |
|         ty_V_reg_803         |   88   |
|         tz_V_reg_847         |   86   |
|         ush_1_reg_179        |    7   |
|          y_V_reg_780         |   88   |
+------------------------------+--------+
|             Total            |   965  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   2  |   7  |   14   ||    9    |
|  tmp_V_12_reg_147 |  p0  |   2  |  86  |   172  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   186  ||  1.744  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   146  |  3742  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   965  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1111  |  3760  |
+-----------+--------+--------+--------+
