Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec  2 22:13:45 2017
| Host         : SC-201709270320 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              70 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+---------------------------------------------------------+------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                      Enable Signal                      |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+---------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  system_i/data_combine_module_0/inst/rom_3_addr_reg[5]_i_2_n_1     |                                                         |                                                |                2 |              5 |
|  system_i/data_combine_module_0/inst/rom_R_addr_reg[5]_i_1_n_1     |                                                         |                                                |                2 |              5 |
|  system_i/data_combine_module_0/inst/rom_equal_addr_reg[5]_i_1_n_1 |                                                         |                                                |                2 |              5 |
|  system_i/data_combine_module_0/inst/rom_omega_addr_reg[5]_i_1_n_1 |                                                         |                                                |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_9Mhz                                  | system_i/sync_module_0/inst/count_v[10]_i_1_n_1         | system_i/sync_module_0/inst/count_v[4]_i_1_n_1 |                3 |              5 |
|  system_i/lcd_control_module_0/inst/char_n_0_reg[1]_0              |                                                         |                                                |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_9Mhz                                  | system_i/sync_module_0/inst/count_v[10]_i_1_n_1         |                                                |                3 |              6 |
|  system_i/clk_wiz_0/inst/clk_9Mhz_system_clk_wiz_0_0_en_clk        |                                                         |                                                |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_9Mhz                                  | system_i/lcd_control_module_0/inst/char_n_0_reg[1]_0    |                                                |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_9Mhz                                  | system_i/lcd_control_module_0/inst/char_n_1_reg[1]_0    |                                                |                4 |              9 |
|  system_i/clk_wiz_0/inst/clk_9Mhz                                  | system_i/lcd_control_module_0/inst/E[0]                 |                                                |                4 |              9 |
|  system_i/clk_wiz_0/inst/clk_9Mhz                                  | system_i/lcd_control_module_0/inst/char_n_2_reg[1]_0[0] |                                                |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_9Mhz                                  | system_i/lcd_control_module_0/inst/char_n_3_reg[1]_0[0] |                                                |                4 |              9 |
|  system_i/clk_wiz_0/inst/clk_9Mhz                                  | system_i/lcd_control_module_0/inst/char_n_4_reg[1]_0[0] |                                                |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_9Mhz                                  | system_i/lcd_control_module_0/inst/char_n_6_reg[1]_0[0] |                                                |                3 |             10 |
|  system_i/data_combine_module_0/inst/rom_data_0_reg[16]_i_2_n_1    |                                                         |                                                |                4 |             13 |
|  system_i/data_combine_module_0/inst/rom_data_1_reg[16]_i_2_n_1    |                                                         |                                                |                5 |             13 |
|  system_i/data_combine_module_0/inst/rom_data_2_reg[16]_i_2_n_1    |                                                         |                                                |                4 |             13 |
|  system_i/data_combine_module_0/inst/rom_data_3_reg[16]_i_2_n_1    |                                                         |                                                |                4 |             13 |
|  system_i/clk_wiz_0/inst/clk_9Mhz                                  |                                                         |                                                |                7 |             13 |
|  system_i/data_combine_module_0/inst/rom_data_5_reg[16]_i_2_n_1    |                                                         |                                                |                4 |             14 |
|  system_i/data_combine_module_0/inst/rom_data_4_reg[16]_i_2_n_1    |                                                         |                                                |                4 |             15 |
|  system_i/data_combine_module_0/n_0_9_BUFG                         |                                                         |                                                |                7 |             17 |
+--------------------------------------------------------------------+---------------------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     6 |
| 6      |                     1 |
| 8      |                     1 |
| 9      |                     6 |
| 10     |                     1 |
| 13     |                     5 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


