INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/TheSNESRedo/TheSNESRedo.sim/sim_1/synth/func/xsim/simulation_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CEGen
INFO: [VRFC 10-311] analyzing module DSP
INFO: [VRFC 10-311] analyzing module DSP_LHRomMap
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module REGRAM
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-311] analyzing module SMP
INFO: [VRFC 10-311] analyzing module SNES
INFO: [VRFC 10-311] analyzing module SNES_toplevel
INFO: [VRFC 10-311] analyzing module SPC700
INFO: [VRFC 10-311] analyzing module SPC700_ALU
INFO: [VRFC 10-311] analyzing module SPC700_AddrGen
INFO: [VRFC 10-311] analyzing module SPPU
INFO: [VRFC 10-311] analyzing module WRAM
INFO: [VRFC 10-311] analyzing module blk_mem_brr_buf
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram
INFO: [VRFC 10-311] analyzing module blk_mem_gen_cgram
INFO: [VRFC 10-311] analyzing module blk_mem_gen_oam
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram
INFO: [VRFC 10-311] analyzing module blk_mem_rom
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_encode
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_encode__parameterized0
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_encode__parameterized1
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_hdmi_tx_v1_0
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_serdes_10_to_1
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_serdes_10_to_1_0
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_serdes_10_to_1_1
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_serdes_10_to_1_2
INFO: [VRFC 10-311] analyzing module hdmi_tx_0_srldelay
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module blk_mem_brr_buf_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_brr_buf_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_brr_buf_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_brr_buf_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_brr_buf_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_brr_buf_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_aram_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_cgram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_cgram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_cgram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_cgram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_cgram_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_cgram_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_oam_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_oam_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_oam_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_oam_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_oam_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_oam_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_vram_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module blk_mem_rom_bindec
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_rom_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sapph/OneDrive/Documents/GitHub/ECE385-SP24/TheSNESRedo/TheSNESRedo.srcs/sources_1/imports/SNESonUrbana.srcs/sim_1/new/simulation_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_top
