 2
一、摘要 
本計劃提出以實驗與模擬分析併行的研
究方法探討塑膠微電子構裝受到環境溼氣作用
下所產生影響，以及前述影響對於結構可靠度
改變之探討。在實驗方面本計劃採用壓電阻應
力計（Piezoresistive Sensor）做為結構應力檢測
工具，實驗過程則參考 JEDEC 各項標準程序為
之；在模擬分析方面本計劃利用 ANSYS 套裝軟
體中之熱傳分析功能從事吸濕特性分析。本計
畫之執行可對塑膠構裝在受到環境濕度影響下
的應力及可靠度問題完成一系列研究，並將經
驗及結果提給學界研究及業界產品開發之參
考。 
關鍵詞：塑膠微電子構裝、溼氣效應及模擬、
可靠度、壓電阻應力計。 
 
Abstract 
This project focuses on the study of 
moisture-induced reliability problems in plastic 
microelectronic packaging through both 
experiments and simulations. To this end, the 
piezoresistive stress sensor on a self-designed 
testing chip was chosen as the stress-monitoring 
tool, and the JEDEC standards were followed as 
the procedure basis. On the other hand, ANSYS 
software was employed as the simulation tool on 
hygroscopic effects. Through this project, the 
hygroscopic effects on the packaging stress and 
reliability problems were studied, and useful 
results were provided to the packaging industry. 
Keywords: Plastic Electronic Packaging, 
Hygroscopic Effects and Simulation, 
Reliability, Piezoresistive Stress Sensor. 
 
二、研究目的與文獻探討 
由於構裝中高分子材料（如封膠、基板、
黏膠等）的分子鏈孔徑過大，所以除了會因為
吸收水氣而造成體積膨脹，也就是所謂的「吸
濕膨脹」（Hygroscopic Swelling）現象[1]。另一
方面，構裝結構中其他部分如晶片、錫球、導
線架（Leadframe）等並非塑膠或高分子材料，
它們並無吸濕能力及吸濕膨脹效應，所以當環
境中水氣滲入構裝材料時，由於各種材料間膨
脹量未能匹配而會導致塑膠構裝之內部產生
「吸濕應力」。 
在 文 獻 中 Wong[1] 、 Ardebili[2] 、
Stellrecht[3]、Pecht[4]、Lau[5]等及其同仁均曾
發表過相關實驗數據；而 Lee[6]與 Tay[7]及其同
仁則發表了模擬分析方面的研究。從以上這些
研究中，作者們共同推斷出構裝結構內吸濕應
力所造成之影響並不遜於熱應力，因此塑膠構
裝之材料吸溼效應極其重要，不宜忽略！本計
劃主要即是探討塑膠微電子構裝受到環境溼氣
作用下所產生影響，以及研究前述影響對於結
構可靠度改變。藉由本計畫之執行，期望能對
微機電及微電子產業所需構裝在受到環境濕度
影響下的可靠度問題完成一些探討，包括實驗
量測及模擬分析等二種研究方法；我們也期望
能從歸納與分析執行本計畫的結果中提出一些
重要的數據、經驗或資料以供給學界研究及業
界產品開發之參考， 
 
三、研究方法與執行 
為能即時（Real-Time）與實地(In-Situ)地
量測出吸濕效應對構裝結構之影響，我們在本
計劃中採用壓電阻應力計做為應力檢測工具。
這是因為壓電阻應力計除能直接量測真實應力
值外，更兼具有準確、微小、可與積體電路元
件整合製作、相對便宜、簡單、量測為非破壞
且實地等優點。圖一為一組製作在矽晶片表面
之壓電阻應力計示意圖，大小約為 100μmX 
100μm。圖一中黑色粗線條即為製作於不同晶格
方向之壓電阻，其相對電阻值變化值與所受到
的平面應力σ 可以線性方程式表示，是以從量
測出之電阻變化可以推出所受之應力狀況，細
節請參閱參考文獻[8-9]。 
在模擬計算方面，本計畫採用 ANSYS 商
業化有限元素套裝軟體為之。雖然 ANSYS 並無
水氣擴散作用之模擬功能，但比較無內部熱源
且等向性材料之熱傳導公式與水氣擴散公式，
 4
0 200 400 600 800 1000
0.00
0.04
0.08
0.12
0.16
0.20
0.24
M
A
R
 (%
)
Time (hr)
 
 
 
 
 
 
 
 
 
 
 
圖四、MAR 與時間關係圖 
 
在應力分析方面，設構裝前之裸晶為無應
力，經測得構裝後之應力為壓應力，值約在
80MPa 至 100MPa 間，如圖五。這是因為 Epoxy
係在高溫時被灌膠，回到常溫下 Epoxy 體積收
縮帶給晶片壓應力。其後之烘烤過程帶給測試
樣本張應力變化，如圖六，變化值約在 30MPa
至 40MPa 間，此結果與過去我們研究 BGA 構
裝之趨勢相反。至於吸濕過程亦帶給測試樣本
張應力變化，x方向應力值約在 15MPa至 20MPa
間；y 方向應力值略小，約在 5MPa 至 10MPa
間，如圖七。以上這些結果尚待進一步模擬計
算驗證之。 
本案之第三批測試晶片於 2007年 4月製作
完成，目前正在委請構裝中。雖然這批測試樣
本已不可能在本案期程結束前完成量測，但我
們仍會繼續進行之，直到本批樣本所有測試數
據分析完畢為止。 
 
 
 
 
 
 
 
 
 
 
圖五、構裝後應力變化 
 
 
 
 
 
 
 
 
 
圖六、烘烤前後應力變化 
 
 
 
 
 
 
 
 
 
 
 
圖七、Pre-condition 前後應力變化 
 
在模擬分析方面，圖八為一個 LFBGA
（Low Profile, Fine Pitch, Ball Grid Array）構裝
測試樣本的 ANSYS 模型；圖九為依據 Fick’s 
Law 模擬出的 MAR 與時間關係，並與實驗數據
比較的結果。從比對結果中發現 Fick’s Law 不
足以描述水氣擴散問題，而有低估現象。推測
此原因一方面是由於水份在室溫至沸點間為氣
相(水氣)與液相(水蒸汽)共存的狀態，另一方面
構裝內部易有縫隙、脫層或空洞(Void)，這些缺
陷容易導致微小液態水滴的聚集，但 Fick’s Law
卻無法描述水的液態相特性。因此欲以 ANSYS
模擬吸濕擴散，首先應掌握更為正確的擴散機
制才行。 
 
 
-180
-150
-120
-90
-60
-30
0
DCB
 x stress
 y stress
St
re
ss
 (M
Pa
)
Position
A
20
30
40
50
60
DCB
 x stress
 y stress
St
re
ss
 (M
Pa
)
Position
A
-10
0
10
20
30
DCB
 x stress 
 y stress
St
re
ss
 (M
Pa
)
Position
A
  
出席國際學術會議心得報告及發表之論文 
 
會議名稱：2006 年國際整合可靠度研討會（2006 International 
Integrated Reliability Workshop, IIRW）。 
會議地點：美國加州落葉湖市史丹佛會議中心。 
會議時間：2006年 10月 16日至 19日。 
出席人員： 碩士班研究生兼任研究助理楊明奕。 
論文發表方式：海報展示及口頭說明。 
 
 
 
(1) 前言 
依據本研究案計劃書，本案之出
國研討會相關經費原預定支用於計畫
主持人於 2006 年 12 月赴香港參加
EMAP 2006 (8th International 
Symposium on Electronic Materials and 
Packaging)國際研討會所需，其後我們
準時投稿 EMAP2006 並獲接受及刊登
*。然而，因主持人及研究助理楊明奕
分別服務及受教於國防單位，而香港
被國防部視為敏感地區，所以二人之
出國申請並未獲核准。另一方面本案
之研究生楊明奕同學另參與了本實驗
室 SONOS先進記憶體之研究，且該小
組之研究成果投稿國際研討會亦順利
獲得接受。為藉著此一難得機會開啟
其視野，本案主持人遂決定以本案出
國研討會預算全數資助楊同學出國參
加 2006IIRW研討會，特此說明。 
* K.-F. Tseng, Y. H. Hsion, B. J. Lwo, and 
M. I Yang, “RF Property Variations on 
Plastic Packaging Due to Molding 
Compound Effects,” Proceeding of the 2006 
International Symposium on Electronic 
Materials and Packaging (EMAP2006), pp. 
1-4, Hong Kong, December 2006. 
 
 
(2) 參加會議經過 
本會於 10月 16日至 19日在美國
加州落葉湖市史丹佛會議中心舉行，
為 IEEE電子元件與可靠度應用領域最
重要系列研討會。學生楊明奕全程出
席四天之研討會，會議議程眾多而且
  
得目前相關領域之最新發展與預估其
未來可能發展趨勢的相關資訊。本次
研討會最大收獲為經過與相同背景的
學者專家充分討論並獲得對本研究成
果的肯定，證實本研究團隊在此領域
的傑出貢獻並不輸給其他國家。希望
未來我們實驗室將能依據現有基礎，
不斷研究並提供可靠度改善的方法，
以應用在未來快閃記憶體的開發。 
 
 
(4) 建議 
由於現在研究工作均透過團隊合
作方可獲致完整成果，故團隊之中的
碩、博班成員都應積極把握參與國際
研討會的機會，拓展研究與學習的視
野。在此建議國科會之出國補助應不
僅針對博士研究生以及每一研究補助
一員的限制；也就是說希望能在經費
允許的情況下盡量增加補助出席員
額。如此除可鼓勵研究生對研究之貢
獻外，亦給予其研究成果表達呈現的
機會，與培養具世界觀的研究精神。 
 
 
 
(5) 攜回資料名稱及內容 
「 2006 International Integrated 
Reliability Workshop」會議手冊，上述
資料為本系列會議所有會議程序及摘
要，論文集於 96年 1月發行。 
 
 
(6) 其他 
無。 
 
 
(7) 誌謝 
由於國科會在研究案中對出國參
加研討會所核與的經費補助，減輕學
生的經濟負擔，讓學生在學習之餘能
有出國觀摩的機會，瞭解國內外學者
對於積體電路可靠度相關問題的見解
與研究趨勢。這次的出國經驗讓學生
在研究工作上得到更多的學習，是一
種良性的刺激與成長。往後除了期許
自己更積極的完成研究，對於如何成
功的發表辛苦研究的成果也是學生應
該努力的另一項重要課題。 
 
 
 
  
 
Table I: The description of split and process conditions 
 
 
300
400
500
600
700
-4 -3 -2 -1 0 1 2
Area : 25X10-4cm2
N
2
O 8000C
N
2
O 9000C
Dry Oxide
C
ap
ac
ita
nc
e 
 (p
F)
Gate Voltage (V)
EOT (nm)Condition
12.00N
2
O  8000C
11.90N
2
O  9000C
12.00Dry Oxide
  
Fig. 2: The C-V characteristics of ONO dielectrics with three 
different tunnel oxide films. 
RESULTS AND DISCUSSION 
Fig. 3 shows the leakage current of all test samples. It is manifest 
that the leakage in dry oxide is larger than in N2O ambient because 
the oxide defects resulted in a trap-assisted tunneling under bias [15]. 
On the other hand, the nitrogen during N2O oxynitride process can 
reduce the oxide defects to form and the interfacial nitrogen 
incorporation is helpful to reduce leakage. The higher temperature 
tunnel oxide was grown in N2O condition, the more nitrogen 
incorporated into SiO2 layer. So the N2O film grown in 900 oC has 
the lowest direct tunneling leakage current. In order to compare the 
performance of test samples, the program/erase characteristics are 
shown in Fig. 4. Because the same silicon nitride trapping layer (6.3 
nm), those operation windows are similar and about 4V at the 
situation of Vd = Vg = 8V, 1ms for channel hot electron (CHE) 
programming and Vd = 8V, Vg = − 5V, 1ms for band-to-band hot 
hole (BBHH) erasing. However, N2O 900 oC tunnel oxide exhibits 
faster programming speed (slope) during 1 ns to 10 ns. It is 
speculated that higher Si-SiO2 barrier of N2O 800 oC oxynitride and 
dry oxide caused by more interface trapped electrons could suppress 
the programming speed in the beginning but the effect will gradually 
decrease after longer programming time (1 ms) [16]. The same 
phenomenon associated with more interface states observed with a 
little stretch-out C-V curve of N2O 800 oC oxynitride and dry oxide 
in Fig. 2. 
10-14
10-13
10-12
10-11
10-10
10-9
10-8
10-7
-20 -15 -10 -5 0 5 10 15 20
N
2
O  8000C
N
2
O  9000C
Dry Oxide
G
at
e 
C
ur
re
nt
 (A
)
Gate Voltage (V)   
Fig. 3: DC current-voltage characteristics of SONOS devices with 
various oxide structures. 
 
 
1
2
3
4
5
6
7
10-8 10-7 10-6 10-5 10-4 10-3
CHE     PGM :          Vg = Vd = +8V
BBHH  ERS     : Vg = -5V, Vd = +8V
N
2
O 8000C
N
2
O 9000C
Dry Oxide
Th
re
sh
ol
d 
V
ol
ta
ge
 (V
)
Time (sec)  
Fig. 4: Comparison of P/E speed and operation windows for devices 
with different tunnel oxides. 
Retention characteristics of the test keys at room temperature are 
shown in Fig. 5. There is no significant variation in erase state for all 
samples. The thermal effect didn’t result in charge loss or charge gain. 
But the slopes are quiet different in program state. The Vt shift in 
N2O film is lower than in the dry oxide films and the P/E windows 
are 1.95 V, 2.37 V and 2.48 V respectively for dry oxide, N2O 800 oC, 
and N2O 900 oC tunnel layers after 10 years. The results show that 
N2O 900 oC oxynitride has 27% retention reliability improvement 
than conventional dry oxide due to the lower tunneling phenomenon. 
Moreover, in order to evaluate read-disturb reliability characteristic 
which will degrade the memory window and result in failure of cell 
operation called soft-programming, Fig. 6 shows the threshold 
voltage shift of test devices with different tunnel oxide films during 
read operation. In the figure, the simulated read-disturb condition of 
the applied gate bias is 2.5 V and the drain bias is 1.5 V. The 
threshold voltage shifts are 0.15V and 0.08V respectively for dry 
oxide and N2O 900 oC tunnel layers after 10000 seconds. The results 
show that N2O 900 oC oxynitride has 47% read-disturb reliability 
improvement due to the less interface states which can reduce the 
tunneling current from the channel to the nitride trapping layer. The 
tunnel oxide process modification by N2O oxidation in high 
Process Steps and Conditions for SONOS Test Chips Wafer Splits
Process Step  Process Condition 1 2 3
N2O 1slm 800  oC   ˇ
N2O 1slm 900  oC   ˇTunnel Oxide Growth 
O2 1slm 800 oC, annealing N2 7slm ˇ
Nitride Deposition 
Modified Nitride : Si-rich at the 
bottom and N-rich on the top 
LPCVD, 780 oC 
ˇˇˇ
Blocking Oxide 
Deposition 695 
 oC  TEOS ˇˇˇ
Ploy Gate Deposition 180nm in-situ PH3-doped Poly ˇˇˇ
P+ Well Implant  BF2 ˇˇˇ
Passivation  550nm TEOS ˇˇˇ
Contact & Metal  Al-Si-Cu sputtering ˇˇˇ
  
 
Fig. 9:  Atomic Force Microgragh (AFM) images after removal of 
the oxide layer. The average surface roughness (Ra) in dry oxide (top) 
and N2O 900 oC oxynitride (bottom) are 1 Å and 0.5 Å, respectively. 
Furthermore, charge pumping method is used to evaluate the 
interface states between tunnel oxide and Si substrate. The gate pulse 
has a fixed interval level (ΔV=2V) and the variable high and low 
level (Vgh and Vgl). The frequency in CP measurement is 1 MHz. 
The charge pumping characteristics of different tunnel oxide films 
are also shown in Fig. 10. The higher charge pumping current (Icp) 
indicates the more interface states. The result shows that N2O 900 oC 
oxynitride has the less interface states than N2O 800 oC and dry oxide 
which has a similar curve as N2O 800oC. That is, the higher 
temperature tunnel oxynitride grew, the lower charge pumping 
current it exhibited. In summary, the interfacial nitrogen 
incorporation is desirable for a thin tunnel dielectric reliability and 
the tunnel oxide with N2O grown in higher temperature has better 
reliability including leakage current, programming speed, read 
disturb and retention. 
4 10-10
8 10-10
1.2 10-9
1.6 10-9
2 10-9
-3 -2 -1 0 1 2
N
2
O 800oC
N
2
O 900oC
C
ha
rg
e 
Pu
m
pi
ng
 C
ur
re
nt
 (A
)
Gate Voltage Low (V)  
Fig. 10: Charge pumping characteristics of test devices with different 
tunnel oxide films. 
CONCLUSION 
In this paper, we proposed and fabricated three SONOS devices 
with different tunnel oxide. After measuring and comparing the 
electrical properties, the above results show that the proposed sample 
device of the nitrided oxide grown by N2O at 900 oC as a tunnel 
oxide is a very attractive process due to the better performance and 
reliability. And it is much more scalable than the conventional dry 
oxide for choosing future memory devices. 
ACKNOWLEDGEMENT 
The authors would like to thank National Nano Device 
Laboratories for their technical assistance. This work was supported 
by National Science Council under grant No. NSC 
94-2215-E-014-003, NSC 95-2221-E-014-038 and NSC 
95-2221-E-014-018. 
REFERENCES 
[1] P. Cappelletti, C. Golla, P. Olivo, and E. Zanoni, “FLASH 
Memories,” Kluwer Academic Publishers, 2000, pp. 361-364. 
[2] C. Y. Chang and S.M. Sze, “ULSI Devices,” John Wiley & Sons, 
Inc., 2000, pp. 441-448. 
[3] M. H. White, D. A. Adams, and J. Bu, “On the go with SONOS” 
IEEE Circuits Devices Mag., vol. 16, no. 4, pp. 22-31 (2000). 
[4] K. A. Nasyrov, V. A. Gritsenko, M. K. Kim, H. S. Chae, W. I. Ryu, 
J. H. Sok, J. –W. Lee, and B. M. Kim, “Charge Transport 
Mechanism in Metal-Nitride-Oxide-Silicon Structures,” IEEE 
Electron Device Letters, vol. 23, no. 6, pp. 336-338 (2002). 
[5] B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, 
“NROM: A Novel Localized Trapping, 2-Bit Nonvolatile 
Memory Cell,” IEEE Electron Device Letters, vol. 21, no. 11, pp. 
543-545 (2000). 
[6] A. Shappir; E. Lusky, G.Cohen, I.Bloom, M.Janai, and B.Eitan, 
“The two-bit NROM reliability,”IEEE Transactions on Device 
and Materials Reliability, vol. 4, no. 3, pp. 397-403 (2004). 
[7] H.-H. Tseng, P. G.Y. Tsui, P. J. Tobin, J. Mogab, M. Khare, X.W. 
Wang, T. P. Ma, R. Hegde, C. Hobbs, J. Veteran, M. Hartig, G. 
Kenig, V. Wang, R. Blumenthal, R. Cotton, V. Kaushik, T. 
Tamagawa, B. L. Halpern, G. J. Cui, J. J. Schmitt, “Application 
of JVD nitride gate dielectric to a 0.35 micron CMOS process for 
reduction of gate leakage current and boron penetration,” in 
IEDM Tech. Dig., pp. 647-650 (1997). 
[8] A. Melik-Martirosian, T. P. Ma, X. W. Wang, X. Guo, F. P. 
Widdershoven, D. R. Wolters, V. J.D. van der Wal, M. J. van 
Duuren,”Demonstration of a flash memory cell with 55 Å EOT 
silicon nitride tunnel dielectric,” in Symp. VLSI Tech. Dig., pp. 
138 -141 (2001). 
[9] Y. Shi, X. Wang, T. P. Ma, “Electrical properties of high-quality 
ultrathin nitride/oxide stack dielectrics,” IEEE Transactions on 
Electron Devices, vol. 46, pp. 362-368 (1999). 
[10] J. Kim, J. D. Choi, W. C. Shin, D. J. Kim, H. S. Kim, K. M. 
Mang, S. T. Ahn, O. H. Kwon, “Scaling down of tunnel 
oxynitride in NAND flash memory: oxynitride selection and 
reliabilities,” in Proc. IRPS, pp. 12-16 (1997) 
[11] A. B. Joshi, G. Yoon, J. Kim, G. Q. Lo, D. L. Kwong, 
“High-field breakdown in thin oxides grown in N2O ambient,” 
IEEE Transactions Electron Devices, vol. 40, pp. 1437-1445 
(1993). 
[12] X. Zeng, P. T. Lai, W. T. Ng, “Enhanced off-state leakage 
currents in n-channel MOSFETs with N2O-grown gate 
dielectric,” IEEE Electron Device Letters, vol. 16, pp. 436-438  
(1995). 
[13] U. Sharma, R. Moazzami, P. Tobin, Y. Okada, S. K. Cheng, J. 
Yeargain, “Vertically scaled, high reliability EEPROM devices 
with ultra-thin oxynitride films prepared by RTP in N2O/O2 
ambient,” in IEDM Tech. Dig. pp. 461-464 (1992). 
[14] T. S. Chen, K. H. Wu, H. Chung, and C. H. Kao, “Performance 
improvement of SONOS memory by bandgap engineering of 
charge-trapping Layer,” IEEE Electron Device Letters, vol. 25, 
no. 4, pp. 205-207 (2004). 
