<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Ranga_Vemuri</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/a-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/people/Ranga_Vemuri.json"><img src="../stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main"><div class="tbox"><code>Travelled to:</code><hr/>1 × Denmark<br/>
5 × Germany<br/>
7 × France<br/>
8 × USA<hr/><code>Collaborated with:</code><hr/><span style="font-size:300.0%"><a href="../person/Alex_Doboli.html">A.Doboli</a></span>
<span style="font-size:170.45454545454544%"><a href="../person/Iyad_Ouaiss.html">I.Ouaiss</a></span>
<span style="font-size:170.45454545454544%"><a href="../person/Sriram_Govindarajan.html">S.Govindarajan</a></span>
<span style="font-size:170.45454545454544%"><a href="../person/Meenakshi_Kaul.html">M.Kaul</a></span>
<span style="font-size:163.6363636363636%"><a href="../person/Sree_Ganesan.html">S.Ganesan</a></span>
<span style="font-size:140.90909090909088%"><a href="../person/Adrian_Nunez-Aldana.html">A.Núñez-Aldana</a></span>
<span style="font-size:136.36363636363635%"><a href="../person/Angan_Das.html">A.Das</a></span>
<span style="font-size:136.36363636363635%"><a href="../person/Mengmeng_Ding.html">M.Ding</a></span>
<span style="font-size:136.36363636363635%"><a href="../person/Manish_Handa.html">M.Handa</a></span>
<span style="font-size:113.63636363636361%"><a href="../person/Jeffrey_Walrath.html">J.Walrath</a></span>
<span style="font-size:90.90909090909089%"><a href="../person/Anuradha_Agarwal.html">A.Agarwal</a></span>
<span style="font-size:90.90909090909089%"><a href="../person/Hemanth_Sampath.html">H.Sampath</a></span>
<span style="font-size:72.72727272727272%"><a href="../person/Nagu_R_Dhanwada.html">N.R.Dhanwada</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Almitra_Pradhan.html">A.Pradhan</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Balasubramanian_Sethuraman.html">B.Sethuraman</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Huiying_Yang.html">H.Yang</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Raoul_F_Badaoui.html">R.F.Badaoui</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Amitava_Bhaduri.html">A.Bhaduri</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Jawad_Khan.html">J.Khan</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Veena_Yelamanchili.html">V.Yelamanchili</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Satish_Ganesan.html">S.Ganesan</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Nazanin_Mansouri.html">N.Mansouri</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Ram_Mandayam.html">R.Mandayam</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Jayanta_Roy.html">J.Roy</a></span>
<span style="font-size:68.18181818181817%"><a href="../person/Anuradha_Sridhar.html">A.Sridhar</a></span>
<span style="font-size:45.454545454545446%"><a href="../person/Hao_Xu.html">H.Xu</a></span>
<span style="font-size:45.454545454545446%"><a href="../person/Wen-Ben_Jone.html">W.Jone</a></span>
<span style="font-size:45.454545454545446%"><a href="../person/Elena_Teica.html">E.Teica</a></span>
<span style="font-size:45.454545454545446%"><a href="../person/Rajesh_Radhakrishnan.html">R.Radhakrishnan</a></span>
<span style="font-size:45.454545454545446%"><a href="../person/Vinoo_Srinivasan.html">V.Srinivasan</a></span>
<span style="font-size:45.454545454545446%"><a href="../person/Shankar_Radhakrishnan.html">S.Radhakrishnan</a></span>
<span style="font-size:45.454545454545446%"><a href="../person/W_Bradley.html">W.Bradley</a></span>
<span style="font-size:45.454545454545446%"><a href="../person/Rajiv_Dutta.html">R.Dutta</a></span>
<span style="font-size:22.727272727272723%"><a href="../person/Mukesh_Ranjan.html">M.Ranjan</a></span>
<span style="font-size:22.727272727272723%"><a href="../person/Wim_Verhaegen.html">W.Verhaegen</a></span>
<span style="font-size:22.727272727272723%"><a href="../person/Georges_G_E_Gielen.html">G.G.E.Gielen</a></span>
<span style="font-size:22.727272727272723%"><a href="../person/Paddy_Mamtora.html">P.Mamtora</a></span>
<span style="font-size:22.727272727272723%"><a href="../person/Praveen_Sinha.html">P.Sinha</a></span>
<span style="font-size:22.727272727272723%"><a href="../person/Nand_Kumar.html">N.Kumar</a></span>
<span style="font-size:22.727272727272723%"><a href="../person/Raghu_Vutukuru.html">R.Vutukuru</a></span><hr/><code>Talks about:</code><hr/><span class="tag"><a href="../word/analog.html">analog</a></span> (18) 
<span class="tag"><a href="../word/synthesi.html">synthesi</a></span> (17) 
<span class="tag"><a href="../word/design.html">design</a></span> (12) 
<span class="tag"><a href="../word/circuit.html">circuit</a></span> (10) 
<span class="tag"><a href="../word/perform.html">perform</a></span> (8) 
<span class="tag"><a href="../word/system.html">system</a></span> (8) 
<span class="tag"><a href="../word/use.html">use</a></span> (8) 
<span class="tag"><a href="../word/base.html">base</a></span> (7) 
<span class="tag"><a href="../word/reconfigur.html">reconfigur</a></span> (6) 
<span class="tag"><a href="../word/partit.html">partit</a></span> (6)</div>
<h2><span class="ttl"> Person:</span> Ranga Vemuri</h2>
<h3><img src="../stuff/ico-dblp.png" alt="DBLP"/> <a href="http://dblp.uni-trier.de/pers/hd/v/Vemuri:Ranga">DBLP: Vemuri:Ranga</a></h3><h3>Contributed to:</h3><div class="minibar"><div><a href="../DATE-2009.html" title="DATE 2009"><img src="../stuff/date.png" class="abc" alt="DATE 2009"/></a><abbr title="2009">2009</abbr></div>
<div><a href="../DAC-2008.html" title="DAC 2008"><img src="../stuff/dac.png" class="abc" alt="DAC 2008"/></a><abbr title="2008">2008</abbr></div>
<div><a href="../DATE-2008.html" title="DATE 2008"><img src="../stuff/date.png" class="abc" alt="DATE 2008"/></a><abbr title="2008">2008</abbr></div>
<div><a href="../DATE-2006.html" title="DATE 2006"><img src="../stuff/date.png" class="abc" alt="DATE 2006"/></a><abbr title="2006">2006</abbr></div>
<div><a href="../DAC-2005.html" title="DAC 2005"><img src="../stuff/dac.png" class="abc" alt="DAC 2005"/></a><abbr title="2005">2005</abbr></div>
<div><a href="../DATE-2005.html" title="DATE 2005"><img src="../stuff/date.png" class="abc" alt="DATE 2005"/></a><abbr title="2005">2005</abbr></div>
<div><a href="../DAC-2004.html" title="DAC 2004"><img src="../stuff/dac.png" class="abc" alt="DAC 2004"/></a><abbr title="2004">2004</abbr></div>
<div><a href="../DATE-v1-2004.html" title="DATE v1 2004"><img src="../stuff/date.png" class="abc" alt="DATE v1 2004"/></a><abbr title="2004">2004</abbr></div>
<div><a href="../DATE-v2-2004.html" title="DATE v2 2004"><img src="../stuff/date.png" class="abc" alt="DATE v2 2004"/></a><abbr title="2004">2004</abbr></div>
<div><a href="../DATE-2002.html" title="DATE 2002"><img src="../stuff/date.png" class="abc" alt="DATE 2002"/></a><abbr title="2002">2002</abbr></div>
<div><a href="../DAC-2001.html" title="DAC 2001"><img src="../stuff/dac.png" class="abc" alt="DAC 2001"/></a><abbr title="2001">2001</abbr></div>
<div><a href="../DATE-2001.html" title="DATE 2001"><img src="../stuff/date.png" class="abc" alt="DATE 2001"/></a><abbr title="2001">2001</abbr></div>
<div><a href="../DATE-2000.html" title="DATE 2000"><img src="../stuff/date.png" class="abc" alt="DATE 2000"/></a><abbr title="2000">2000</abbr></div>
<div><a href="../DAC-1999.html" title="DAC 1999"><img src="../stuff/dac.png" class="abc" alt="DAC 1999"/></a><abbr title="1999">1999</abbr></div>
<div><a href="../DATE-1999.html" title="DATE 1999"><img src="../stuff/date.png" class="abc" alt="DATE 1999"/></a><abbr title="1999">1999</abbr></div>
<div><a href="../DATE-1998.html" title="DATE 1998"><img src="../stuff/date.png" class="abc" alt="DATE 1998"/></a><abbr title="1998">1998</abbr></div>
<div><a href="../DAC-1997.html" title="DAC 1997"><img src="../stuff/dac.png" class="abc" alt="DAC 1997"/></a><abbr title="1997">1997</abbr></div>
<div><a href="../EDTC-1997.html" title="ED&TC 1997"><img src="../stuff/date.png" class="abc" alt="ED&TC 1997"/></a><abbr title="1997">1997</abbr></div>
<div><a href="../DAC-1993.html" title="DAC 1993"><img src="../stuff/dac.png" class="abc" alt="DAC 1993"/></a><abbr title="1993">1993</abbr></div>
<div><a href="../DAC-1992.html" title="DAC 1992"><img src="../stuff/dac.png" class="abc" alt="DAC 1992"/></a><abbr title="1992">1992</abbr></div>
<div><a href="../CAV-1991.html" title="CAV 1991"><img src="../stuff/cav.png" class="abc" alt="CAV 1991"/></a><abbr title="1991">1991</abbr></div><br style="clear:left"/></div><h3>Wrote 42 papers:</h3><dl class="toc"><dt><a href="../DATE-2009-DasV.html">DATE-2009-DasV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/grammarware.html" title="grammarware">#grammarware</a></span> <span class="tag"><a href="../tag/graph%20grammar.html" title="graph grammar">#graph grammar</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A graph grammar based approach to automated multi-objective analog circuit design (<abbr title="Angan Das">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 700–705.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DATE-2009-XuVJ.html">DATE-2009-XuVJ</a> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Selective light Vth hopping (SLITH): Bridging the gap between runtime dynamic and leakage (<abbr title="Hao Xu">HX</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Wen-Ben Jone">WBJ</abbr>), pp. 594–597.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="../DAC-2008-DasV.html">DAC-2008-DasV</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Topology synthesis of analog circuits based on adaptively generated building blocks (<abbr title="Angan Das">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 44–49.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DATE-2008-PradhanV.html">DATE-2008-PradhanV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Analog Circuit Synthesis Using Sensitivity Based Near Neighbor Searches (<abbr title="Almitra Pradhan">AP</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 523–526.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="../DATE-2006-SethuramanV.html">DATE-2006-SethuramanV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>optiMap: a tool for automated generation of noc architectures using multi-port routers for FPGAs (<abbr title="Balasubramanian Sethuraman">BS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 947–952.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DATE-2006-YangV.html">DATE-2006-YangV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Efficient temperature-dependent symbolic sensitivity analysis and symbolic performance evaluation in analog circuit synthesis (<abbr title="Huiying Yang">HY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 283–284.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="../DAC-2005-DingV.html">DAC-2005-DingV</a> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A combined feasibility and performance macromodel for analog circuits (<abbr title="Mengmeng Ding">MD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DATE-2005-BadaouiV.html">DATE-2005-BadaouiV</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Multi-Placement Structures for Fast and Optimized Placement in Analog Circuit Synthesis (<abbr title="Raoul F. Badaoui">RFB</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 138–143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DATE-2005-BhaduriV.html">DATE-2005-BhaduriV</a> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Inductive and Capacitive Coupling Aware Routing Methodology Driven by a Higher Order RLCK Moment Metric (<abbr title="Amitava Bhaduri">AB</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 922–923.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="../DATE-2005-DingV.html">DATE-2005-DingV</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Two-Level Modeling Approach to Analog Circuit Performance Macromodeling (<abbr title="Mengmeng Ding">MD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1088–1089.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="../DATE-2005-KhanV.html">DATE-2005-KhanV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An Iterative Algorithm for Battery-Aware Task Scheduling on Portable Computing Platforms (<abbr title="Jawad Khan">JK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 622–627.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DAC-2004-AgarwalSYV.html">DAC-2004-AgarwalSYV</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and accurate parasitic capacitance models for layout-aware (<abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Veena Yelamanchili">VY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 145–150.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DAC-2004-HandaV.html">DAC-2004-HandaV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient algorithm for finding empty space for online FPGA placement (<abbr title="Manish Handa">MH</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 960–965.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DATE-v1-2004-HandaV.html">DATE-v1-2004-HandaV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Algorithm for Finding Maximal Empty Rectangles for Dynamic FPGA Placement (<abbr title="Manish Handa">MH</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 744–745.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="../DATE-v1-2004-RanjanVASVG.html">DATE-v1-2004-RanjanVASVG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models (<abbr title="Mukesh Ranjan">MR</abbr>, <abbr title="Wim Verhaegen">WV</abbr>, <abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DATE-v2-2004-AgarwalSYV.html">DATE-v2-2004-AgarwalSYV</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Accurate Estimation of Parasitic Capacitances in Analog Circuits (<abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Veena Yelamanchili">VY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1364–1365.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="../DATE-2002-DoboliV.html">DATE-2002-DoboliV</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>A Functional Specification Notation for Co-Design of Mixed Analog-Digital Systems (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 760–767.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="../DAC-2001-DoboliV.html">DAC-2001-DoboliV</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Integrated High-Level Synthesis and Power-Net Routing for Digital Design under Switching Noise Constraints (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 629–634.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DAC-2001-GanesanV.html">DAC-2001-GanesanV</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioral Partitioning in the Synthesis of Mixed Analog-Digital Systems (<abbr title="Sree Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 133–138.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DATE-2001-DoboliV.html">DATE-2001-DoboliV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A regularity-based hierarchical symbolic analysis method for large-scale analog networks (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 806.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="../DATE-2001-OuaissV.html">DATE-2001-OuaissV</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers (<abbr title="Iyad Ouaiss">IO</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 650–657.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="../DATE-2001-TeicaRV.html">DATE-2001-TeicaRV</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>On the verification of synthesized designs using automatically generated transformational witnesses (<abbr title="Elena Teica">ET</abbr>, <abbr title="Rajesh Radhakrishnan">RR</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 798.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="../DATE-2000-GanesanV.html">DATE-2000-GanesanV</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Technology Mapping and Retargeting for Field-Programmable Analog Arrays (<abbr title="Sree Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 58–64.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="../DATE-2000-GanesanV00a.html">DATE-2000-GanesanV00a</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement (<abbr title="Satish Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 320–325.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DATE-2000-GovindarajanV.html">DATE-2000-GovindarajanV</a> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Improving the Schedule Quality of Static-List Time-Constrained Scheduling (<abbr title="Sriram Govindarajan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 749.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="../DATE-2000-OuaissV.html">DATE-2000-OuaissV</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Resource Arbitration in Reconfigurable Computing Environments (<abbr title="Iyad Ouaiss">IO</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 560–566.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="../DAC-1999-DoboliNDGV.html">DAC-1999-DoboliNDGV</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Nagu R. Dhanwada">NRD</abbr>, <abbr title="Sree Ganesan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 951–957.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="../DAC-1999-KaulVGO.html">DAC-1999-KaulVGO</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications (<abbr title="Meenakshi Kaul">MK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Sriram Govindarajan">SG</abbr>, <abbr title="Iyad Ouaiss">IO</abbr>), pp. 616–622.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="../DATE-1999-DhanwadaNV.html">DATE-1999-DhanwadaNV</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hierarchical Constraint Transformation Using Directed Interval Search for Analog System Synthesis (<abbr title="Nagu R. Dhanwada">NRD</abbr>, <abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 328–?.</dd> 
<dt><a href="../DATE-1999-DoboliV.html">DATE-1999-DoboliV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A VHDL-AMS Compiler and Architecture Generator for Behavioral Synthesis of Analog Systems (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 338–345.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="../DATE-1999-KaulV.html">DATE-1999-KaulV</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Temporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs (<abbr title="Meenakshi Kaul">MK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 202–209.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="../DATE-1999-MansouriV.html">DATE-1999-MansouriV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Accounting for Various Register Allocation Schemes During Post-Synthesis Verification of RTL Designs (<abbr title="Nazanin Mansouri">NM</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 223–?.</dd> 
<dt><a href="../DATE-1999-Nunez-AldanaV.html">DATE-1999-Nunez-AldanaV</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An Analog Performance Estimator for Improving the Effectiveness of CMOS Analog Systems Circuit Synthesis (<abbr title="Adrián Núñez-Aldana">ANA</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 406–411.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../DATE-1998-KaulV.html">DATE-1998-KaulV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures (<abbr title="Meenakshi Kaul">MK</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 389–396.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="../DATE-1998-SrinivasanRV.html">DATE-1998-SrinivasanRV</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Software Partitioning with Integrated Hardware Design Space Exploration (<abbr title="Vinoo Srinivasan">VS</abbr>, <abbr title="Shankar Radhakrishnan">SR</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 28–35.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="../DAC-1997-WalrathV.html">DAC-1997-WalrathV</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/symbolic%20computation.html" title="symbolic computation">#symbolic computation</a></span> <span class="tag"><a href="../tag/trade-off.html" title="trade-off">#trade-off</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Symbolic Evaluation of Performance Models for Tradeoff Visualization (<abbr title="Jeffrey Walrath">JW</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 359–364.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="../EDTC-1997-GovindarajanV.html">EDTC-1997-GovindarajanV</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>Cone-based clustering heuristic for list-scheduling algorithms (<abbr title="Sriram Govindarajan">SG</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 456–462.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="../EDTC-1997-WalrathVB.html">EDTC-1997-WalrathVB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/partial%20evaluation.html" title="partial evaluation">#partial evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Performance verification using partial evaluation and interval analysis (<abbr title="Jeffrey Walrath">JW</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="W. Bradley">WB</abbr>), p. 622.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="../DAC-1993-MandayamV.html">DAC-1993-MandayamV</a> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Performance Specification Using Attributed Grammars (<abbr title="Ram Mandayam">RM</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 661–667.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="../DAC-1993-VemuriMSKRV.html">DAC-1993-VemuriMSKRV</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Experiences in Functional Validation of a High Level Synthesis System (<abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Paddy Mamtora">PM</abbr>, <abbr title="Praveen Sinha">PS</abbr>, <abbr title="Nand Kumar">NK</abbr>, <abbr title="Jayanta Roy">JR</abbr>, <abbr title="Raghu Vutukuru">RV</abbr>), pp. 194–201.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="../DAC-1992-DuttaRV.html">DAC-1992-DuttaRV</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Distributed Design-Space Exploration for High-Level Synthesis Systems (<abbr title="Rajiv Dutta">RD</abbr>, <abbr title="Jayanta Roy">JR</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 644–650.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="../CAV-1991-VemuriS.html">CAV-1991-VemuriS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Temporal Precondition Verification of Design Transformations (<abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Anuradha Sridhar">AS</abbr>), pp. 125–135.</dd> <div class="pagevis" style="width:10px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>