vhdl xil_defaultlib  \
"../../../bd/main_design/ip/main_design_proc_sys_reset_0_0/sim/main_design_proc_sys_reset_0_0.vhd" \
"../../../bd/main_design/ip/main_design_util_ds_buf_0_2/util_ds_buf.vhd" \
"../../../bd/main_design/ip/main_design_util_ds_buf_0_2/sim/main_design_util_ds_buf_0_2.vhd" \
"../../../bd/main_design/ip/main_design_axi_dma_0_0_1/sim/main_design_axi_dma_0_0.vhd" \
"../../../bd/main_design/ipshared/7fc5/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd" \
"../../../bd/main_design/ipshared/7fc5/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd" \
"../../../bd/main_design/ipshared/7fc5/hdl/noip_lvds_stream.vhd" \
"../../../bd/main_design/ip/main_design_noip_lvds_stream_0_0/sim/main_design_noip_lvds_stream_0_0.vhd" \
"../../../bd/main_design/ipshared/9f3a/hdl/noip_ctrl_slave_lite_v1_0_S00_AXI.vhd" \
"../../../bd/main_design/ipshared/9f3a/hdl/noip_ctrl.vhd" \
"../../../bd/main_design/ip/main_design_noip_ctrl_0_0/sim/main_design_noip_ctrl_0_0.vhd" \
"../../../bd/main_design/sim/main_design.vhd" \

# Do not sort compile order
nosort
