Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9bd9f94fcd6d445a8be5bda99c48e1a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PmodJSTK_Demo_behav xil_defaultlib.PmodJSTK_Demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SPI_TX_RX
Compiling module xil_defaultlib.SPI_CTRL
Compiling module xil_defaultlib.PMOD_SCLK_Div
Compiling module xil_defaultlib.PMOD_SampleGen
Compiling module xil_defaultlib.JSTK_SPI_top
Compiling module xil_defaultlib.PmodJSTK_Demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot PmodJSTK_Demo_behav
