// Seed: 3114496076
module module_0 (
    input tri id_0,
    output supply0 id_1
);
  assign id_1 = id_0;
  wire id_3;
  logic [7:0] id_4 = id_4[-1-:-1];
  union {
    logic [-1 : -1 'b0] id_5;
    id_6 id_7;
  } id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wand id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
