// Seed: 2107138109
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_13 = id_3;
  always_latch deassign id_10[1];
endprogram
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    output supply0 id_6
);
  assign id_6 = 1;
  tri id_8 = 1'b0;
  assign id_8 = 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
