Dec 17 07:28:06.521 VTTY: Console port: waiting connection on tcp port 2001 for protocol IPv4 (FD 14)
Dec 17 07:28:06.521 VTTY: AUX port: waiting connection on tcp port 2501 for protocol IPv4 (FD 15)
Dec 17 07:28:06.522 disk0: C/H/S settings = 16/4/32
Dec 17 07:28:06.591 CONSOLE: console managed by I/O board
Dec 17 07:28:06.749 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x0,JIT on)
Dec 17 07:28:06.749 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 17 07:28:06.923 ROM: Microcode has started.
Dec 17 07:28:06.932 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 17 07:28:06.936 CPU0: IO_FPGA: read from addr 0x3a0, pc=0xffffffff801ca6b4 (size=2)
Dec 17 07:28:06.984 ROM: unhandled syscall 0x00000032 at pc=0x606dda00 (a1=0x641e7040,a2=0x641e6ed4,a3=0x649e0000)
Dec 17 07:28:06.984 CPU0: IO_FPGA: read from addr 0x224, pc=0x601cbae8 (size=1)
Dec 17 07:28:07.301 ROM: trying to read bootvar 'IOMEM_SIZE'
Dec 17 07:28:07.302 ROM: trying to set bootvar 'IOMEM_SIZE='
Dec 17 07:28:07.302 ROM: unhandled syscall 0x00000038 at pc=0x606dda00 (a1=0x80007d00,a2=0x641e6ed4,a3=0x80007cb0)
Dec 17 07:28:07.306 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 17 07:28:07.324 CPU0: IO_FPGA: write to addr 0x398, value=0x2000000, pc=0x601cc00c (size=4)
Dec 17 07:28:07.324 CPU0: IO_FPGA: write to addr 0x398, value=0x0, pc=0x601cc08c (size=4)
Dec 17 07:28:07.325 CPU0: MP_FPGA: writing reg 0x70 at pc=0x60211684 (data=0x7e)
Dec 17 07:28:07.325 CPU0: PCI: read request at pc=0x601ee608: bus=0,device=0,function=0,reg=0x00
Dec 17 07:28:07.325 CPU0: PCI: read request at pc=0x601ee60c: bus=0,device=0,function=0,reg=0x00
Dec 17 07:28:07.325 CPU0: PCI: read request at pc=0x601ee3b8: bus=0,device=0,function=0,reg=0x08
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee504: bus=0,device=0,function=0,reg=0x10
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee508: bus=0,device=0,function=0,reg=0x10
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee504: bus=0,device=0,function=0,reg=0x90
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee508: bus=0,device=0,function=0,reg=0x90
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x10000000) at pc=0x601ee504: bus=0,device=0,function=0,reg=0x14
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x10000000) at pc=0x601ee508: bus=0,device=0,function=0,reg=0x14
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x10000000) at pc=0x601ee504: bus=0,device=0,function=0,reg=0x94
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x10000000) at pc=0x601ee508: bus=0,device=0,function=0,reg=0x94
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x14000000) at pc=0x601ee504: bus=0,device=0,function=0,reg=0x20
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x14000000) at pc=0x601ee508: bus=0,device=0,function=0,reg=0x20
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x14000000) at pc=0x601ee504: bus=0,device=0,function=0,reg=0xa0
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x14000000) at pc=0x601ee508: bus=0,device=0,function=0,reg=0xa0
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x00000146) at pc=0x601ee504: bus=0,device=0,function=0,reg=0x04
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x00000146) at pc=0x601ee508: bus=0,device=0,function=0,reg=0x04
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x00000146) at pc=0x601ee504: bus=0,device=0,function=0,reg=0x84
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x00000146) at pc=0x601ee508: bus=0,device=0,function=0,reg=0x84
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x0000000f) at pc=0x601ee504: bus=0,device=0,function=0,reg=0x0c
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x0000000f) at pc=0x601ee508: bus=0,device=0,function=0,reg=0x0c
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x0000000f) at pc=0x601ee504: bus=0,device=0,function=0,reg=0x8c
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x0000000f) at pc=0x601ee508: bus=0,device=0,function=0,reg=0x8c
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xc0000000) at pc=0x601ee504: bus=0,device=0,function=1,reg=0x10
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x601ee504 (bus=0,device=0,function=1,reg=0x10).
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xc0000000) at pc=0x601ee508: bus=0,device=0,function=1,reg=0x10
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x601ee508 (bus=0,device=0,function=1,reg=0x10).
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xc0000000) at pc=0x601ee504: bus=0,device=0,function=1,reg=0x90
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x601ee504 (bus=0,device=0,function=1,reg=0x90).
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xc0000000) at pc=0x601ee508: bus=0,device=0,function=1,reg=0x90
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x601ee508 (bus=0,device=0,function=1,reg=0x90).
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xd0000000) at pc=0x601ee504: bus=0,device=0,function=1,reg=0x14
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x601ee504 (bus=0,device=0,function=1,reg=0x14).
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xd0000000) at pc=0x601ee508: bus=0,device=0,function=1,reg=0x14
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x601ee508 (bus=0,device=0,function=1,reg=0x14).
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xd0000000) at pc=0x601ee504: bus=0,device=0,function=1,reg=0x94
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x601ee504 (bus=0,device=0,function=1,reg=0x94).
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xd0000000) at pc=0x601ee508: bus=0,device=0,function=1,reg=0x94
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x601ee508 (bus=0,device=0,function=1,reg=0x94).
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x000000c0) at pc=0x601ee504: bus=0,device=0,function=1,reg=0x1c
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x601ee504 (bus=0,device=0,function=1,reg=0x1c).
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x000000c0) at pc=0x601ee508: bus=0,device=0,function=1,reg=0x1c
Dec 17 07:28:07.325 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x601ee508 (bus=0,device=0,function=1,reg=0x1c).
Dec 17 07:28:07.326 CPU0: PCI: write request (data=0x000000c0) at pc=0x601ee504: bus=0,device=0,function=1,reg=0x9c
Dec 17 07:28:07.326 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x601ee504 (bus=0,device=0,function=1,reg=0x9c).
Dec 17 07:28:07.326 CPU0: PCI: write request (data=0x000000c0) at pc=0x601ee508: bus=0,device=0,function=1,reg=0x9c
Dec 17 07:28:07.326 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x601ee508 (bus=0,device=0,function=1,reg=0x9c).
Dec 17 07:28:07.328 CPU0: PCI: read request at pc=0x601ee608: bus=0,device=1,function=0,reg=0x00
Dec 17 07:28:07.328 CPU0: PCI: read request at pc=0x601ee60c: bus=0,device=1,function=0,reg=0x00
Dec 17 07:28:07.328 CPU0: PCI: read request at pc=0x601ee608: bus=0,device=1,function=0,reg=0x40
Dec 17 07:28:07.328 CPU0: PCI: read request at pc=0x601ee60c: bus=0,device=1,function=0,reg=0x40
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00000147) at pc=0x601ee4c4: bus=0,device=1,function=0,reg=0x04
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00000147) at pc=0x601ee4d0: bus=0,device=1,function=0,reg=0x04
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00002e10) at pc=0x601ee4c4: bus=0,device=1,function=0,reg=0x0c
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00002e10) at pc=0x601ee4d0: bus=0,device=1,function=0,reg=0x0c
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x18020100) at pc=0x601ee4c4: bus=0,device=1,function=0,reg=0x18
Dec 17 07:28:07.328 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 02
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x18020100) at pc=0x601ee4d0: bus=0,device=1,function=0,reg=0x18
Dec 17 07:28:07.328 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 02
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0xffff3f00) at pc=0x601ee4c4: bus=0,device=1,function=0,reg=0x1c
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0xffff3f00) at pc=0x601ee4d0: bus=0,device=1,function=0,reg=0x1c
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x48704000) at pc=0x601ee4c4: bus=0,device=1,function=0,reg=0x20
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x48704000) at pc=0x601ee4d0: bus=0,device=1,function=0,reg=0x20
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x0000ff00) at pc=0x601ee4c4: bus=0,device=1,function=0,reg=0x24
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x0000ff00) at pc=0x601ee4d0: bus=0,device=1,function=0,reg=0x24
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00030000) at pc=0x601ee4c4: bus=0,device=1,function=0,reg=0x3c
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00030000) at pc=0x601ee4d0: bus=0,device=1,function=0,reg=0x3c
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00100000) at pc=0x601ee4c4: bus=0,device=1,function=0,reg=0x40
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00100000) at pc=0x601ee4d0: bus=0,device=1,function=0,reg=0x40
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00009020) at pc=0x601ee4c4: bus=0,device=1,function=0,reg=0x44
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00009020) at pc=0x601ee4d0: bus=0,device=1,function=0,reg=0x44
Dec 17 07:28:07.328 CPU0: PCI: read request at pc=0x601ee608: bus=2,device=16,function=0,reg=0x00
Dec 17 07:28:07.328 CPU0: PCI: read request at pc=0x601ee60c: bus=2,device=16,function=0,reg=0x00
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x000001c3) at pc=0x601ee4c4: bus=2,device=16,function=0,reg=0x04
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x000001c3) at pc=0x601ee4d0: bus=2,device=16,function=0,reg=0x04
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00000400) at pc=0x601ee4c4: bus=2,device=16,function=0,reg=0x10
Dec 17 07:28:07.328 CPU0: PCI: write request (data=0x00000400) at pc=0x601ee4d0: bus=2,device=16,function=0,reg=0x10
Dec 17 07:28:07.979 ROM: trying to read bootvar 'BOOT'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'BOOTLDR'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'RSHELF'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'DSHELF'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'DSHELFINFO'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'CHRG_ID'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'SLOTCACHE'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'OVERTEMP'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'DIAG'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'DIAMETER_ORIGIN_ID'
Dec 17 07:28:07.979 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 17 07:28:09.046 ROM: unhandled syscall 0x0000007c at pc=0x606dda00 (a1=0x0000e100,a2=0x00000000,a3=0x00000000)
Dec 17 07:28:09.047 ROM: unhandled syscall 0x0000007c at pc=0x606dda00 (a1=0x00000000,a2=0x00000008,a3=0x00000009)
Dec 17 07:28:09.047 CPU0: PCI: read request at pc=0x60217af4: bus=0,device=0,function=0,reg=0x08
Dec 17 07:28:09.047 CPU0: CLPD6729: ext reg index 0x03 at pc=0x6021f1f8
Dec 17 07:28:09.047 CPU0: CLPD6729: ext reg index 0x03 at pc=0x6021f1f8
Dec 17 07:28:09.049 CPU0: CLPD6729: ext reg index 0x09 at pc=0x6021f1f8
Dec 17 07:28:09.049 CPU0: CLPD6729: ext reg index 0x09 at pc=0x6021f1f8
Dec 17 07:28:09.049 CPU0: CLPD6729: ext reg index 0x05 at pc=0x6021f1f8
Dec 17 07:28:09.049 CPU0: CLPD6729: ext reg index 0x05 at pc=0x6021f1f8
Dec 17 07:28:09.110 Calendar: reset
Dec 17 07:28:09.166 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 17 07:28:09.169 ROM: trying to read bootvar 'BOOTLDR'
Dec 17 07:28:09.280 CPU0: MP_FPGA: writing reg 0x70 at pc=0x602162bc (data=0x2)
Dec 17 07:28:09.407 CPU0: PCI: read request at pc=0x601ee608: bus=0,device=7,function=0,reg=0x00
Dec 17 07:28:09.407 CPU0: PCI: read request at pc=0x601ee60c: bus=0,device=7,function=0,reg=0x00
Dec 17 07:28:09.407 CPU0: PCI: read request at pc=0x601ee608: bus=0,device=7,function=0,reg=0x08
Dec 17 07:28:09.407 CPU0: PCI: read request at pc=0x601ee60c: bus=0,device=7,function=0,reg=0x08
Dec 17 07:28:09.407 CPU0: PCI: read request at pc=0x601ee608: bus=0,device=7,function=0,reg=0x00
Dec 17 07:28:09.407 CPU0: PCI: read request at pc=0x601ee60c: bus=0,device=7,function=0,reg=0x00
Dec 17 07:28:09.407 CPU0: PCI: read request at pc=0x601ee608: bus=0,device=7,function=0,reg=0x40
Dec 17 07:28:09.407 CPU0: PCI: read request at pc=0x601ee60c: bus=0,device=7,function=0,reg=0x40
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0xffff0000) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x04
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0xffff0000) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x04
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x00002e10) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x0c
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x00002e10) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x0c
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x18050504) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x18
Dec 17 07:28:09.407 PCI: PCI bridge 0,7,0 -> pri: 04, sec: 05, sub: 05
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x18050504) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x18
Dec 17 07:28:09.407 PCI: PCI bridge 0,7,0 -> pri: 04, sec: 05, sub: 05
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x02805f40) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x1c
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x02805f40) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x1c
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x48f04880) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x20
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x48f04880) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x20
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x0001ff01) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x24
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x0001ff01) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x24
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x30
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x30
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x03030000) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x3c
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x03030000) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x3c
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x02000000) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x40
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x02000000) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x40
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x64
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x64
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x000001ff) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x68
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x000001ff) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x68
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x00000147) at pc=0x601ee4c4: bus=0,device=7,function=0,reg=0x04
Dec 17 07:28:09.407 CPU0: PCI: write request (data=0x00000147) at pc=0x601ee4d0: bus=0,device=7,function=0,reg=0x04
Dec 17 07:28:09.485 CPU0: PCI: read request at pc=0x601ee608: bus=1,device=1,function=0,reg=0x00
Dec 17 07:28:09.485 CPU0: PCI: read request at pc=0x601ee60c: bus=1,device=1,function=0,reg=0x00
Dec 17 07:28:09.485 CPU0: PCI: read request at pc=0x601ee608: bus=1,device=1,function=0,reg=0x00
Dec 17 07:28:09.485 CPU0: PCI: read request at pc=0x601ee60c: bus=1,device=1,function=0,reg=0x00
Dec 17 07:28:09.485 CPU0: PCI: write request (data=0x00000156) at pc=0x601ee4c4: bus=1,device=1,function=0,reg=0x04
Dec 17 07:28:09.485 CPU0: PCI: write request (data=0x00000156) at pc=0x601ee4d0: bus=1,device=1,function=0,reg=0x04
Dec 17 07:28:09.485 CPU0: PCI: write request (data=0x48100000) at pc=0x601ee4c4: bus=1,device=1,function=0,reg=0x10
Dec 17 07:28:09.485 C7200-IO-2FE(0): registers are mapped at 0x48100000
Dec 17 07:28:09.485 CPU0: PCI: write request (data=0x48100000) at pc=0x601ee4d0: bus=1,device=1,function=0,reg=0x10
Dec 17 07:28:09.485 C7200-IO-2FE(0): registers are mapped at 0x48100000
Dec 17 07:28:09.485 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee4c4: bus=1,device=1,function=0,reg=0x14
Dec 17 07:28:09.485 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee4d0: bus=1,device=1,function=0,reg=0x14
Dec 17 07:28:09.485 CPU0: PCI: write request (data=0x0000ff10) at pc=0x601ee4c4: bus=1,device=1,function=0,reg=0x0c
Dec 17 07:28:09.485 CPU0: PCI: write request (data=0x0000ff10) at pc=0x601ee4d0: bus=1,device=1,function=0,reg=0x0c
Dec 17 07:28:09.495 CPU0: PCI: read request at pc=0x601ee608: bus=1,device=1,function=0,reg=0x00
Dec 17 07:28:09.495 CPU0: PCI: read request at pc=0x601ee60c: bus=1,device=1,function=0,reg=0x00
Dec 17 07:28:09.495 CPU0: PCI: read request at pc=0x601ee608: bus=1,device=1,function=0,reg=0x08
Dec 17 07:28:09.495 CPU0: PCI: read request at pc=0x601ee60c: bus=1,device=1,function=0,reg=0x08
Dec 17 07:28:09.506 CPU0: PCI: read request at pc=0x601ee608: bus=1,device=0,function=0,reg=0x00
Dec 17 07:28:09.506 CPU0: PCI: read request at pc=0x601ee60c: bus=1,device=0,function=0,reg=0x00
Dec 17 07:28:09.506 CPU0: PCI: read request at pc=0x601ee608: bus=1,device=0,function=0,reg=0x00
Dec 17 07:28:09.506 CPU0: PCI: read request at pc=0x601ee60c: bus=1,device=0,function=0,reg=0x00
Dec 17 07:28:09.506 CPU0: PCI: write request (data=0x00000156) at pc=0x601ee4c4: bus=1,device=0,function=0,reg=0x04
Dec 17 07:28:09.506 CPU0: PCI: write request (data=0x00000156) at pc=0x601ee4d0: bus=1,device=0,function=0,reg=0x04
Dec 17 07:28:09.506 CPU0: PCI: write request (data=0x480c0000) at pc=0x601ee4c4: bus=1,device=0,function=0,reg=0x10
Dec 17 07:28:09.506 C7200-IO-2FE(0): registers are mapped at 0x480c0000
Dec 17 07:28:09.506 CPU0: PCI: write request (data=0x480c0000) at pc=0x601ee4d0: bus=1,device=0,function=0,reg=0x10
Dec 17 07:28:09.506 C7200-IO-2FE(0): registers are mapped at 0x480c0000
Dec 17 07:28:09.506 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee4c4: bus=1,device=0,function=0,reg=0x14
Dec 17 07:28:09.506 CPU0: PCI: write request (data=0x00000000) at pc=0x601ee4d0: bus=1,device=0,function=0,reg=0x14
Dec 17 07:28:09.506 CPU0: PCI: write request (data=0x0000ff10) at pc=0x601ee4c4: bus=1,device=0,function=0,reg=0x0c
Dec 17 07:28:09.506 CPU0: PCI: write request (data=0x0000ff10) at pc=0x601ee4d0: bus=1,device=0,function=0,reg=0x0c
Dec 17 07:28:09.507 CPU0: PCI: read request at pc=0x601ee608: bus=1,device=0,function=0,reg=0x00
Dec 17 07:28:09.507 CPU0: PCI: read request at pc=0x601ee60c: bus=1,device=0,function=0,reg=0x00
Dec 17 07:28:09.507 CPU0: PCI: read request at pc=0x601ee608: bus=1,device=0,function=0,reg=0x08
Dec 17 07:28:09.507 CPU0: PCI: read request at pc=0x601ee60c: bus=1,device=0,function=0,reg=0x08
Dec 17 07:28:09.519 CPU0: PCI: read request at pc=0x601ee608: bus=5,device=0,function=0,reg=0x00
Dec 17 07:28:09.519 CPU0: PCI: read request at pc=0x601ee60c: bus=5,device=0,function=0,reg=0x00
Dec 17 07:28:09.519 CPU0: PCI: read request at pc=0x601ee608: bus=5,device=0,function=0,reg=0x00
Dec 17 07:28:09.519 CPU0: PCI: read request at pc=0x601ee60c: bus=5,device=0,function=0,reg=0x00
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x48800000) at pc=0x601ee4c4: bus=5,device=0,function=0,reg=0x10
Dec 17 07:28:09.519 PA-4T+(1): registers are mapped at 0x48800000
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x48800000) at pc=0x601ee4d0: bus=5,device=0,function=0,reg=0x10
Dec 17 07:28:09.519 PA-4T+(1): registers are mapped at 0x48800000
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x48802000) at pc=0x601ee4c4: bus=5,device=0,function=0,reg=0x14
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x48802000) at pc=0x601ee4d0: bus=5,device=0,function=0,reg=0x14
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x00000008) at pc=0x601ee4c4: bus=5,device=0,function=0,reg=0x40
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x00000008) at pc=0x601ee4d0: bus=5,device=0,function=0,reg=0x40
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x0000f800) at pc=0x601ee4c4: bus=5,device=0,function=0,reg=0x0c
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x0000f800) at pc=0x601ee4d0: bus=5,device=0,function=0,reg=0x0c
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x00000006) at pc=0x601ee4c4: bus=5,device=0,function=0,reg=0x04
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x00000006) at pc=0x601ee4d0: bus=5,device=0,function=0,reg=0x04
Dec 17 07:28:09.519 CPU0: PCI: read request at pc=0x601ee608: bus=5,device=0,function=0,reg=0x08
Dec 17 07:28:09.519 CPU0: PCI: read request at pc=0x601ee60c: bus=5,device=0,function=0,reg=0x08
Dec 17 07:28:09.519 PA-4T+(1): channel 0: unknown value for CRC ctrl reg 0x0600
Dec 17 07:28:09.519 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x0000f800) at pc=0x601ee4c4: bus=5,device=0,function=0,reg=0x0c
Dec 17 07:28:09.519 CPU0: PCI: write request (data=0x0000f800) at pc=0x601ee4d0: bus=5,device=0,function=0,reg=0x0c
Dec 17 07:28:09.519 PA-4T+(1): channel 0: unknown value for CRC ctrl reg 0x0000
Dec 17 07:28:09.519 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:28:09.523 PA-4T+(1): channel 0 disabled
Dec 17 07:28:09.524 PA-4T+(1): channel 0 disabled
Dec 17 07:28:09.524 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:28:09.524 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:28:09.524 PA-4T+(1): channel 0 enabled
Dec 17 07:28:09.527 PA-4T+(1): channel 1 disabled
Dec 17 07:28:09.527 PA-4T+(1): channel 1 disabled
Dec 17 07:28:09.527 PA-4T+(1): channel 1: CRC size set to 0x0002
Dec 17 07:28:09.527 PA-4T+(1): channel 1: clock rate set to 2016000
Dec 17 07:28:09.527 PA-4T+(1): channel 1 enabled
Dec 17 07:28:09.528 PA-4T+(1): channel 2 disabled
Dec 17 07:28:09.528 PA-4T+(1): channel 2 disabled
Dec 17 07:28:09.528 PA-4T+(1): channel 2: CRC size set to 0x0002
Dec 17 07:28:09.528 PA-4T+(1): channel 2: clock rate set to 2016000
Dec 17 07:28:09.529 PA-4T+(1): channel 2 enabled
Dec 17 07:28:09.531 PA-4T+(1): channel 3 disabled
Dec 17 07:28:09.531 PA-4T+(1): channel 3 disabled
Dec 17 07:28:09.531 PA-4T+(1): channel 3: CRC size set to 0x0002
Dec 17 07:28:09.531 PA-4T+(1): channel 3: clock rate set to 2016000
Dec 17 07:28:09.531 PA-4T+(1): channel 3 enabled
Dec 17 07:28:11.310 ROM: unhandled syscall 0x0000001a at pc=0x606dda00 (a1=0x65a0c01c,a2=0x64fc0000,a3=0x010c5684)
Dec 17 07:28:11.310 ROM: unhandled syscall 0x00000009 at pc=0x606dda00 (a1=0x641e7008,a2=0x641e6ed4,a3=0x010c5684)
Dec 17 07:28:11.311 ROM: unhandled syscall 0x00000039 at pc=0x606dda00 (a1=0x641e7018,a2=0x641e6ed4,a3=0x649dc484)
Dec 17 07:28:11.311 ROM: trying to read bootvar 'RET_2_RTS'
Dec 17 07:28:11.311 ROM: trying to read bootvar 'IOMEM_SIZE'
Dec 17 07:28:11.311 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 17 07:28:11.311 ROM: trying to read bootvar 'RELOAD_TYPE'
Dec 17 07:28:11.311 ROM: unhandled syscall 0x00000047 at pc=0x606dda00 (a1=0x632e520c,a2=0x64d803b4,a3=0x00000101)
Dec 17 07:28:11.546 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 17 07:28:39.503 PA-4T+(1): channel 0 disabled
Dec 17 07:28:39.509 PA-4T+(1): channel 0 disabled
Dec 17 07:28:39.509 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:28:39.509 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:28:39.509 PA-4T+(1): channel 0 enabled
Dec 17 07:28:39.522 PA-4T+(1): channel 1 disabled
Dec 17 07:28:39.522 PA-4T+(1): channel 1 disabled
Dec 17 07:28:39.522 PA-4T+(1): channel 1: CRC size set to 0x0002
Dec 17 07:28:39.522 PA-4T+(1): channel 1: clock rate set to 2016000
Dec 17 07:28:39.522 PA-4T+(1): channel 1 enabled
Dec 17 07:28:39.526 PA-4T+(1): channel 2 disabled
Dec 17 07:28:39.526 PA-4T+(1): channel 2 disabled
Dec 17 07:28:39.526 PA-4T+(1): channel 2: CRC size set to 0x0002
Dec 17 07:28:39.526 PA-4T+(1): channel 2: clock rate set to 2016000
Dec 17 07:28:39.526 PA-4T+(1): channel 2 enabled
Dec 17 07:28:39.526 PA-4T+(1): channel 3 disabled
Dec 17 07:28:39.526 PA-4T+(1): channel 3 disabled
Dec 17 07:28:39.526 PA-4T+(1): channel 3: CRC size set to 0x0002
Dec 17 07:28:39.526 PA-4T+(1): channel 3: clock rate set to 2016000
Dec 17 07:28:39.526 PA-4T+(1): channel 3 enabled
Dec 17 07:28:55.549 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.550 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.550 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:28:55.550 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:28:55.550 PA-4T+(1): channel 0 enabled
Dec 17 07:28:55.570 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.570 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.570 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:28:55.570 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:28:55.570 PA-4T+(1): channel 0 enabled
Dec 17 07:28:55.584 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.584 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.584 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:28:55.584 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:28:55.585 PA-4T+(1): channel 0 enabled
Dec 17 07:28:55.616 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.619 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.619 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:28:55.619 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:28:55.620 PA-4T+(1): channel 0 enabled
Dec 17 07:28:55.654 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.654 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.654 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:28:55.654 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:28:55.654 PA-4T+(1): channel 0 enabled
Dec 17 07:28:55.656 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.656 PA-4T+(1): channel 0 disabled
Dec 17 07:28:55.656 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:28:55.656 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:28:55.656 PA-4T+(1): channel 0 enabled
Dec 17 07:29:21.418 VTTY: AUX port is now connected (accept_fd=15,conn_fd=20)
Dec 17 07:29:31.685 PA-4T+(1): channel 0 disabled
Dec 17 07:29:31.688 PA-4T+(1): channel 0 disabled
Dec 17 07:29:31.689 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:29:31.689 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:29:31.689 PA-4T+(1): channel 0 enabled
Dec 17 07:29:31.712 PA-4T+(1): channel 0 disabled
Dec 17 07:29:31.712 PA-4T+(1): channel 0 disabled
Dec 17 07:29:31.712 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:29:31.712 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:29:31.712 PA-4T+(1): channel 0 enabled
Dec 17 07:29:31.730 PA-4T+(1): channel 0 disabled
Dec 17 07:29:31.733 PA-4T+(1): channel 0 disabled
Dec 17 07:29:31.733 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:29:31.733 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:29:31.733 PA-4T+(1): channel 0 enabled
Dec 17 07:29:31.738 PA-4T+(1): channel 0 disabled
Dec 17 07:29:31.738 PA-4T+(1): channel 0 disabled
Dec 17 07:29:31.738 PA-4T+(1): channel 0: CRC size set to 0x0002
Dec 17 07:29:31.738 PA-4T+(1): channel 0: clock rate set to 2016000
Dec 17 07:29:31.738 PA-4T+(1): channel 0 enabled
Dec 17 07:29:44.543 ROM: trying to set bootvar 'RANDOM_NUM=878697233'
Dec 17 07:30:53.742 VTTY: Console port is now connected (accept_fd=14,conn_fd=20)
Dec 17 07:31:02.043 PA-4T+(1): channel 0 disabled
Dec 17 07:31:02.044 PA-4T+(1): channel 1 disabled
Dec 17 07:31:02.044 PA-4T+(1): channel 2 disabled
Dec 17 07:31:02.045 PA-4T+(1): channel 3 disabled
Dec 17 07:31:07.834 ROM: trying to set bootvar 'BSI=0'
Dec 17 07:31:07.834 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 17 07:31:07.834 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 17 07:37:02.125 VTTY: AUX port is now connected (accept_fd=15,conn_fd=20)
Dec 17 07:38:47.485 VTTY: Console port is now connected (accept_fd=14,conn_fd=21)
Dec 17 07:39:14.077 VTTY: Console port is now connected (accept_fd=14,conn_fd=21)
Dec 17 07:39:36.860 VTTY: Console port is now connected (accept_fd=14,conn_fd=20)
Dec 17 08:54:59.182 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 17 08:54:59.182 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 17 08:54:59.283 CPU0: MP_FPGA: read from addr 0x0, pc=0x601e4910
