module flipflop (D,Preset, Clock, Q);
input D, Clock,Preset;
output reg Q;
//addition preset value
always@(posedge Clock)
	Q = D;

endmodule)