;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	DJN -4, @20
	CMP -277, <-126
	ADD 3, 20
	SUB @2, -1
	SPL 0, <402
	ADD -30, 9
	SPL 0, <402
	ADD 30, 9
	SPL 0, <402
	SUB 102, 60
	SUB @3, 0
	SUB @12, @10
	SUB @224, 103
	SLT 102, 60
	ADD 30, 9
	ADD 30, 9
	JMN 0, <702
	CMP -277, <-126
	ADD -30, 9
	SPL 0, <402
	ADD -30, 9
	ADD 30, 9
	ADD 275, 60
	MOV @-127, @170
	ADD -30, 9
	SPL 0, <702
	SUB @12, @10
	SLT #710, 7
	ADD -270, @-9
	JMN 0, <702
	ADD 0, 702
	SUB @12, @10
	MOV 20, @11
	CMP -277, <-126
	SUB @2, -1
	MOV #-127, @100
	SUB @2, -1
	CMP -277, <-126
	SUB @2, -1
	SPL 0, <702
	CMP -277, <-126
	SUB 0, @-12
	CMP -277, <-126
	CMP -277, <-126
	SPL 0, <402
	MOV -1, <-20
	CMP #0, -70
	DJN -1, @-20
	SPL @0, <192
