

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
d545392b1e00badeae24501d0ad00270  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_1NQpXX"
Parsing file _cuobjdump_complete_output_1NQpXX
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Vcrcvb"
Running: cat _ptx_Vcrcvb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rw722o
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rw722o --output-file  /dev/null 2> _ptx_Vcrcvbinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Vcrcvb _ptx2_rw722o _ptx_Vcrcvbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404230, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_JRLUSC"
Running: cat _ptx_JRLUSC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_OEgCJQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_OEgCJQ --output-file  /dev/null 2> _ptx_JRLUSCinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_JRLUSC _ptx2_OEgCJQ _ptx_JRLUSCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404220, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402a30, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402b20, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402c10, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404a00, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8uIBM4"
Running: cat _ptx_8uIBM4 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_aJwDPi
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_aJwDPi --output-file  /dev/null 2> _ptx_8uIBM4info"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8uIBM4 _ptx2_aJwDPi _ptx_8uIBM4info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404a10, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x4059b0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_59u19w"
Running: cat _ptx_59u19w | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_o85ruL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_o85ruL --output-file  /dev/null 2> _ptx_59u19winfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_59u19w _ptx2_o85ruL _ptx_59u19winfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x4059a0, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x4063e0, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_L6bJ7Z"
Running: cat _ptx_L6bJ7Z | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_BK33Ke
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_BK33Ke --output-file  /dev/null 2> _ptx_L6bJ7Zinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_L6bJ7Z _ptx2_BK33Ke _ptx_L6bJ7Zinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406360, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x4062d0, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404a10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2048 (ipc= 4.1) sim_rate=2048 (inst/sec) elapsed = 0:0:00:01 / Thu Jul 26 19:59:15 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 307968 (ipc=38.5) sim_rate=153984 (inst/sec) elapsed = 0:0:00:02 / Thu Jul 26 19:59:16 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9153,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9154
gpu_sim_insn = 314944
gpu_ipc =      34.4051
gpu_tot_sim_cycle = 9154
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      34.4051
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.055
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367	W0_Idle:8750	W0_Scoreboard:11211	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 354 
averagemflatency = 267 
max_icnt2mem_latency = 41 
max_icnt2sh_latency = 9153 
mrq_lat_table:328 	38 	306 	89 	125 	39 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5 	477 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	330 	157 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14 	4 	7 	7 	0 	0 	0 	0 	105 	332 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3004      3233      2668      2640         0         0         0         0         0         0         0         0 
dram[1]:       233         0         0         0      3016      3238      2673      2643         0         0         0         0         0         0         0         0 
dram[2]:       518         0         0         0      3040      2920      2618      2652         0         0         0         0         0         0         0         0 
dram[3]:      1625         0         0         0      2987      2974      2622      2648         0         0         0         0         0         0         0         0 
dram[4]:      1105         0         0         0      2903      2992      3863      2652         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      3214      2945      2636      2664         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/28 = 33.321430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/79 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        530    none      none      none         134       135       139       138    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         140       141       139       141    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         133       131       143       138    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         133       135       142       140    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         135       135       138       140    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         131       132       140       139    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       291       294       340       321         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       349       354       341       331         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       302       284       308       327         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       287       307       304       334         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       288       287       297       332         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       284       284       308       335         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6659 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.0878
n_activity=1591 dram_eff=0.3847
bk0: 2a 6960i bk1: 0a 6971i bk2: 0a 6972i bk3: 0a 6973i bk4: 20a 6745i bk5: 20a 6759i bk6: 60a 6346i bk7: 56a 6379i bk8: 0a 6966i bk9: 0a 6968i bk10: 0a 6969i bk11: 0a 6969i bk12: 0a 6969i bk13: 0a 6969i bk14: 0a 6970i bk15: 0a 6970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.120373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6659 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.0878
n_activity=1624 dram_eff=0.3768
bk0: 2a 6961i bk1: 0a 6972i bk2: 0a 6973i bk3: 0a 6973i bk4: 20a 6772i bk5: 20a 6760i bk6: 60a 6360i bk7: 56a 6396i bk8: 0a 6966i bk9: 0a 6967i bk10: 0a 6968i bk11: 0a 6968i bk12: 0a 6968i bk13: 0a 6969i bk14: 0a 6970i bk15: 0a 6971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.194261
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6649 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.09067
n_activity=1678 dram_eff=0.3766
bk0: 4a 6957i bk1: 0a 6971i bk2: 0a 6972i bk3: 0a 6973i bk4: 20a 6779i bk5: 24a 6749i bk6: 60a 6356i bk7: 56a 6368i bk8: 0a 6966i bk9: 0a 6967i bk10: 0a 6969i bk11: 0a 6970i bk12: 0a 6970i bk13: 0a 6970i bk14: 0a 6970i bk15: 0a 6970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0994261
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7ff2706aa590 :  mf: uid=  8733, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (9153), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6650 n_act=5 n_pre=0 n_req=158 n_rd=163 n_write=152 bw_util=0.09039
n_activity=1648 dram_eff=0.3823
bk0: 4a 6956i bk1: 0a 6970i bk2: 0a 6972i bk3: 0a 6973i bk4: 20a 6773i bk5: 24a 6723i bk6: 59a 6353i bk7: 56a 6346i bk8: 0a 6968i bk9: 0a 6968i bk10: 0a 6969i bk11: 0a 6970i bk12: 0a 6970i bk13: 0a 6970i bk14: 0a 6970i bk15: 0a 6970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.119512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6649 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.09067
n_activity=1671 dram_eff=0.3782
bk0: 4a 6957i bk1: 0a 6971i bk2: 0a 6971i bk3: 0a 6973i bk4: 20a 6759i bk5: 24a 6710i bk6: 60a 6416i bk7: 56a 6390i bk8: 0a 6966i bk9: 0a 6967i bk10: 0a 6969i bk11: 0a 6969i bk12: 0a 6969i bk13: 0a 6970i bk14: 0a 6970i bk15: 0a 6970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.127834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6660 n_act=4 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.0878
n_activity=1621 dram_eff=0.3775
bk0: 0a 6971i bk1: 0a 6972i bk2: 0a 6973i bk3: 0a 6973i bk4: 20a 6773i bk5: 24a 6731i bk6: 58a 6422i bk7: 56a 6369i bk8: 0a 6966i bk9: 0a 6967i bk10: 0a 6969i bk11: 0a 6969i bk12: 0a 6969i bk13: 0a 6970i bk14: 0a 6970i bk15: 0a 6970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0938307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.82863
	minimum = 6
	maximum = 76
Network latency average = 9.20464
	minimum = 6
	maximum = 76
Slowest packet = 69
Flit latency average = 7.85363
	minimum = 6
	maximum = 72
Slowest flit = 193
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00401363
	minimum = 0 (at node 0)
	maximum = 0.0470832 (at node 1)
Accepted packet rate average = 0.00401363
	minimum = 0 (at node 0)
	maximum = 0.0470832 (at node 1)
Injected flit rate average = 0.0120247
	minimum = 0 (at node 0)
	maximum = 0.22187 (at node 1)
Accepted flit rate average= 0.0120247
	minimum = 0 (at node 0)
	maximum = 0.0604107 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.82863 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Network latency average = 9.20464 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Flit latency average = 7.85363 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00401363 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470832 (1 samples)
Accepted packet rate average = 0.00401363 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470832 (1 samples)
Injected flit rate average = 0.0120247 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.22187 (1 samples)
Accepted flit rate average = 0.0120247 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0604107 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4577 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,9154)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,38,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,39,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 10654  inst.: 609920 (ipc=196.7) sim_rate=203306 (inst/sec) elapsed = 0:0:00:03 / Thu Jul 26 19:59:17 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,7,0) tid=(3,3,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,22,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 12654  inst.: 780784 (ipc=133.1) sim_rate=195196 (inst/sec) elapsed = 0:0:00:04 / Thu Jul 26 19:59:18 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,19,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 14154  inst.: 934416 (ipc=123.9) sim_rate=186883 (inst/sec) elapsed = 0:0:00:05 / Thu Jul 26 19:59:19 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,11,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 15654  inst.: 1099040 (ipc=120.6) sim_rate=183173 (inst/sec) elapsed = 0:0:00:06 / Thu Jul 26 19:59:20 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,28,0) tid=(7,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 17154  inst.: 1254496 (ipc=117.4) sim_rate=179213 (inst/sec) elapsed = 0:0:00:07 / Thu Jul 26 19:59:21 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 18654  inst.: 1414096 (ipc=115.7) sim_rate=176762 (inst/sec) elapsed = 0:0:00:08 / Thu Jul 26 19:59:22 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(2,26,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10057,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10058,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10176,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10177,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10277,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10278,9154)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,9,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10494,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10495,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10600,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10601,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10746,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10747,9154)
GPGPU-Sim uArch: cycles simulated: 20154  inst.: 1581968 (ipc=115.2) sim_rate=175774 (inst/sec) elapsed = 0:0:00:09 / Thu Jul 26 19:59:23 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11175,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11176,9154)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,13,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11414,9154), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11415,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11622,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11623,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11687,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11688,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11715,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11716,9154)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11767,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11768,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11827,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11828,9154)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,25,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12194,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12195,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12288,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12289,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12298,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12299,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12345,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12346,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12363,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12364,9154)
GPGPU-Sim uArch: cycles simulated: 21654  inst.: 1771072 (ipc=116.5) sim_rate=177107 (inst/sec) elapsed = 0:0:00:10 / Thu Jul 26 19:59:24 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12591,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12592,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12642,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12643,9154)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12649,9154), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12650,9154)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12684,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12685,9154)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12712,9154), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12713,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12739,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12740,9154)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,26,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12933,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12934,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13059,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13060,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13079,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13080,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13155,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13156,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13186,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13187,9154)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13316,9154), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13317,9154)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,16,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13526,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13527,9154)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13547,9154), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13548,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13724,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13725,9154)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13732,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13733,9154)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13802,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13803,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13932,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13933,9154)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13964,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13965,9154)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13965,9154), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13966,9154)
GPGPU-Sim uArch: cycles simulated: 23154  inst.: 1984352 (ipc=119.2) sim_rate=180395 (inst/sec) elapsed = 0:0:00:11 / Thu Jul 26 19:59:25 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14102,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14103,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14169,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14170,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14178,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14179,9154)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,53,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14276,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14277,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14344,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14345,9154)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14393,9154), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14394,9154)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14457,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14458,9154)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14541,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14542,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14619,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14620,9154)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14700,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14701,9154)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14716,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14717,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14768,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14769,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14780,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14781,9154)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,37,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14949,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14950,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (15186,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(15187,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15311,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15312,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15386,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15387,9154)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15434,9154), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15435,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15479,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15480,9154)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,20,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 24654  inst.: 2210384 (ipc=122.3) sim_rate=184198 (inst/sec) elapsed = 0:0:00:12 / Thu Jul 26 19:59:26 2018
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15561,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15562,9154)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15656,9154), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15657,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15691,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15692,9154)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15693,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15694,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15704,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15705,9154)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15812,9154), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(15813,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15820,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15821,9154)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15964,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15965,9154)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16052,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16053,9154)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16139,9154), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(16140,9154)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,38,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16237,9154), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(16238,9154)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16288,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16289,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16290,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16291,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (16342,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(16343,9154)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (16348,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(16349,9154)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16443,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(16444,9154)
GPGPU-Sim uArch: cycles simulated: 25654  inst.: 2364896 (ipc=124.2) sim_rate=181915 (inst/sec) elapsed = 0:0:00:13 / Thu Jul 26 19:59:27 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,31,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16900,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16901,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16959,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16960,9154)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17130,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(17131,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (17265,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(17266,9154)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17285,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17286,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (17338,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(17339,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17438,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17439,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17446,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17447,9154)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,48,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (17494,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(17495,9154)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17497,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17498,9154)
GPGPU-Sim uArch: cycles simulated: 26654  inst.: 2514256 (ipc=125.7) sim_rate=179589 (inst/sec) elapsed = 0:0:00:14 / Thu Jul 26 19:59:28 2018
GPGPU-Sim uArch: Shader 5 finished CTA #6 (17535,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(17536,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (17600,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(17601,9154)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17879,9154), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(17880,9154)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17881,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17882,9154)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17975,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(17976,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (18013,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(18014,9154)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,62,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18323,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18324,9154)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (18341,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(18342,9154)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (18370,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(18371,9154)
GPGPU-Sim uArch: cycles simulated: 27654  inst.: 2665120 (ipc=127.0) sim_rate=177674 (inst/sec) elapsed = 0:0:00:15 / Thu Jul 26 19:59:29 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (18576,9154), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(18577,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18760,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18761,9154)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,49,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18802,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(18803,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19084,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(19085,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (19113,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (19191,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19254,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19258,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19296,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19321,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (19380,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19457,9154), 6 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,65,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (19490,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19555,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19660,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19765,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (19766,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19815,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19817,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (19945,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19954,9154), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 29154  inst.: 2883024 (ipc=128.4) sim_rate=180189 (inst/sec) elapsed = 0:0:00:16 / Thu Jul 26 19:59:30 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20106,9154), 6 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,60,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (20190,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20200,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (20289,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (20378,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (20394,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20478,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (20524,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20526,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20535,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20743,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (20777,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20802,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20821,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (20863,9154), 5 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,49,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (20945,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21082,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21222,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (21251,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (21255,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21313,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21427,9154), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 30654  inst.: 3077920 (ipc=128.5) sim_rate=181054 (inst/sec) elapsed = 0:0:00:17 / Thu Jul 26 19:59:31 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21528,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21652,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,66,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (21785,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22044,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22055,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22126,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22142,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22162,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22223,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22275,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (22336,9154), 5 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,53,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22467,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22624,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22704,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22713,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (22721,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22728,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22740,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22830,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22958,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22963,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22976,9154), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 32154  inst.: 3274960 (ipc=128.7) sim_rate=181942 (inst/sec) elapsed = 0:0:00:18 / Thu Jul 26 19:59:32 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23025,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23152,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23178,9154), 4 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,66,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (23256,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23406,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23406,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23465,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23478,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23482,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23499,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (23499,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23500,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23543,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23553,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23594,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23624,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23652,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23666,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23717,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23914,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23989,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24061,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24066,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24067,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24069,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24081,9154), 3 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,71,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24118,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #6 (24169,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24180,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24184,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24240,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (24290,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24314,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24325,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (24345,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24445,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24453,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24482,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24506,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (24515,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (24547,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (24594,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24641,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24665,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24672,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24676,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24699,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24756,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24848,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24950,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24963,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24974,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (25013,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (25033,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (25058,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25085,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25221,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #7 (25396,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25497,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 25498
gpu_sim_insn = 3147264
gpu_ipc =     123.4318
gpu_tot_sim_cycle = 34652
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =      99.9137
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3287
gpu_stall_icnt2sh    = 21354
gpu_total_sim_rate=192344

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71446
	L1I_total_cache_misses = 964
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4484, Miss = 2236, Miss_rate = 0.499, Pending_hits = 37, Reservation_fails = 15192
	L1D_cache_core[1]: Access = 6117, Miss = 2836, Miss_rate = 0.464, Pending_hits = 55, Reservation_fails = 17547
	L1D_cache_core[2]: Access = 5146, Miss = 2365, Miss_rate = 0.460, Pending_hits = 56, Reservation_fails = 16153
	L1D_cache_core[3]: Access = 4920, Miss = 2504, Miss_rate = 0.509, Pending_hits = 68, Reservation_fails = 18174
	L1D_cache_core[4]: Access = 5232, Miss = 2618, Miss_rate = 0.500, Pending_hits = 76, Reservation_fails = 18362
	L1D_cache_core[5]: Access = 5402, Miss = 2653, Miss_rate = 0.491, Pending_hits = 78, Reservation_fails = 18058
	L1D_cache_core[6]: Access = 5604, Miss = 2918, Miss_rate = 0.521, Pending_hits = 94, Reservation_fails = 17533
	L1D_cache_core[7]: Access = 5200, Miss = 2780, Miss_rate = 0.535, Pending_hits = 70, Reservation_fails = 17485
	L1D_cache_core[8]: Access = 5360, Miss = 2763, Miss_rate = 0.515, Pending_hits = 96, Reservation_fails = 16806
	L1D_cache_core[9]: Access = 5200, Miss = 2647, Miss_rate = 0.509, Pending_hits = 79, Reservation_fails = 17233
	L1D_cache_core[10]: Access = 5168, Miss = 2566, Miss_rate = 0.497, Pending_hits = 50, Reservation_fails = 16712
	L1D_cache_core[11]: Access = 5424, Miss = 2735, Miss_rate = 0.504, Pending_hits = 78, Reservation_fails = 17324
	L1D_cache_core[12]: Access = 5914, Miss = 2542, Miss_rate = 0.430, Pending_hits = 102, Reservation_fails = 15717
	L1D_cache_core[13]: Access = 6012, Miss = 2646, Miss_rate = 0.440, Pending_hits = 91, Reservation_fails = 17518
	L1D_cache_core[14]: Access = 5754, Miss = 2479, Miss_rate = 0.431, Pending_hits = 90, Reservation_fails = 16697
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39288
	L1D_total_cache_miss_rate = 0.4854
	L1D_total_cache_pending_hits = 1120
	L1D_total_cache_reservation_fails = 256511
	L1D_cache_data_port_util = 0.107
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 146977
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
544, 544, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 303716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9379
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 303716
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:473781	W0_Idle:65230	W0_Scoreboard:90693	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 75032 {8:9379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1275544 {136:9379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 642 
averagemflatency = 239 
max_icnt2mem_latency = 280 
max_icnt2sh_latency = 34651 
mrq_lat_table:786 	114 	402 	123 	167 	99 	52 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29306 	11043 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1792 	2195 	4617 	25772 	6118 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2912 	4998 	1460 	24 	0 	0 	0 	0 	105 	332 	6368 	22710 	1535 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       233         0         0      3004      3233      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:       233       609         0         0      3016      3238      2673      2643      1344      1400      1365      1374      1397      1478      3952         0 
dram[2]:       518      1345         0         0      3040      2920      2618      2652      1344      1486      1356      1482      1394      1553      4971         0 
dram[3]:      1625         0         0         0      2987      2974      2622      2648      1340      1397      1352      1382      1478      1428      5966         0 
dram[4]:      1105         0         0         0      2903      2992      3863      2652      1362      1415      1356      1382      1474      1419      6923         0 
dram[5]:         0         0         0         0      3214      2945      2636      2664      1358      1496      1352      1507      1657      1355      8017         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10        30        28         2         4        32        32        32        32         2         2 
dram[1]:         1         2         0         0        10        10        30        28         2         4        32        32        32        32         2         0 
dram[2]:         2         1         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[3]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[4]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[5]:         0         0         0         0        10        12        29        28         4         4        32        32        32        32         2         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 221/217 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       2363         0    none      none         134       135       139       138     17187     22369     18956     20470      4150      2937      8678     11307
dram[1]:          0         0    none      none         140       141       139       141     24462     17744     18690     18781      5463      2750      9126    none  
dram[2]:          0         0    none      none         133       131       143       138     17333     23399     19468     16639      2236      3548     13270    none  
dram[3]:          0    none      none      none         133       135       142       140     23434     17847     17638     18013      2816      4429      8685    none  
dram[4]:          0    none      none      none         135       135       138       140     18983     22088     17672     18835      4741      2550      7334    none  
dram[5]:     none      none      none      none         131       132       140       139     20550     22553     17654     18620      5209      3371      5497    none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       291       294       340       321       333       389       452       525       575       496       458       424
dram[1]:          0         0         0         0       349       354       341       331       363       383       477       484       642       574       342         0
dram[2]:          0         0         0         0       302       284       308       327       388       442       520       578       549       594       347         0
dram[3]:          0         0         0         0       287       307       304       334       460       374       551       576       545       493       342         0
dram[4]:          0         0         0         0       288       287       297       332       400       368       519       523       552       595       336         0
dram[5]:          0         0         0         0       284       284       308       335       359       478       465       570       439       586       403         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25787 n_act=14 n_pre=0 n_req=292 n_rd=436 n_write=148 bw_util=0.04427
n_activity=2585 dram_eff=0.4518
bk0: 2a 26374i bk1: 2a 26374i bk2: 0a 26384i bk3: 0a 26386i bk4: 20a 26158i bk5: 20a 26174i bk6: 60a 25763i bk7: 56a 25797i bk8: 4a 26353i bk9: 8a 26338i bk10: 64a 26180i bk11: 64a 26121i bk12: 64a 26078i bk13: 64a 26052i bk14: 4a 26370i bk15: 4a 26370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.084404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25790 n_act=13 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.04412
n_activity=2602 dram_eff=0.4473
bk0: 2a 26374i bk1: 4a 26372i bk2: 0a 26387i bk3: 0a 26388i bk4: 20a 26189i bk5: 20a 26177i bk6: 60a 25777i bk7: 56a 25813i bk8: 4a 26368i bk9: 8a 26339i bk10: 64a 26155i bk11: 64a 26130i bk12: 64a 26037i bk13: 64a 26104i bk14: 4a 26368i bk15: 0a 26383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.127686
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25778 n_act=13 n_pre=0 n_req=297 n_rd=442 n_write=152 bw_util=0.04503
n_activity=2658 dram_eff=0.447
bk0: 4a 26369i bk1: 2a 26368i bk2: 0a 26385i bk3: 0a 26388i bk4: 20a 26194i bk5: 24a 26164i bk6: 60a 25771i bk7: 56a 25785i bk8: 8a 26354i bk9: 8a 26345i bk10: 64a 26202i bk11: 64a 26203i bk12: 64a 26155i bk13: 64a 26175i bk14: 4a 26368i bk15: 0a 26381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0501042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25781 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.04487
n_activity=2610 dram_eff=0.4536
bk0: 4a 26369i bk1: 0a 26383i bk2: 0a 26385i bk3: 0a 26386i bk4: 20a 26187i bk5: 24a 26137i bk6: 60a 25769i bk7: 56a 25764i bk8: 8a 26357i bk9: 8a 26352i bk10: 64a 26167i bk11: 64a 26103i bk12: 64a 26088i bk13: 64a 26052i bk14: 4a 26368i bk15: 0a 26382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.109229
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25781 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.04487
n_activity=2636 dram_eff=0.4492
bk0: 4a 26370i bk1: 0a 26384i bk2: 0a 26384i bk3: 0a 26386i bk4: 20a 26173i bk5: 24a 26126i bk6: 60a 25833i bk7: 56a 25810i bk8: 8a 26349i bk9: 8a 26356i bk10: 64a 26162i bk11: 64a 26098i bk12: 64a 26075i bk13: 64a 25967i bk14: 4a 26367i bk15: 0a 26381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.116885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25792 n_act=11 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.04412
n_activity=2628 dram_eff=0.4429
bk0: 0a 26385i bk1: 0a 26386i bk2: 0a 26387i bk3: 0a 26387i bk4: 20a 26189i bk5: 24a 26148i bk6: 58a 25840i bk7: 56a 25787i bk8: 8a 26341i bk9: 8a 26355i bk10: 64a 26220i bk11: 64a 26197i bk12: 64a 26222i bk13: 64a 26165i bk14: 4a 26367i bk15: 0a 26381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0408944

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3355, Miss = 109, Miss_rate = 0.032, Pending_hits = 52, Reservation_fails = 63
L2_cache_bank[1]: Access = 3528, Miss = 109, Miss_rate = 0.031, Pending_hits = 53, Reservation_fails = 115
L2_cache_bank[2]: Access = 3535, Miss = 109, Miss_rate = 0.031, Pending_hits = 50, Reservation_fails = 2
L2_cache_bank[3]: Access = 3305, Miss = 108, Miss_rate = 0.033, Pending_hits = 54, Reservation_fails = 88
L2_cache_bank[4]: Access = 3370, Miss = 112, Miss_rate = 0.033, Pending_hits = 67, Reservation_fails = 37
L2_cache_bank[5]: Access = 3224, Miss = 109, Miss_rate = 0.034, Pending_hits = 53, Reservation_fails = 95
L2_cache_bank[6]: Access = 3237, Miss = 112, Miss_rate = 0.035, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[7]: Access = 3368, Miss = 108, Miss_rate = 0.032, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[8]: Access = 3436, Miss = 112, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[9]: Access = 3330, Miss = 108, Miss_rate = 0.032, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[10]: Access = 3525, Miss = 109, Miss_rate = 0.031, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[11]: Access = 3305, Miss = 108, Miss_rate = 0.033, Pending_hits = 52, Reservation_fails = 189
L2_total_cache_accesses = 40518
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0324
L2_total_cache_pending_hits = 659
L2_total_cache_reservation_fails = 589
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 291
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 298
L2_cache_data_port_util = 0.297
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=78360
icnt_total_pkts_simt_to_mem=134118
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6257
	minimum = 6
	maximum = 244
Network latency average = 18.0274
	minimum = 6
	maximum = 204
Slowest packet = 3139
Flit latency average = 16.6776
	minimum = 6
	maximum = 204
Slowest flit = 9528
Fragmentation average = 0.00715856
	minimum = 0
	maximum = 160
Injected packet rate average = 0.116268
	minimum = 0.090713 (at node 0)
	maximum = 0.136991 (at node 17)
Accepted packet rate average = 0.116268
	minimum = 0.090713 (at node 0)
	maximum = 0.136991 (at node 17)
Injected flit rate average = 0.304317
	minimum = 0.224331 (at node 20)
	maximum = 0.39458 (at node 13)
Accepted flit rate average= 0.304317
	minimum = 0.158169 (at node 12)
	maximum = 0.437015 (at node 17)
Injected packet length average = 2.61739
Accepted packet length average = 2.61739
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7271 (2 samples)
	minimum = 6 (2 samples)
	maximum = 160 (2 samples)
Network latency average = 13.616 (2 samples)
	minimum = 6 (2 samples)
	maximum = 140 (2 samples)
Flit latency average = 12.2656 (2 samples)
	minimum = 6 (2 samples)
	maximum = 138 (2 samples)
Fragmentation average = 0.00357928 (2 samples)
	minimum = 0 (2 samples)
	maximum = 80 (2 samples)
Injected packet rate average = 0.0601406 (2 samples)
	minimum = 0.0453565 (2 samples)
	maximum = 0.0920372 (2 samples)
Accepted packet rate average = 0.0601406 (2 samples)
	minimum = 0.0453565 (2 samples)
	maximum = 0.0920372 (2 samples)
Injected flit rate average = 0.158171 (2 samples)
	minimum = 0.112166 (2 samples)
	maximum = 0.308225 (2 samples)
Accepted flit rate average = 0.158171 (2 samples)
	minimum = 0.0790846 (2 samples)
	maximum = 0.248713 (2 samples)
Injected packet size average = 2.63002 (2 samples)
Accepted packet size average = 2.63002 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 192344 (inst/sec)
gpgpu_simulation_rate = 1925 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404220 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,34652)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,15,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 35152  inst.: 3539008 (ipc=153.6) sim_rate=186263 (inst/sec) elapsed = 0:0:00:19 / Thu Jul 26 19:59:33 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1640,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1640,34652), 7 CTAs running
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,20,0) tid=(3,7,0)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1641,34652)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1641,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1653,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1654,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1699,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1700,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1717,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1718,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1722,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1723,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1763,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1764,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1766,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1767,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1774,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1775,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1777,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1778,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1778,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1779,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1790,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1791,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1800,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1801,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1821,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1822,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1826,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1827,34652)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1827,34652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1828,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1829,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1830,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1830,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1831,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1832,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1833,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1833,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1834,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1835,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1836,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1840,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1841,34652)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1850,34652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1851,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1851,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1852,34652)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1857,34652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1858,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1861,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1862,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1864,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1865,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1866,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1867,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1873,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1874,34652)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1880,34652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1881,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1885,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1886,34652)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1890,34652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1891,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1900,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1900,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1901,34652)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1901,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1902,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1903,34652)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1903,34652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1904,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1905,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1906,34652)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1906,34652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1907,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1912,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1913,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1915,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1916,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1922,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1922,34652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1923,34652)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1923,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1929,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1930,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (1931,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(1932,34652)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1934,34652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1935,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1939,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1940,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (1946,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1946,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(1947,34652)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1947,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1948,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1949,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (1949,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(1950,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1955,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1956,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1956,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1956,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1957,34652)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1957,34652)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1957,34652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1958,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1960,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1961,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1963,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1964,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1971,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1972,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (1980,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(1981,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1984,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1985,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1987,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1988,34652)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1996,34652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1997,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (1997,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(1998,34652)
GPGPU-Sim uArch: cycles simulated: 36652  inst.: 3773104 (ipc=155.4) sim_rate=188655 (inst/sec) elapsed = 0:0:00:20 / Thu Jul 26 19:59:34 2018
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2004,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2005,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2009,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2009,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(2010,34652)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2010,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2012,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2013,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2014,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(2015,34652)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2018,34652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2019,34652)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2022,34652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2023,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2024,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2025,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2025,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2026,34652)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,58,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2033,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(2034,34652)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2035,34652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2036,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2040,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(2041,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2041,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(2042,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2049,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2050,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2053,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(2054,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2057,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2057,34652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2058,34652)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2058,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2089,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(2090,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2093,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(2094,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2114,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(2115,34652)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2119,34652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2120,34652)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2120,34652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2121,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2121,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2121,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2122,34652)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(2122,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2123,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2124,34652)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2135,34652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2136,34652)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2145,34652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2146,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2148,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2148,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2149,34652)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2149,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2151,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2152,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2153,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(2154,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2157,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2157,34652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2158,34652)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(2158,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2160,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(2161,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2161,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2162,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2171,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2172,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2175,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2177,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2177,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2180,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2184,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2188,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2191,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2194,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2195,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2199,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2207,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2211,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2215,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2243,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2245,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2254,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2277,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2291,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2342,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2346,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2364,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2366,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2366,34652), 7 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,71,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2432,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2442,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2460,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2500,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2500,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2518,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2551,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2573,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2590,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2592,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2594,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2598,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2598,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2630,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2632,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2642,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2664,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2672,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2672,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2674,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2676,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2681,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2686,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2687,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2689,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2689,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2691,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2693,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2697,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2698,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2701,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2703,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2703,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2710,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2710,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2711,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2712,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2713,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2715,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2716,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2716,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2718,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2719,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2722,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2723,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2726,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2727,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2728,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2739,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2743,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2743,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2749,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2752,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2755,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2759,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2764,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2765,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2773,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2780,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2782,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2786,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2788,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2792,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2795,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2799,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2809,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2813,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2815,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2831,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2833,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2833,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2833,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2841,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2845,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2846,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2846,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2856,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2868,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2870,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2877,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2878,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2881,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2884,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2890,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2890,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2894,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2894,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2894,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2900,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2901,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2906,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2921,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2925,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 9.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2926
gpu_sim_insn = 440064
gpu_ipc =     150.3978
gpu_tot_sim_cycle = 37578
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     103.8446
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4450
gpu_stall_icnt2sh    = 27934
gpu_total_sim_rate=185822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79942
	L1I_total_cache_misses = 1684
	L1I_total_cache_miss_rate = 0.0211
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4708, Miss = 2333, Miss_rate = 0.496, Pending_hits = 68, Reservation_fails = 15733
	L1D_cache_core[1]: Access = 6341, Miss = 2933, Miss_rate = 0.463, Pending_hits = 73, Reservation_fails = 18477
	L1D_cache_core[2]: Access = 5370, Miss = 2462, Miss_rate = 0.458, Pending_hits = 69, Reservation_fails = 16713
	L1D_cache_core[3]: Access = 5144, Miss = 2601, Miss_rate = 0.506, Pending_hits = 87, Reservation_fails = 18671
	L1D_cache_core[4]: Access = 5456, Miss = 2715, Miss_rate = 0.498, Pending_hits = 104, Reservation_fails = 19012
	L1D_cache_core[5]: Access = 5626, Miss = 2750, Miss_rate = 0.489, Pending_hits = 92, Reservation_fails = 18620
	L1D_cache_core[6]: Access = 5786, Miss = 2997, Miss_rate = 0.518, Pending_hits = 111, Reservation_fails = 18371
	L1D_cache_core[7]: Access = 5382, Miss = 2859, Miss_rate = 0.531, Pending_hits = 88, Reservation_fails = 18311
	L1D_cache_core[8]: Access = 5514, Miss = 2830, Miss_rate = 0.513, Pending_hits = 106, Reservation_fails = 17642
	L1D_cache_core[9]: Access = 5424, Miss = 2744, Miss_rate = 0.506, Pending_hits = 102, Reservation_fails = 17948
	L1D_cache_core[10]: Access = 5336, Miss = 2639, Miss_rate = 0.495, Pending_hits = 65, Reservation_fails = 17529
	L1D_cache_core[11]: Access = 5620, Miss = 2820, Miss_rate = 0.502, Pending_hits = 89, Reservation_fails = 18061
	L1D_cache_core[12]: Access = 6110, Miss = 2627, Miss_rate = 0.430, Pending_hits = 118, Reservation_fails = 16475
	L1D_cache_core[13]: Access = 6180, Miss = 2719, Miss_rate = 0.440, Pending_hits = 107, Reservation_fails = 18316
	L1D_cache_core[14]: Access = 5964, Miss = 2570, Miss_rate = 0.431, Pending_hits = 103, Reservation_fails = 17440
	L1D_total_cache_accesses = 83961
	L1D_total_cache_misses = 40599
	L1D_total_cache_miss_rate = 0.4835
	L1D_total_cache_pending_hits = 1382
	L1D_total_cache_reservation_fails = 267319
	L1D_cache_data_port_util = 0.099
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 116986
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150333
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 316252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10521
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 316252
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:488623	W0_Idle:96255	W0_Scoreboard:115490	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 84168 {8:10521,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1430856 {136:10521,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 642 
averagemflatency = 240 
max_icnt2mem_latency = 280 
max_icnt2sh_latency = 37577 
mrq_lat_table:931 	147 	449 	160 	193 	121 	106 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30467 	12257 	158 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2316 	2723 	5222 	26440 	6276 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3000 	5788 	1720 	28 	0 	0 	0 	0 	105 	332 	6368 	22710 	2831 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         2         2 
dram[1]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         2         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         0         0         0         0         2         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         2         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         2         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         2         0 
maximum service time to same row:
dram[0]:      1634      1996         0         0      3004      3233      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      1037      1666         0         0      3016      3238      2673      2643      1344      1400      1365      1374      1397      1478      3952      1218 
dram[2]:      1698      1345         0         0      3040      2920      2618      2652      1344      1486      1356      1482      1394      1553      4971      1256 
dram[3]:      1625      2270         0         0      2987      2974      2622      2648      1340      1397      1352      1382      1478      1428      5966      1281 
dram[4]:      1116      2258         0         0      2903      2992      3863      2652      1362      1415      1356      1382      1474      1419      6923      1278 
dram[5]:      2225      2041         0         0      3214      2945      2636      2664      1358      1496      1352      1507      1657      1355      8017      1235 
average row accesses per activate:
dram[0]:  7.500000  6.500000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 10.000000 10.500000 
dram[1]:  4.666667  6.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 10.000000 20.000000 
dram[2]:  7.000000  5.500000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 10.000000 20.000000 
dram[3]:  7.000000 10.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 10.000000 20.000000 
dram[4]:  7.000000 10.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 10.000000 20.000000 
dram[5]: 12.000000  5.500000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 10.000000 20.000000 
average row locality = 2128/101 = 21.069307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        15        13         0         0        10        10        30        28         2         4        32        32        32        32        20        21 
dram[1]:        14        12         0         0        10        10        30        28         2         4        32        32        32        32        20        20 
dram[2]:        14        11         0         0        10        12        30        28         4         4        32        32        32        32        20        20 
dram[3]:        14        10         0         0        10        12        30        28         4         4        32        32        32        32        20        20 
dram[4]:        14        10         0         0        10        12        30        28         4         4        32        32        32        32        20        20 
dram[5]:        12        11         0         0        10        12        29        28         4         4        32        32        32        32        20        20 
total reads: 1678
min_bank_accesses = 0!
chip skew: 281/278 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       1649      1407    none      none         134       135       139       138     17187     22369     18956     20470      4150      2937      2435      2608
dram[1]:       1853      1569    none      none         140       141       139       141     24462     17744     18690     18781      5463      2750      2839      1979
dram[2]:       1442      1462    none      none         133       131       143       138     17333     23399     19468     16639      2236      3548      2975      2290
dram[3]:       1647      1484    none      none         133       135       142       140     23434     17847     17638     18013      2816      4429      2450      2036
dram[4]:       1535      1881    none      none         135       135       138       140     18983     22088     17672     18835      4741      2550      2274      1941
dram[5]:       1893      1699    none      none         131       132       140       139     20550     22553     17654     18620      5209      3371      2052      1914
maximum mf latency per bank:
dram[0]:        420       333         0         0       291       294       340       321       333       389       452       525       575       496       458       489
dram[1]:        552       419         0         0       349       354       341       331       363       383       477       484       642       574       615       567
dram[2]:        356       338         0         0       302       284       308       327       388       442       520       578       549       594       499       633
dram[3]:        408       313         0         0       287       307       304       334       460       374       551       576       545       493       482       613
dram[4]:        398       395         0         0       288       287       297       332       400       368       519       523       552       595       485       531
dram[5]:        399       386         0         0       284       284       308       335       359       478       465       570       439       586       463       542

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28613 n_nop=27879 n_act=19 n_pre=5 n_req=355 n_rd=562 n_write=148 bw_util=0.04963
n_activity=3040 dram_eff=0.4671
bk0: 30a 28522i bk1: 26a 28534i bk2: 0a 28610i bk3: 0a 28614i bk4: 20a 28386i bk5: 20a 28402i bk6: 60a 27991i bk7: 56a 28025i bk8: 4a 28581i bk9: 8a 28566i bk10: 64a 28408i bk11: 64a 28349i bk12: 64a 28306i bk13: 64a 28282i bk14: 40a 28492i bk15: 42a 28409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.113794
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28613 n_nop=27887 n_act=18 n_pre=4 n_req=352 n_rd=556 n_write=148 bw_util=0.04921
n_activity=3024 dram_eff=0.4656
bk0: 28a 28522i bk1: 24a 28516i bk2: 0a 28613i bk3: 0a 28615i bk4: 20a 28417i bk5: 20a 28405i bk6: 60a 28005i bk7: 56a 28041i bk8: 4a 28596i bk9: 8a 28567i bk10: 64a 28383i bk11: 64a 28358i bk12: 64a 28266i bk13: 64a 28333i bk14: 40a 28499i bk15: 40a 28439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.158459
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28613 n_nop=27879 n_act=17 n_pre=3 n_req=357 n_rd=562 n_write=152 bw_util=0.04991
n_activity=3079 dram_eff=0.4638
bk0: 28a 28526i bk1: 22a 28509i bk2: 0a 28611i bk3: 0a 28616i bk4: 20a 28422i bk5: 24a 28392i bk6: 60a 27999i bk7: 56a 28013i bk8: 8a 28582i bk9: 8a 28573i bk10: 64a 28430i bk11: 64a 28431i bk12: 64a 28383i bk13: 64a 28404i bk14: 40a 28495i bk15: 40a 28430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0883864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28613 n_nop=27883 n_act=16 n_pre=2 n_req=356 n_rd=560 n_write=152 bw_util=0.04977
n_activity=3024 dram_eff=0.4709
bk0: 28a 28530i bk1: 20a 28539i bk2: 0a 28610i bk3: 0a 28613i bk4: 20a 28414i bk5: 24a 28364i bk6: 60a 27997i bk7: 56a 27992i bk8: 8a 28585i bk9: 8a 28580i bk10: 64a 28396i bk11: 64a 28332i bk12: 64a 28317i bk13: 64a 28282i bk14: 40a 28491i bk15: 40a 28458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.130255
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28613 n_nop=27883 n_act=16 n_pre=2 n_req=356 n_rd=560 n_write=152 bw_util=0.04977
n_activity=3048 dram_eff=0.4672
bk0: 28a 28530i bk1: 20a 28534i bk2: 0a 28609i bk3: 0a 28612i bk4: 20a 28400i bk5: 24a 28353i bk6: 60a 28060i bk7: 56a 28038i bk8: 8a 28577i bk9: 8a 28585i bk10: 64a 28391i bk11: 64a 28327i bk12: 64a 28304i bk13: 64a 28196i bk14: 40a 28490i bk15: 40a 28453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.132352
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28613 n_nop=27891 n_act=16 n_pre=2 n_req=352 n_rd=556 n_write=148 bw_util=0.04921
n_activity=3058 dram_eff=0.4604
bk0: 24a 28545i bk1: 22a 28526i bk2: 0a 28611i bk3: 0a 28615i bk4: 20a 28417i bk5: 24a 28376i bk6: 58a 28068i bk7: 56a 28015i bk8: 8a 28569i bk9: 8a 28583i bk10: 64a 28448i bk11: 64a 28426i bk12: 64a 28451i bk13: 64a 28394i bk14: 40a 28488i bk15: 40a 28432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0587146

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3587, Miss = 141, Miss_rate = 0.039, Pending_hits = 109, Reservation_fails = 255
L2_cache_bank[1]: Access = 3729, Miss = 140, Miss_rate = 0.038, Pending_hits = 106, Reservation_fails = 115
L2_cache_bank[2]: Access = 3751, Miss = 140, Miss_rate = 0.037, Pending_hits = 105, Reservation_fails = 74
L2_cache_bank[3]: Access = 3510, Miss = 138, Miss_rate = 0.039, Pending_hits = 108, Reservation_fails = 88
L2_cache_bank[4]: Access = 3573, Miss = 142, Miss_rate = 0.040, Pending_hits = 120, Reservation_fails = 37
L2_cache_bank[5]: Access = 3428, Miss = 139, Miss_rate = 0.041, Pending_hits = 112, Reservation_fails = 95
L2_cache_bank[6]: Access = 3441, Miss = 142, Miss_rate = 0.041, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[7]: Access = 3569, Miss = 138, Miss_rate = 0.039, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[8]: Access = 3634, Miss = 142, Miss_rate = 0.039, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[9]: Access = 3532, Miss = 138, Miss_rate = 0.039, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[10]: Access = 3723, Miss = 139, Miss_rate = 0.037, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[11]: Access = 3524, Miss = 139, Miss_rate = 0.039, Pending_hits = 110, Reservation_fails = 304
L2_total_cache_accesses = 43001
L2_total_cache_misses = 1678
L2_total_cache_miss_rate = 0.0390
L2_total_cache_pending_hits = 1306
L2_total_cache_reservation_fails = 968
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 363
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 605
L2_cache_data_port_util = 0.283
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=85591
icnt_total_pkts_simt_to_mem=140129
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.174
	minimum = 6
	maximum = 140
Network latency average = 17.5963
	minimum = 6
	maximum = 136
Slowest packet = 84853
Flit latency average = 15.2104
	minimum = 6
	maximum = 132
Slowest flit = 222651
Fragmentation average = 0.0618204
	minimum = 0
	maximum = 106
Injected packet rate average = 0.0628592
	minimum = 0.0454545 (at node 8)
	maximum = 0.0792891 (at node 15)
Accepted packet rate average = 0.0628592
	minimum = 0.0454545 (at node 8)
	maximum = 0.0792891 (at node 15)
Injected flit rate average = 0.167616
	minimum = 0.100478 (at node 13)
	maximum = 0.248804 (at node 15)
Accepted flit rate average= 0.167616
	minimum = 0.137047 (at node 8)
	maximum = 0.193438 (at node 2)
Injected packet length average = 2.66653
Accepted packet length average = 2.66653
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8761 (3 samples)
	minimum = 6 (3 samples)
	maximum = 153.333 (3 samples)
Network latency average = 14.9428 (3 samples)
	minimum = 6 (3 samples)
	maximum = 138.667 (3 samples)
Flit latency average = 13.2472 (3 samples)
	minimum = 6 (3 samples)
	maximum = 136 (3 samples)
Fragmentation average = 0.022993 (3 samples)
	minimum = 0 (3 samples)
	maximum = 88.6667 (3 samples)
Injected packet rate average = 0.0610468 (3 samples)
	minimum = 0.0453892 (3 samples)
	maximum = 0.0877878 (3 samples)
Accepted packet rate average = 0.0610468 (3 samples)
	minimum = 0.0453892 (3 samples)
	maximum = 0.0877878 (3 samples)
Injected flit rate average = 0.161319 (3 samples)
	minimum = 0.10827 (3 samples)
	maximum = 0.288418 (3 samples)
Accepted flit rate average = 0.161319 (3 samples)
	minimum = 0.0984055 (3 samples)
	maximum = 0.230288 (3 samples)
Injected packet size average = 2.64255 (3 samples)
Accepted packet size average = 2.64255 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 185822 (inst/sec)
gpgpu_simulation_rate = 1789 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x4059b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,37578)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,37578)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,37578)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,37578)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,37578)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,37578)
GPGPU-Sim uArch: cycles simulated: 38078  inst.: 3941440 (ipc=78.3) sim_rate=187687 (inst/sec) elapsed = 0:0:00:21 / Thu Jul 26 19:59:35 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 40578  inst.: 4157720 (ipc=85.1) sim_rate=188987 (inst/sec) elapsed = 0:0:00:22 / Thu Jul 26 19:59:36 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3433,37578), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3745,37578), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3747,37578), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3767,37578), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3794,37578), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3934,37578), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 8.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3935
gpu_sim_insn = 334884
gpu_ipc =      85.1039
gpu_tot_sim_cycle = 41513
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     102.0682
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4450
gpu_stall_icnt2sh    = 29759
gpu_total_sim_rate=192598

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86596
	L1I_total_cache_misses = 2182
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4708, Miss = 2333, Miss_rate = 0.496, Pending_hits = 68, Reservation_fails = 15733
	L1D_cache_core[1]: Access = 6341, Miss = 2933, Miss_rate = 0.463, Pending_hits = 73, Reservation_fails = 18477
	L1D_cache_core[2]: Access = 5370, Miss = 2462, Miss_rate = 0.458, Pending_hits = 69, Reservation_fails = 16713
	L1D_cache_core[3]: Access = 5144, Miss = 2601, Miss_rate = 0.506, Pending_hits = 87, Reservation_fails = 18671
	L1D_cache_core[4]: Access = 5456, Miss = 2715, Miss_rate = 0.498, Pending_hits = 104, Reservation_fails = 19012
	L1D_cache_core[5]: Access = 5956, Miss = 2847, Miss_rate = 0.478, Pending_hits = 101, Reservation_fails = 19099
	L1D_cache_core[6]: Access = 6118, Miss = 3095, Miss_rate = 0.506, Pending_hits = 121, Reservation_fails = 18846
	L1D_cache_core[7]: Access = 5712, Miss = 2956, Miss_rate = 0.518, Pending_hits = 97, Reservation_fails = 18799
	L1D_cache_core[8]: Access = 5844, Miss = 2927, Miss_rate = 0.501, Pending_hits = 114, Reservation_fails = 18143
	L1D_cache_core[9]: Access = 5756, Miss = 2842, Miss_rate = 0.494, Pending_hits = 112, Reservation_fails = 18404
	L1D_cache_core[10]: Access = 5542, Miss = 2700, Miss_rate = 0.487, Pending_hits = 71, Reservation_fails = 17816
	L1D_cache_core[11]: Access = 5620, Miss = 2820, Miss_rate = 0.502, Pending_hits = 89, Reservation_fails = 18061
	L1D_cache_core[12]: Access = 6110, Miss = 2627, Miss_rate = 0.430, Pending_hits = 118, Reservation_fails = 16475
	L1D_cache_core[13]: Access = 6180, Miss = 2719, Miss_rate = 0.440, Pending_hits = 107, Reservation_fails = 18316
	L1D_cache_core[14]: Access = 5964, Miss = 2570, Miss_rate = 0.431, Pending_hits = 103, Reservation_fails = 17440
	L1D_total_cache_accesses = 85821
	L1D_total_cache_misses = 41147
	L1D_total_cache_miss_rate = 0.4795
	L1D_total_cache_pending_hits = 1434
	L1D_total_cache_reservation_fails = 270005
	L1D_cache_data_port_util = 0.097
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 119672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150333
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2182
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 320258
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10889
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320258
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:491913	W0_Idle:112414	W0_Scoreboard:129157	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87112 {8:10889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1480904 {136:10889,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 642 
averagemflatency = 242 
max_icnt2mem_latency = 280 
max_icnt2sh_latency = 41512 
mrq_lat_table:1143 	189 	528 	215 	292 	213 	210 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30475 	12783 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2611 	2907 	5327 	26440 	6276 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3077 	5942 	1820 	65 	0 	0 	0 	0 	105 	332 	6368 	22710 	3011 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0        18        19 
dram[1]:        12        10         0         0         0         0         0         0         0         0         0         0         0         0        18        20 
dram[2]:        12        10         0         0         0         0         0         0         0         0         0         0         0         0        18        20 
dram[3]:        12        10         0         0         0         0         0         0         0         0         0         0         0         0        18        20 
dram[4]:        12        10         0         0         0         0         0         0         0         0         0         0         0         0        18        20 
dram[5]:        12        10         0         0         0         0         0         0         0         0         0         0         0         0        18        20 
maximum service time to same row:
dram[0]:      1634      1996         0         0      3004      3233      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      1871      1666         0         0      3016      3238      2673      2643      1344      1400      1365      1374      1397      1478      3952      1233 
dram[2]:      1698      1345         0         0      3040      2920      2618      2652      1344      1486      1356      1482      1394      1553      4971      1256 
dram[3]:      1625      2270         0         0      2987      2974      2622      2648      1340      1397      1352      1382      1478      1428      5966      1281 
dram[4]:      1116      2258         0         0      2903      2992      3863      2652      1362      1415      1356      1382      1474      1419      6923      1278 
dram[5]:      2225      2243         0         0      3214      2945      2636      2664      1358      1496      1352      1507      1657      1355      8017      1248 
average row accesses per activate:
dram[0]: 10.250000 11.666667      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 19.333334 19.000000 
dram[1]:  8.000000 11.333333      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 19.333334 28.000000 
dram[2]: 11.333333 11.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 19.333334 30.000000 
dram[3]: 11.333333 16.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 19.333334 30.000000 
dram[4]: 11.333333 16.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 19.333334 30.000000 
dram[5]: 17.000000  8.750000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 18.666666 30.000000 
average row locality = 2854/128 = 22.296875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        33        27         0         0        10        10        30        28         2         4        32        32        32        32        50        51 
dram[1]:        32        26         0         0        10        10        30        28         2         4        32        32        32        32        50        50 
dram[2]:        28        25         0         0        10        12        30        28         4         4        32        32        32        32        50        52 
dram[3]:        28        24         0         0        10        12        30        28         4         4        32        32        32        32        50        52 
dram[4]:        28        24         0         0        10        12        30        28         4         4        32        32        32        32        50        52 
dram[5]:        26        27         0         0        10        12        29        28         4         4        32        32        32        32        50        52 
total reads: 2224
min_bank_accesses = 0!
chip skew: 373/370 = 1.01
number of total write accesses:
dram[0]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[1]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[2]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[3]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[4]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[5]:         8         8         0         0        10        12        26        26         0         0         0         0         0         0         6         8 
total reads: 630
min_bank_accesses = 0!
chip skew: 106/104 = 1.02
average mf latency per bank:
dram[0]:        718       653    none      none         134       135       139       138     17187     22369     18956     20470      4150      2937       997      1168
dram[1]:        776       692    none      none         140       141       139       141     24462     17744     18690     18781      5463      2750      1154       892
dram[2]:        713       633    none      none         133       131       143       138     17333     23399     19468     16639      2236      3548      1181       972
dram[3]:        813       597    none      none         133       135       142       140     23434     17847     17638     18013      2816      4429      1014       867
dram[4]:        761       720    none      none         135       135       138       140     18983     22088     17672     18835      4741      2550       953       839
dram[5]:        804       649    none      none         131       132       140       139     20550     22553     17654     18620      5209      3371       904       802
maximum mf latency per bank:
dram[0]:        420       383         0         0       291       294       340       321       333       389       452       525       575       496       458       558
dram[1]:        552       419         0         0       349       354       341       331       363       383       477       484       642       574       615       567
dram[2]:        356       434         0         0       302       284       308       327       388       442       520       578       549       594       499       633
dram[3]:        429       403         0         0       287       307       304       334       460       374       551       576       545       493       496       613
dram[4]:        436       417         0         0       288       287       297       332       400       368       519       523       552       595       504       531
dram[5]:        421       386         0         0       284       284       308       335       359       478       465       570       439       586       466       542

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80044880, atomic=0 1 entries : 0x7ff273359030 :  mf: uid=448652, sid08:w15, part=0, addr=0x80044880, load , size=128, unknown  status = IN_PARTITION_DRAM (41512), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31609 n_nop=30622 n_act=24 n_pre=10 n_req=477 n_rd=745 n_write=208 bw_util=0.0603
n_activity=3829 dram_eff=0.4978
bk0: 65a 31231i bk1: 54a 31179i bk2: 0a 31603i bk3: 0a 31608i bk4: 20a 31380i bk5: 20a 31396i bk6: 60a 30985i bk7: 56a 31020i bk8: 4a 31577i bk9: 8a 31562i bk10: 64a 31405i bk11: 64a 31347i bk12: 64a 31304i bk13: 64a 31281i bk14: 100a 31120i bk15: 102a 30943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.195292
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31609 n_nop=30629 n_act=23 n_pre=9 n_req=474 n_rd=740 n_write=208 bw_util=0.05998
n_activity=3828 dram_eff=0.4953
bk0: 64a 31184i bk1: 52a 31129i bk2: 0a 31606i bk3: 0a 31609i bk4: 20a 31411i bk5: 20a 31399i bk6: 60a 31000i bk7: 56a 31037i bk8: 4a 31592i bk9: 8a 31563i bk10: 64a 31379i bk11: 64a 31355i bk12: 64a 31264i bk13: 64a 31332i bk14: 100a 31118i bk15: 100a 30974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.226391
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31609 n_nop=30627 n_act=21 n_pre=7 n_req=477 n_rd=742 n_write=212 bw_util=0.06036
n_activity=3851 dram_eff=0.4955
bk0: 56a 31289i bk1: 50a 31159i bk2: 0a 31605i bk3: 0a 31611i bk4: 20a 31417i bk5: 24a 31387i bk6: 60a 30995i bk7: 56a 31009i bk8: 8a 31579i bk9: 8a 31570i bk10: 64a 31427i bk11: 64a 31428i bk12: 64a 31380i bk13: 64a 31401i bk14: 100a 31091i bk15: 104a 30886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.18365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80036780, atomic=0 1 entries : 0x7ff2733681e0 :  mf: uid=448651, sid08:w15, part=3, addr=0x80036780, load , size=128, unknown  status = IN_PARTITION_DRAM (41509), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31609 n_nop=30631 n_act=20 n_pre=6 n_req=476 n_rd=740 n_write=212 bw_util=0.06024
n_activity=3788 dram_eff=0.5026
bk0: 56a 31259i bk1: 48a 31239i bk2: 0a 31602i bk3: 0a 31606i bk4: 20a 31409i bk5: 24a 31359i bk6: 60a 30993i bk7: 56a 30988i bk8: 8a 31581i bk9: 8a 31576i bk10: 64a 31394i bk11: 64a 31330i bk12: 64a 31315i bk13: 64a 31280i bk14: 100a 31117i bk15: 104a 30886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.210636
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31609 n_nop=30631 n_act=20 n_pre=6 n_req=476 n_rd=740 n_write=212 bw_util=0.06024
n_activity=3815 dram_eff=0.4991
bk0: 56a 31280i bk1: 48a 31207i bk2: 0a 31602i bk3: 0a 31606i bk4: 20a 31395i bk5: 24a 31348i bk6: 60a 31056i bk7: 56a 31034i bk8: 8a 31573i bk9: 8a 31581i bk10: 64a 31389i bk11: 64a 31325i bk12: 64a 31302i bk13: 64a 31194i bk14: 100a 31087i bk15: 104a 30852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.212313
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31609 n_nop=30633 n_act=21 n_pre=7 n_req=474 n_rd=740 n_write=208 bw_util=0.05998
n_activity=3868 dram_eff=0.4902
bk0: 52a 31189i bk1: 54a 31187i bk2: 0a 31603i bk3: 0a 31608i bk4: 20a 31412i bk5: 24a 31371i bk6: 58a 31064i bk7: 56a 31011i bk8: 8a 31565i bk9: 8a 31579i bk10: 64a 31445i bk11: 64a 31423i bk12: 64a 31449i bk13: 64a 31392i bk14: 100a 31165i bk15: 104a 30939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.137967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3647, Miss = 189, Miss_rate = 0.052, Pending_hits = 115, Reservation_fails = 444
L2_cache_bank[1]: Access = 3773, Miss = 184, Miss_rate = 0.049, Pending_hits = 106, Reservation_fails = 115
L2_cache_bank[2]: Access = 3811, Miss = 188, Miss_rate = 0.049, Pending_hits = 108, Reservation_fails = 153
L2_cache_bank[3]: Access = 3554, Miss = 182, Miss_rate = 0.051, Pending_hits = 108, Reservation_fails = 88
L2_cache_bank[4]: Access = 3617, Miss = 186, Miss_rate = 0.051, Pending_hits = 120, Reservation_fails = 37
L2_cache_bank[5]: Access = 3476, Miss = 185, Miss_rate = 0.053, Pending_hits = 112, Reservation_fails = 95
L2_cache_bank[6]: Access = 3485, Miss = 186, Miss_rate = 0.053, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[7]: Access = 3617, Miss = 184, Miss_rate = 0.051, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[8]: Access = 3678, Miss = 186, Miss_rate = 0.051, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[9]: Access = 3578, Miss = 184, Miss_rate = 0.051, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[10]: Access = 3767, Miss = 183, Miss_rate = 0.049, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[11]: Access = 3582, Miss = 187, Miss_rate = 0.052, Pending_hits = 116, Reservation_fails = 504
L2_total_cache_accesses = 43585
L2_total_cache_misses = 2224
L2_total_cache_miss_rate = 0.0510
L2_total_cache_pending_hits = 1321
L2_total_cache_reservation_fails = 1436
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 363
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 95
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1073
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=87791
icnt_total_pkts_simt_to_mem=141433
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.8485
	minimum = 6
	maximum = 116
Network latency average = 15.0385
	minimum = 6
	maximum = 87
Slowest packet = 86006
Flit latency average = 13.8011
	minimum = 6
	maximum = 83
Slowest flit = 226556
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0109935
	minimum = 0 (at node 0)
	maximum = 0.0264295 (at node 6)
Accepted packet rate average = 0.0109935
	minimum = 0 (at node 0)
	maximum = 0.0264295 (at node 6)
Injected flit rate average = 0.0329804
	minimum = 0 (at node 0)
	maximum = 0.0599746 (at node 15)
Accepted flit rate average= 0.0329804
	minimum = 0 (at node 0)
	maximum = 0.0996188 (at node 6)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6192 (4 samples)
	minimum = 6 (4 samples)
	maximum = 144 (4 samples)
Network latency average = 14.9667 (4 samples)
	minimum = 6 (4 samples)
	maximum = 125.75 (4 samples)
Flit latency average = 13.3857 (4 samples)
	minimum = 6 (4 samples)
	maximum = 122.75 (4 samples)
Fragmentation average = 0.0172447 (4 samples)
	minimum = 0 (4 samples)
	maximum = 66.5 (4 samples)
Injected packet rate average = 0.0485335 (4 samples)
	minimum = 0.0340419 (4 samples)
	maximum = 0.0724482 (4 samples)
Accepted packet rate average = 0.0485335 (4 samples)
	minimum = 0.0340419 (4 samples)
	maximum = 0.0724482 (4 samples)
Injected flit rate average = 0.129235 (4 samples)
	minimum = 0.0812024 (4 samples)
	maximum = 0.231307 (4 samples)
Accepted flit rate average = 0.129235 (4 samples)
	minimum = 0.0738041 (4 samples)
	maximum = 0.197621 (4 samples)
Injected packet size average = 2.66279 (4 samples)
Accepted packet size average = 2.66279 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 192598 (inst/sec)
gpgpu_simulation_rate = 1886 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404a10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,41513)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,41513)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,41513)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,0,0) tid=(503,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 45013  inst.: 4535364 (ipc=85.2) sim_rate=197189 (inst/sec) elapsed = 0:0:00:23 / Thu Jul 26 19:59:37 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(311,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5648,41513), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(503,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7888,41513), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7906,41513), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 11.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7907
gpu_sim_insn = 692480
gpu_ipc =      87.5781
gpu_tot_sim_cycle = 49420
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =      99.7498
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4450
gpu_stall_icnt2sh    = 29910
gpu_total_sim_rate=214332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101289
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0244
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4708, Miss = 2333, Miss_rate = 0.496, Pending_hits = 68, Reservation_fails = 15733
	L1D_cache_core[1]: Access = 6341, Miss = 2933, Miss_rate = 0.463, Pending_hits = 73, Reservation_fails = 18477
	L1D_cache_core[2]: Access = 5370, Miss = 2462, Miss_rate = 0.458, Pending_hits = 69, Reservation_fails = 16713
	L1D_cache_core[3]: Access = 5144, Miss = 2601, Miss_rate = 0.506, Pending_hits = 87, Reservation_fails = 18671
	L1D_cache_core[4]: Access = 5456, Miss = 2715, Miss_rate = 0.498, Pending_hits = 104, Reservation_fails = 19012
	L1D_cache_core[5]: Access = 5956, Miss = 2847, Miss_rate = 0.478, Pending_hits = 101, Reservation_fails = 19099
	L1D_cache_core[6]: Access = 6118, Miss = 3095, Miss_rate = 0.506, Pending_hits = 121, Reservation_fails = 18846
	L1D_cache_core[7]: Access = 5712, Miss = 2956, Miss_rate = 0.518, Pending_hits = 97, Reservation_fails = 18799
	L1D_cache_core[8]: Access = 5844, Miss = 2927, Miss_rate = 0.501, Pending_hits = 114, Reservation_fails = 18143
	L1D_cache_core[9]: Access = 5756, Miss = 2842, Miss_rate = 0.494, Pending_hits = 112, Reservation_fails = 18404
	L1D_cache_core[10]: Access = 5542, Miss = 2700, Miss_rate = 0.487, Pending_hits = 71, Reservation_fails = 17816
	L1D_cache_core[11]: Access = 6924, Miss = 3256, Miss_rate = 0.470, Pending_hits = 93, Reservation_fails = 18061
	L1D_cache_core[12]: Access = 7414, Miss = 3063, Miss_rate = 0.413, Pending_hits = 122, Reservation_fails = 16475
	L1D_cache_core[13]: Access = 6832, Miss = 2937, Miss_rate = 0.430, Pending_hits = 109, Reservation_fails = 18316
	L1D_cache_core[14]: Access = 5964, Miss = 2570, Miss_rate = 0.431, Pending_hits = 103, Reservation_fails = 17440
	L1D_total_cache_accesses = 89081
	L1D_total_cache_misses = 42237
	L1D_total_cache_miss_rate = 0.4741
	L1D_total_cache_pending_hits = 1444
	L1D_total_cache_reservation_fails = 270005
	L1D_cache_data_port_util = 0.097
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 119672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150333
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 321518
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10979
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 321518
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:492492	W0_Idle:117929	W0_Scoreboard:139977	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87832 {8:10979,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1493144 {136:10979,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 642 
averagemflatency = 243 
max_icnt2mem_latency = 280 
max_icnt2sh_latency = 49419 
mrq_lat_table:1831 	281 	1046 	443 	535 	460 	280 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30475 	13873 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3413 	3210 	5333 	26440 	6276 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3107 	5957 	1840 	90 	0 	0 	0 	0 	105 	332 	6368 	22710 	4011 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         0         0        20        20        58        54         0         0         0         0         0         0        18        19 
dram[1]:        12        10         0         0        20        20        58        54         0         0         0         0         0         0        18        20 
dram[2]:        12        10         0         0        20        24        58        54         0         0         0         0         0         0        18        20 
dram[3]:        12        10         0         0        20        24        58        54         0         0         0         0         0         0        18        20 
dram[4]:        12        10         0         0        20        24        58        54         0         0         0         0         0         0        18        20 
dram[5]:        12        10         0         0        20        24        55        54         0         0         0         0         0         0        18        20 
maximum service time to same row:
dram[0]:      1634      1996      2031      3181      3004      3233      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      1871      1666      2128      2129      3016      3238      2673      2643      1344      1400      1365      1374      1397      1478      3952      1233 
dram[2]:      1698      1345      2364      2141      3040      2920      2618      2652      1344      1486      1356      1482      1394      1553      4971      1256 
dram[3]:      1625      2270      2544      2146      2987      2974      2622      2648      1340      1397      1352      1382      1478      1428      5966      1281 
dram[4]:      1116      2258      2734      2040      2903      2992      3863      2652      1362      1415      1356      1382      1474      1419      6923      1278 
dram[5]:      2225      2243      2917      2086      3214      2945      2636      2664      1358      1496      1352      1507      1657      1355      8017      1248 
average row accesses per activate:
dram[0]: 18.250000 23.666666 64.000000 64.000000 42.000000 42.000000 35.000000 33.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 19.333334 19.000000 
dram[1]: 14.400000 23.333334 64.000000 64.000000 42.000000 42.000000 35.000000 32.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000 19.333334 28.000000 
dram[2]: 23.333334 23.000000 64.000000 64.000000 42.000000 44.000000 35.000000 32.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 19.333334 30.000000 
dram[3]: 23.333334 34.000000 64.000000 64.000000 42.000000 44.000000 35.000000 32.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 19.333334 30.000000 
dram[4]: 23.333334 34.000000 64.000000 64.000000 42.000000 44.000000 35.000000 31.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 19.333334 30.000000 
dram[5]: 35.000000 17.750000 64.000000 64.000000 42.000000 44.000000 33.500000 31.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000 18.666666 30.000000 
average row locality = 4944/164 = 30.146341
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        45        32        32        42        42        40        38         2         4        32        32        32        32        50        51 
dram[1]:        48        44        32        32        42        42        40        36         2         4        32        32        32        32        50        50 
dram[2]:        46        43        32        32        42        44        40        36         4         4        32        32        32        32        50        52 
dram[3]:        46        42        32        32        42        44        40        36         4         4        32        32        32        32        50        52 
dram[4]:        46        42        32        32        42        44        40        36         4         4        32        32        32        32        50        52 
dram[5]:        44        45        32        32        42        44        39        36         4         4        32        32        32        32        50        52 
total reads: 3314
bank skew: 52/2 = 26.00
chip skew: 555/550 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:        461       391       134       134       136       139       162       157     17187     22369     18956     20470      4150      2937       997      1168
dram[1]:        490       406       136       134       139       138       158       159     24462     17744     18690     18781      5463      2750      1154       892
dram[2]:        415       372       134       135       136       139       158       154     17333     23399     19468     16639      2236      3548      1181       972
dram[3]:        462       351       134       135       141       137       162       156     23434     17847     17638     18013      2816      4429      1014       867
dram[4]:        439       408       135       134       138       140       155       163     18983     22088     17672     18835      4741      2550       953       839
dram[5]:        460       387       135       134       137       138       160       158     20550     22553     17654     18620      5209      3371       904       802
maximum mf latency per bank:
dram[0]:        420       383       320       329       320       396       400       392       333       389       452       525       575       496       458       558
dram[1]:        552       419       314       321       349       354       373       394       363       383       477       484       642       574       615       567
dram[2]:        356       434       314       324       324       339       345       360       388       442       520       578       549       594       499       633
dram[3]:        429       403       317       326       421       358       382       373       460       374       551       576       545       493       496       613
dram[4]:        436       417       305       315       345       344       341       400       400       368       519       523       552       595       504       531
dram[5]:        421       386       374       311       358       378       345       337       359       478       465       570       439       586       466       542

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37629 n_nop=35935 n_act=30 n_pre=14 n_req=825 n_rd=1110 n_write=540 bw_util=0.0877
n_activity=7034 dram_eff=0.4691
bk0: 98a 36867i bk1: 90a 36714i bk2: 64a 36688i bk3: 64a 36723i bk4: 84a 36438i bk5: 84a 36415i bk6: 80a 36882i bk7: 76a 36877i bk8: 4a 37592i bk9: 8a 37579i bk10: 64a 37424i bk11: 64a 37366i bk12: 64a 37324i bk13: 64a 37301i bk14: 100a 37141i bk15: 102a 36965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.247628
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37629 n_nop=35947 n_act=29 n_pre=13 n_req=820 n_rd=1100 n_write=540 bw_util=0.08717
n_activity=7070 dram_eff=0.4639
bk0: 96a 36793i bk1: 88a 36651i bk2: 64a 36627i bk3: 64a 36732i bk4: 84a 36501i bk5: 84a 36473i bk6: 80a 36910i bk7: 72a 36934i bk8: 4a 37609i bk9: 8a 37581i bk10: 64a 37398i bk11: 64a 37374i bk12: 64a 37283i bk13: 64a 37351i bk14: 100a 37138i bk15: 100a 36996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.278429
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37629 n_nop=35937 n_act=27 n_pre=11 n_req=827 n_rd=1106 n_write=548 bw_util=0.08791
n_activity=7066 dram_eff=0.4682
bk0: 92a 36838i bk1: 86a 36687i bk2: 64a 36697i bk3: 64a 36630i bk4: 84a 36533i bk5: 88a 36363i bk6: 80a 36906i bk7: 72a 36870i bk8: 8a 37595i bk9: 8a 37587i bk10: 64a 37445i bk11: 64a 37446i bk12: 64a 37400i bk13: 64a 37421i bk14: 100a 37112i bk15: 104a 36908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.239549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80051d80, atomic=0 1 entries : 0x7ff2736df300 :  mf: uid=468013, sid11:w15, part=3, addr=0x80051d80, load , size=128, unknown  status = IN_PARTITION_DRAM (49418), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37629 n_nop=35942 n_act=26 n_pre=10 n_req=826 n_rd=1103 n_write=548 bw_util=0.08775
n_activity=7033 dram_eff=0.4695
bk0: 92a 36821i bk1: 84a 36769i bk2: 64a 36726i bk3: 63a 36682i bk4: 84a 36419i bk5: 88a 36337i bk6: 80a 36880i bk7: 72a 36891i bk8: 8a 37597i bk9: 8a 37593i bk10: 64a 37412i bk11: 64a 37349i bk12: 64a 37335i bk13: 64a 37300i bk14: 100a 37137i bk15: 104a 36907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.269845
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37629 n_nop=35945 n_act=26 n_pre=10 n_req=824 n_rd=1104 n_write=544 bw_util=0.08759
n_activity=6963 dram_eff=0.4734
bk0: 92a 36771i bk1: 84a 36788i bk2: 64a 36629i bk3: 64a 36679i bk4: 84a 36487i bk5: 88a 36318i bk6: 80a 36930i bk7: 72a 36942i bk8: 8a 37590i bk9: 8a 37598i bk10: 64a 37407i bk11: 64a 37343i bk12: 64a 37322i bk13: 64a 37214i bk14: 100a 37107i bk15: 104a 36872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.268702
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37629 n_nop=35947 n_act=27 n_pre=11 n_req=822 n_rd=1104 n_write=540 bw_util=0.08738
n_activity=7103 dram_eff=0.4629
bk0: 88a 36702i bk1: 90a 36762i bk2: 64a 36754i bk3: 64a 36604i bk4: 84a 36511i bk5: 88a 36377i bk6: 78a 36960i bk7: 72a 36924i bk8: 8a 37580i bk9: 8a 37597i bk10: 64a 37464i bk11: 64a 37442i bk12: 64a 37468i bk13: 64a 37412i bk14: 100a 37185i bk15: 104a 36959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.2075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3737, Miss = 279, Miss_rate = 0.075, Pending_hits = 115, Reservation_fails = 444
L2_cache_bank[1]: Access = 3865, Miss = 276, Miss_rate = 0.071, Pending_hits = 106, Reservation_fails = 115
L2_cache_bank[2]: Access = 3904, Miss = 278, Miss_rate = 0.071, Pending_hits = 108, Reservation_fails = 153
L2_cache_bank[3]: Access = 3644, Miss = 272, Miss_rate = 0.075, Pending_hits = 108, Reservation_fails = 88
L2_cache_bank[4]: Access = 3715, Miss = 278, Miss_rate = 0.075, Pending_hits = 120, Reservation_fails = 37
L2_cache_bank[5]: Access = 3566, Miss = 275, Miss_rate = 0.077, Pending_hits = 112, Reservation_fails = 95
L2_cache_bank[6]: Access = 3583, Miss = 278, Miss_rate = 0.078, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[7]: Access = 3707, Miss = 274, Miss_rate = 0.074, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[8]: Access = 3776, Miss = 278, Miss_rate = 0.074, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[9]: Access = 3668, Miss = 274, Miss_rate = 0.075, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[10]: Access = 3859, Miss = 275, Miss_rate = 0.071, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[11]: Access = 3672, Miss = 277, Miss_rate = 0.075, Pending_hits = 116, Reservation_fails = 504
L2_total_cache_accesses = 44696
L2_total_cache_misses = 3314
L2_total_cache_miss_rate = 0.0741
L2_total_cache_pending_hits = 1321
L2_total_cache_reservation_fails = 1436
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8036
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 363
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1073
L2_cache_data_port_util = 0.216
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=89346
icnt_total_pkts_simt_to_mem=146544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2925
	minimum = 6
	maximum = 114
Network latency average = 9.69082
	minimum = 6
	maximum = 87
Slowest packet = 87299
Flit latency average = 8.21062
	minimum = 6
	maximum = 83
Slowest flit = 229785
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.010408
	minimum = 0 (at node 0)
	maximum = 0.0560263 (at node 11)
Accepted packet rate average = 0.010408
	minimum = 0 (at node 0)
	maximum = 0.0560263 (at node 11)
Injected flit rate average = 0.0312241
	minimum = 0 (at node 0)
	maximum = 0.258379 (at node 11)
Accepted flit rate average= 0.0312241
	minimum = 0 (at node 0)
	maximum = 0.0777792 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7539 (5 samples)
	minimum = 6 (5 samples)
	maximum = 138 (5 samples)
Network latency average = 13.9115 (5 samples)
	minimum = 6 (5 samples)
	maximum = 118 (5 samples)
Flit latency average = 12.3507 (5 samples)
	minimum = 6 (5 samples)
	maximum = 114.8 (5 samples)
Fragmentation average = 0.0137958 (5 samples)
	minimum = 0 (5 samples)
	maximum = 53.2 (5 samples)
Injected packet rate average = 0.0409084 (5 samples)
	minimum = 0.0272335 (5 samples)
	maximum = 0.0691639 (5 samples)
Accepted packet rate average = 0.0409084 (5 samples)
	minimum = 0.0272335 (5 samples)
	maximum = 0.0691639 (5 samples)
Injected flit rate average = 0.109632 (5 samples)
	minimum = 0.064962 (5 samples)
	maximum = 0.236721 (5 samples)
Accepted flit rate average = 0.109632 (5 samples)
	minimum = 0.0590433 (5 samples)
	maximum = 0.173652 (5 samples)
Injected packet size average = 2.67995 (5 samples)
Accepted packet size average = 2.67995 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 214332 (inst/sec)
gpgpu_simulation_rate = 2148 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,49420)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,49420)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,49420)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,49420)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,49420)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,49420)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,49420)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,49420)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,49420)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,49420)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,49420)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,49420)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,49420)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,49420)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 49920  inst.: 5072564 (ipc=285.9) sim_rate=211356 (inst/sec) elapsed = 0:0:00:24 / Thu Jul 26 19:59:38 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 51420  inst.: 5179172 (ipc=124.8) sim_rate=207166 (inst/sec) elapsed = 0:0:00:25 / Thu Jul 26 19:59:39 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 52920  inst.: 5308052 (ipc=108.1) sim_rate=204155 (inst/sec) elapsed = 0:0:00:26 / Thu Jul 26 19:59:40 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 54920  inst.: 5490244 (ipc=101.9) sim_rate=203342 (inst/sec) elapsed = 0:0:00:27 / Thu Jul 26 19:59:41 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 56420  inst.: 5622404 (ipc=99.0) sim_rate=200800 (inst/sec) elapsed = 0:0:00:28 / Thu Jul 26 19:59:42 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 58420  inst.: 5801220 (ipc=96.8) sim_rate=200042 (inst/sec) elapsed = 0:0:00:29 / Thu Jul 26 19:59:43 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(4,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 60420  inst.: 5979244 (ipc=95.4) sim_rate=199308 (inst/sec) elapsed = 0:0:00:30 / Thu Jul 26 19:59:44 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 61920  inst.: 6111388 (ipc=94.5) sim_rate=197141 (inst/sec) elapsed = 0:0:00:31 / Thu Jul 26 19:59:45 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 63920  inst.: 6292212 (ipc=94.0) sim_rate=196631 (inst/sec) elapsed = 0:0:00:32 / Thu Jul 26 19:59:46 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 65420  inst.: 6426796 (ipc=93.6) sim_rate=194751 (inst/sec) elapsed = 0:0:00:33 / Thu Jul 26 19:59:47 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 67420  inst.: 6601644 (ipc=92.9) sim_rate=194166 (inst/sec) elapsed = 0:0:00:34 / Thu Jul 26 19:59:48 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 69420  inst.: 6776380 (ipc=92.3) sim_rate=193610 (inst/sec) elapsed = 0:0:00:35 / Thu Jul 26 19:59:49 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,7,0) tid=(7,5,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 70920  inst.: 6914940 (ipc=92.3) sim_rate=192081 (inst/sec) elapsed = 0:0:00:36 / Thu Jul 26 19:59:50 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 72920  inst.: 7092620 (ipc=92.0) sim_rate=191692 (inst/sec) elapsed = 0:0:00:37 / Thu Jul 26 19:59:51 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 74920  inst.: 7267156 (ipc=91.7) sim_rate=191240 (inst/sec) elapsed = 0:0:00:38 / Thu Jul 26 19:59:52 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 76420  inst.: 7399364 (ipc=91.5) sim_rate=189727 (inst/sec) elapsed = 0:0:00:39 / Thu Jul 26 19:59:53 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(5,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 78420  inst.: 7580236 (ipc=91.4) sim_rate=189505 (inst/sec) elapsed = 0:0:00:40 / Thu Jul 26 19:59:54 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(4,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 80420  inst.: 7756956 (ipc=91.2) sim_rate=189194 (inst/sec) elapsed = 0:0:00:41 / Thu Jul 26 19:59:55 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 81920  inst.: 7882996 (ipc=90.9) sim_rate=187690 (inst/sec) elapsed = 0:0:00:42 / Thu Jul 26 19:59:56 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 83920  inst.: 8063604 (ipc=90.8) sim_rate=187525 (inst/sec) elapsed = 0:0:00:43 / Thu Jul 26 19:59:57 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 85920  inst.: 8244988 (ipc=90.8) sim_rate=187386 (inst/sec) elapsed = 0:0:00:44 / Thu Jul 26 19:59:58 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 87420  inst.: 8374556 (ipc=90.7) sim_rate=186101 (inst/sec) elapsed = 0:0:00:45 / Thu Jul 26 19:59:59 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 89420  inst.: 8560092 (ipc=90.8) sim_rate=186088 (inst/sec) elapsed = 0:0:00:46 / Thu Jul 26 20:00:00 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 90920  inst.: 8695148 (ipc=90.7) sim_rate=185003 (inst/sec) elapsed = 0:0:00:47 / Thu Jul 26 20:00:01 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 91420  inst.: 8741756 (ipc=90.8) sim_rate=182119 (inst/sec) elapsed = 0:0:00:48 / Thu Jul 26 20:00:02 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 93420  inst.: 8922236 (ipc=90.7) sim_rate=182086 (inst/sec) elapsed = 0:0:00:49 / Thu Jul 26 20:00:03 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 95420  inst.: 9097804 (ipc=90.6) sim_rate=181956 (inst/sec) elapsed = 0:0:00:50 / Thu Jul 26 20:00:04 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 96920  inst.: 9230348 (ipc=90.5) sim_rate=180987 (inst/sec) elapsed = 0:0:00:51 / Thu Jul 26 20:00:05 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 98920  inst.: 9411196 (ipc=90.5) sim_rate=180984 (inst/sec) elapsed = 0:0:00:52 / Thu Jul 26 20:00:06 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 100920  inst.: 9585236 (ipc=90.4) sim_rate=180853 (inst/sec) elapsed = 0:0:00:53 / Thu Jul 26 20:00:07 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(5,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 102420  inst.: 9722324 (ipc=90.4) sim_rate=180043 (inst/sec) elapsed = 0:0:00:54 / Thu Jul 26 20:00:08 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 104420  inst.: 9903708 (ipc=90.4) sim_rate=180067 (inst/sec) elapsed = 0:0:00:55 / Thu Jul 26 20:00:09 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 105920  inst.: 10032820 (ipc=90.3) sim_rate=179157 (inst/sec) elapsed = 0:0:00:56 / Thu Jul 26 20:00:10 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(2,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 107920  inst.: 10216476 (ipc=90.4) sim_rate=179236 (inst/sec) elapsed = 0:0:00:57 / Thu Jul 26 20:00:11 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(2,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 109920  inst.: 10389804 (ipc=90.3) sim_rate=179134 (inst/sec) elapsed = 0:0:00:58 / Thu Jul 26 20:00:12 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 111420  inst.: 10526612 (ipc=90.3) sim_rate=178417 (inst/sec) elapsed = 0:0:00:59 / Thu Jul 26 20:00:13 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 113420  inst.: 10702084 (ipc=90.2) sim_rate=178368 (inst/sec) elapsed = 0:0:01:00 / Thu Jul 26 20:00:14 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 115420  inst.: 10876300 (ipc=90.1) sim_rate=178300 (inst/sec) elapsed = 0:0:01:01 / Thu Jul 26 20:00:15 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 116920  inst.: 11013692 (ipc=90.1) sim_rate=177640 (inst/sec) elapsed = 0:0:01:02 / Thu Jul 26 20:00:16 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 118920  inst.: 11194764 (ipc=90.1) sim_rate=177694 (inst/sec) elapsed = 0:0:01:03 / Thu Jul 26 20:00:17 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 120420  inst.: 11333356 (ipc=90.2) sim_rate=177083 (inst/sec) elapsed = 0:0:01:04 / Thu Jul 26 20:00:18 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 121920  inst.: 11459636 (ipc=90.1) sim_rate=176302 (inst/sec) elapsed = 0:0:01:05 / Thu Jul 26 20:00:19 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 123420  inst.: 11594572 (ipc=90.1) sim_rate=175675 (inst/sec) elapsed = 0:0:01:06 / Thu Jul 26 20:00:20 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 125420  inst.: 11770100 (ipc=90.0) sim_rate=175673 (inst/sec) elapsed = 0:0:01:07 / Thu Jul 26 20:00:21 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 127420  inst.: 11955684 (ipc=90.1) sim_rate=175818 (inst/sec) elapsed = 0:0:01:08 / Thu Jul 26 20:00:22 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(4,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 128920  inst.: 12087980 (ipc=90.0) sim_rate=175188 (inst/sec) elapsed = 0:0:01:09 / Thu Jul 26 20:00:23 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 130920  inst.: 12273604 (ipc=90.1) sim_rate=175337 (inst/sec) elapsed = 0:0:01:10 / Thu Jul 26 20:00:24 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 132920  inst.: 12436868 (ipc=89.9) sim_rate=175167 (inst/sec) elapsed = 0:0:01:11 / Thu Jul 26 20:00:25 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 134420  inst.: 12568548 (ipc=89.9) sim_rate=174563 (inst/sec) elapsed = 0:0:01:12 / Thu Jul 26 20:00:26 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 136420  inst.: 12750996 (ipc=89.9) sim_rate=174671 (inst/sec) elapsed = 0:0:01:13 / Thu Jul 26 20:00:27 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 138420  inst.: 12938788 (ipc=90.0) sim_rate=174848 (inst/sec) elapsed = 0:0:01:14 / Thu Jul 26 20:00:28 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 139920  inst.: 13067716 (ipc=89.9) sim_rate=174236 (inst/sec) elapsed = 0:0:01:15 / Thu Jul 26 20:00:29 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 141920  inst.: 13246292 (ipc=89.9) sim_rate=174293 (inst/sec) elapsed = 0:0:01:16 / Thu Jul 26 20:00:30 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 143420  inst.: 13382396 (ipc=89.9) sim_rate=173797 (inst/sec) elapsed = 0:0:01:17 / Thu Jul 26 20:00:31 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 145420  inst.: 13562748 (ipc=89.9) sim_rate=173881 (inst/sec) elapsed = 0:0:01:18 / Thu Jul 26 20:00:32 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 147420  inst.: 13740588 (ipc=89.9) sim_rate=173931 (inst/sec) elapsed = 0:0:01:19 / Thu Jul 26 20:00:33 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 148920  inst.: 13876324 (ipc=89.9) sim_rate=173454 (inst/sec) elapsed = 0:0:01:20 / Thu Jul 26 20:00:34 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 150920  inst.: 14062300 (ipc=90.0) sim_rate=173608 (inst/sec) elapsed = 0:0:01:21 / Thu Jul 26 20:00:35 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(6,7,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 152420  inst.: 14188468 (ipc=89.9) sim_rate=173030 (inst/sec) elapsed = 0:0:01:22 / Thu Jul 26 20:00:36 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 154420  inst.: 14361828 (ipc=89.8) sim_rate=173034 (inst/sec) elapsed = 0:0:01:23 / Thu Jul 26 20:00:37 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 156420  inst.: 14544460 (ipc=89.9) sim_rate=173148 (inst/sec) elapsed = 0:0:01:24 / Thu Jul 26 20:00:38 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 158420  inst.: 14722932 (ipc=89.8) sim_rate=173210 (inst/sec) elapsed = 0:0:01:25 / Thu Jul 26 20:00:39 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 159920  inst.: 14854708 (ipc=89.8) sim_rate=172729 (inst/sec) elapsed = 0:0:01:26 / Thu Jul 26 20:00:40 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 161920  inst.: 15030860 (ipc=89.8) sim_rate=172768 (inst/sec) elapsed = 0:0:01:27 / Thu Jul 26 20:00:41 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 163420  inst.: 15171068 (ipc=89.8) sim_rate=172398 (inst/sec) elapsed = 0:0:01:28 / Thu Jul 26 20:00:42 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 165420  inst.: 15351316 (ipc=89.8) sim_rate=172486 (inst/sec) elapsed = 0:0:01:29 / Thu Jul 26 20:00:43 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 167420  inst.: 15532980 (ipc=89.9) sim_rate=172588 (inst/sec) elapsed = 0:0:01:30 / Thu Jul 26 20:00:44 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 168920  inst.: 15660124 (ipc=89.8) sim_rate=172089 (inst/sec) elapsed = 0:0:01:31 / Thu Jul 26 20:00:45 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 170920  inst.: 15839572 (ipc=89.8) sim_rate=172169 (inst/sec) elapsed = 0:0:01:32 / Thu Jul 26 20:00:46 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(2,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 172920  inst.: 16016532 (ipc=89.8) sim_rate=172220 (inst/sec) elapsed = 0:0:01:33 / Thu Jul 26 20:00:47 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(5,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 174420  inst.: 16145484 (ipc=89.7) sim_rate=171760 (inst/sec) elapsed = 0:0:01:34 / Thu Jul 26 20:00:48 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 176420  inst.: 16324220 (ipc=89.7) sim_rate=171833 (inst/sec) elapsed = 0:0:01:35 / Thu Jul 26 20:00:49 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 178420  inst.: 16502708 (ipc=89.7) sim_rate=171903 (inst/sec) elapsed = 0:0:01:36 / Thu Jul 26 20:00:50 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 179920  inst.: 16639132 (ipc=89.7) sim_rate=171537 (inst/sec) elapsed = 0:0:01:37 / Thu Jul 26 20:00:51 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 181920  inst.: 16817492 (ipc=89.7) sim_rate=171607 (inst/sec) elapsed = 0:0:01:38 / Thu Jul 26 20:00:52 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 183420  inst.: 16944780 (ipc=89.7) sim_rate=171159 (inst/sec) elapsed = 0:0:01:39 / Thu Jul 26 20:00:53 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 185420  inst.: 17122356 (ipc=89.7) sim_rate=171223 (inst/sec) elapsed = 0:0:01:40 / Thu Jul 26 20:00:54 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 187420  inst.: 17303708 (ipc=89.7) sim_rate=171323 (inst/sec) elapsed = 0:0:01:41 / Thu Jul 26 20:00:55 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 188920  inst.: 17440380 (ipc=89.7) sim_rate=170984 (inst/sec) elapsed = 0:0:01:42 / Thu Jul 26 20:00:56 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 190920  inst.: 17618388 (ipc=89.7) sim_rate=171052 (inst/sec) elapsed = 0:0:01:43 / Thu Jul 26 20:00:57 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 192420  inst.: 17756724 (ipc=89.7) sim_rate=170737 (inst/sec) elapsed = 0:0:01:44 / Thu Jul 26 20:00:58 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 194420  inst.: 17936284 (ipc=89.7) sim_rate=170821 (inst/sec) elapsed = 0:0:01:45 / Thu Jul 26 20:00:59 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 196420  inst.: 18116676 (ipc=89.7) sim_rate=170912 (inst/sec) elapsed = 0:0:01:46 / Thu Jul 26 20:01:00 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 197920  inst.: 18243420 (ipc=89.7) sim_rate=170499 (inst/sec) elapsed = 0:0:01:47 / Thu Jul 26 20:01:01 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 199920  inst.: 18423140 (ipc=89.7) sim_rate=170584 (inst/sec) elapsed = 0:0:01:48 / Thu Jul 26 20:01:02 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 201420  inst.: 18560516 (ipc=89.7) sim_rate=170279 (inst/sec) elapsed = 0:0:01:49 / Thu Jul 26 20:01:03 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 203420  inst.: 18743252 (ipc=89.7) sim_rate=170393 (inst/sec) elapsed = 0:0:01:50 / Thu Jul 26 20:01:04 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 205420  inst.: 18918740 (ipc=89.7) sim_rate=170439 (inst/sec) elapsed = 0:0:01:51 / Thu Jul 26 20:01:05 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 206920  inst.: 19049524 (ipc=89.7) sim_rate=170085 (inst/sec) elapsed = 0:0:01:52 / Thu Jul 26 20:01:06 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (158872,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (158898,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (158910,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (158938,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (159012,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (159020,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (159026,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (159035,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (159047,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (159070,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (159081,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (159082,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (159083,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (159112,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (159115,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (159128,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (159132,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (159137,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (159178,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (159191,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (159214,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (159218,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (159233,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (159236,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (159248,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (159262,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (159267,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (159301,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (159303,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (159335,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (159342,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (159342,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (159357,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (159366,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (159369,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (159373,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (159394,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (159399,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (159423,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 208920  inst.: 19203540 (ipc=89.5) sim_rate=169942 (inst/sec) elapsed = 0:0:01:53 / Thu Jul 26 20:01:07 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (159502,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 214920  inst.: 19360876 (ipc=87.2) sim_rate=169832 (inst/sec) elapsed = 0:0:01:54 / Thu Jul 26 20:01:08 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (168011,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (168217,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (168253,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (168277,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (170093,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (170153,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (170360,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (170372,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (170980,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (171001,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (171037,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (171061,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (171303,49420), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (171324,49420), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (171360,49420), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (171384,49420), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 2.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 171385
gpu_sim_insn = 14548864
gpu_ipc =      84.8899
gpu_tot_sim_cycle = 220805
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      88.2158
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18940
gpu_stall_icnt2sh    = 63609
gpu_total_sim_rate=170864

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383865
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44496, Miss = 22734, Miss_rate = 0.511, Pending_hits = 3655, Reservation_fails = 59495
	L1D_cache_core[1]: Access = 46129, Miss = 23325, Miss_rate = 0.506, Pending_hits = 3547, Reservation_fails = 62352
	L1D_cache_core[2]: Access = 44471, Miss = 22349, Miss_rate = 0.503, Pending_hits = 3663, Reservation_fails = 61569
	L1D_cache_core[3]: Access = 44243, Miss = 22980, Miss_rate = 0.519, Pending_hits = 3619, Reservation_fails = 68847
	L1D_cache_core[4]: Access = 44058, Miss = 22521, Miss_rate = 0.511, Pending_hits = 3617, Reservation_fails = 71788
	L1D_cache_core[5]: Access = 44554, Miss = 22784, Miss_rate = 0.511, Pending_hits = 3602, Reservation_fails = 58946
	L1D_cache_core[6]: Access = 45906, Miss = 23501, Miss_rate = 0.512, Pending_hits = 3698, Reservation_fails = 61876
	L1D_cache_core[7]: Access = 45500, Miss = 23369, Miss_rate = 0.514, Pending_hits = 3610, Reservation_fails = 64978
	L1D_cache_core[8]: Access = 45632, Miss = 23339, Miss_rate = 0.511, Pending_hits = 3539, Reservation_fails = 63700
	L1D_cache_core[9]: Access = 44356, Miss = 22257, Miss_rate = 0.502, Pending_hits = 3691, Reservation_fails = 64065
	L1D_cache_core[10]: Access = 33944, Miss = 16860, Miss_rate = 0.497, Pending_hits = 2692, Reservation_fails = 43341
	L1D_cache_core[11]: Access = 35827, Miss = 17931, Miss_rate = 0.500, Pending_hits = 2711, Reservation_fails = 39272
	L1D_cache_core[12]: Access = 36818, Miss = 18218, Miss_rate = 0.495, Pending_hits = 2738, Reservation_fails = 32164
	L1D_cache_core[13]: Access = 36923, Miss = 18665, Miss_rate = 0.506, Pending_hits = 2816, Reservation_fails = 45878
	L1D_cache_core[14]: Access = 45752, Miss = 22954, Miss_rate = 0.502, Pending_hits = 3594, Reservation_fails = 62072
	L1D_total_cache_accesses = 638609
	L1D_total_cache_misses = 323787
	L1D_total_cache_miss_rate = 0.5070
	L1D_total_cache_pending_hits = 50792
	L1D_total_cache_reservation_fails = 860343
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 248710
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611633
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5161, 5161, 5161, 5161, 5161, 5161, 5161, 5161, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1293272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33029
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1293272
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1726571	W0_Idle:124565	W0_Scoreboard:3256502	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 264232 {8:33029,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4491944 {136:33029,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 201 
max_icnt2mem_latency = 331 
max_icnt2sh_latency = 220804 
mrq_lat_table:3475 	463 	1060 	454 	548 	478 	280 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	301839 	24385 	346 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17568 	38598 	102960 	159497 	8056 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12748 	17093 	3102 	101 	0 	0 	0 	0 	105 	332 	6368 	22710 	28164 	105365 	130482 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	388 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:      1634      1996     41829     43168    119257    122068      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      2895      1666     42088     44585    119520    122388      2673      2643      1344      1400      1365      1374      1397      1478      3952      1233 
dram[2]:      1698      1345     42284     44978    120296    122810      2618      2652      1344      1486      1356      1482      1394      1553      4971      1256 
dram[3]:      1625      2270     42577     45402    120607    123175      2622      2648      1340      1397      1352      1382      1478      1428      5966      1281 
dram[4]:      1116      2258     42790     45911    121074    123479      3863      2652      1362      1415      1356      1382      1474      1419      6923      1278 
dram[5]:      2225      2243     43010     46257    121477    123844      2636      2664      1358      1496      1352      1507      1657      1355      8017      1248 
average row accesses per activate:
dram[0]: 21.000000 25.750000 48.000000 48.000000 33.333332 33.333332 35.000000 33.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 22.500000 22.250000 
dram[1]: 17.333334 25.500000 48.000000 48.000000 33.333332 33.333332 35.000000 32.000000  2.000000  4.000000 22.000000 23.000000 32.000000 32.000000 22.500000 29.333334 
dram[2]: 25.500000 25.250000 48.000000 48.000000 33.333332 34.666668 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 22.500000 30.666666 
dram[3]: 25.500000 33.333332 48.000000 48.000000 33.333332 34.000000 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 32.000000 32.000000 22.500000 30.666666 
dram[4]: 25.500000 33.333332 48.000000 48.000000 33.333332 34.000000 35.000000 31.000000  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 22.500000 30.666666 
dram[5]: 34.000000 20.600000 48.000000 48.000000 33.333332 34.000000 33.500000 31.000000  4.000000  4.000000 23.000000 23.000000 32.000000 32.000000 22.000000 30.666666 
average row locality = 6826/236 = 28.923729
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        77        64        64        58        58        40        38         2         4        44        46        64        64        82        83 
dram[1]:        80        76        64        64        58        58        40        36         2         4        44        46        64        64        82        82 
dram[2]:        78        75        64        64        58        60        40        36         4         4        44        46        64        64        82        84 
dram[3]:        78        74        64        64        58        58        40        36         4         4        44        46        64        64        82        84 
dram[4]:        78        74        64        64        58        58        40        36         4         4        46        46        64        64        82        84 
dram[5]:        76        77        64        64        58        58        39        36         4         4        46        46        64        64        82        84 
total reads: 5196
bank skew: 84/2 = 42.00
chip skew: 869/864 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1238      1456      1262      1278       680       676       162       157     17187     22369    102411    103060      3296      2365      1342      1345
dram[1]:       1292      1401      1241      1254       677       670       158       159     24462     17744    102391    101060      3789      2285      1436      1388
dram[2]:       1385      1171      1272      1257       681       639       158       154     17333     23399    103829     99921      2029      2881      1431      1245
dram[3]:       1484      1241      1262      1269       689       604       162       156     23434     17847    109287    109176      2307      3334      1515      1239
dram[4]:       1349      1411      1307      1285       656       617       155       163     18983     22088    122317    102928      3483      2106      1309      1152
dram[5]:       1333      1346      1298      1271       654       592       160       158     20550     22553    116585     92872      3658      2588      1230      1388
maximum mf latency per bank:
dram[0]:        601       535       378       419       376       396       400       392       333       389       700       619       695       634       784       664
dram[1]:        552       469       358       340       355       354       373       394       363       383       617       611       642       663       615       637
dram[2]:        623       434       348       366       352       344       345       360       388       442       612       578       614       594       599       633
dram[3]:        429       403       360       365       421       390       382       373       460       374       551       576       545       543       496       613
dram[4]:        502       515       377       375       345       375       341       400       400       368       577       583       552       595       639       531
dram[5]:        421       439       396       349       358       378       345       337       359       478       626       570       593       620       650       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168126 n_nop=165780 n_act=42 n_pre=26 n_req=1139 n_rd=1738 n_write=540 bw_util=0.0271
n_activity=9531 dram_eff=0.478
bk0: 162a 167221i bk1: 154a 167066i bk2: 128a 167049i bk3: 128a 167084i bk4: 116a 166861i bk5: 116a 166838i bk6: 80a 167377i bk7: 76a 167373i bk8: 4a 168090i bk9: 8a 168078i bk10: 88a 167850i bk11: 92a 167771i bk12: 128a 167660i bk13: 128a 167655i bk14: 164a 167499i bk15: 166a 167323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0560889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168126 n_nop=165792 n_act=41 n_pre=25 n_req=1134 n_rd=1728 n_write=540 bw_util=0.02698
n_activity=9589 dram_eff=0.473
bk0: 160a 167154i bk1: 152a 167010i bk2: 128a 166984i bk3: 128a 167092i bk4: 116a 166924i bk5: 116a 166896i bk6: 80a 167403i bk7: 72a 167429i bk8: 4a 168104i bk9: 8a 168078i bk10: 88a 167826i bk11: 92a 167785i bk12: 128a 167640i bk13: 128a 167677i bk14: 164a 167489i bk15: 164a 167353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0630301
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168126 n_nop=165782 n_act=39 n_pre=23 n_req=1141 n_rd=1734 n_write=548 bw_util=0.02715
n_activity=9547 dram_eff=0.4781
bk0: 156a 167194i bk1: 150a 167046i bk2: 128a 167058i bk3: 128a 166990i bk4: 116a 166955i bk5: 120a 166782i bk6: 80a 167400i bk7: 72a 167368i bk8: 8a 168094i bk9: 8a 168088i bk10: 88a 167876i bk11: 92a 167844i bk12: 128a 167718i bk13: 128a 167769i bk14: 164a 167468i bk15: 168a 167257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0547684
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168126 n_nop=165790 n_act=38 n_pre=22 n_req=1138 n_rd=1728 n_write=548 bw_util=0.02707
n_activity=9539 dram_eff=0.4772
bk0: 156a 167181i bk1: 148a 167127i bk2: 128a 167084i bk3: 128a 167040i bk4: 116a 166842i bk5: 116a 166765i bk6: 80a 167372i bk7: 72a 167384i bk8: 8a 168092i bk9: 8a 168092i bk10: 88a 167840i bk11: 92a 167751i bk12: 128a 167691i bk13: 128a 167653i bk14: 164a 167481i bk15: 168a 167266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.061329
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168126 n_nop=165790 n_act=38 n_pre=22 n_req=1138 n_rd=1732 n_write=544 bw_util=0.02707
n_activity=9446 dram_eff=0.4819
bk0: 156a 167120i bk1: 148a 167145i bk2: 128a 166990i bk3: 128a 167035i bk4: 116a 166911i bk5: 116a 166748i bk6: 80a 167424i bk7: 72a 167436i bk8: 8a 168087i bk9: 8a 168096i bk10: 92a 167830i bk11: 92a 167747i bk12: 128a 167637i bk13: 128a 167538i bk14: 164a 167457i bk15: 168a 167223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0611149
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168126 n_nop=165792 n_act=39 n_pre=23 n_req=1136 n_rd=1732 n_write=540 bw_util=0.02703
n_activity=9589 dram_eff=0.4739
bk0: 152a 167058i bk1: 154a 167116i bk2: 128a 167112i bk3: 128a 166965i bk4: 116a 166934i bk5: 116a 166809i bk6: 78a 167457i bk7: 72a 167423i bk8: 8a 168079i bk9: 8a 168096i bk10: 92a 167875i bk11: 92a 167810i bk12: 128a 167806i bk13: 128a 167763i bk14: 164a 167543i bk15: 168a 167284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0472741

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26575, Miss = 435, Miss_rate = 0.016, Pending_hits = 384, Reservation_fails = 2211
L2_cache_bank[1]: Access = 27784, Miss = 434, Miss_rate = 0.016, Pending_hits = 381, Reservation_fails = 1759
L2_cache_bank[2]: Access = 26719, Miss = 434, Miss_rate = 0.016, Pending_hits = 398, Reservation_fails = 1839
L2_cache_bank[3]: Access = 27026, Miss = 430, Miss_rate = 0.016, Pending_hits = 378, Reservation_fails = 1391
L2_cache_bank[4]: Access = 25529, Miss = 434, Miss_rate = 0.017, Pending_hits = 390, Reservation_fails = 1882
L2_cache_bank[5]: Access = 25843, Miss = 433, Miss_rate = 0.017, Pending_hits = 384, Reservation_fails = 1326
L2_cache_bank[6]: Access = 26511, Miss = 434, Miss_rate = 0.016, Pending_hits = 380, Reservation_fails = 1358
L2_cache_bank[7]: Access = 27496, Miss = 430, Miss_rate = 0.016, Pending_hits = 384, Reservation_fails = 2052
L2_cache_bank[8]: Access = 31117, Miss = 436, Miss_rate = 0.014, Pending_hits = 378, Reservation_fails = 1636
L2_cache_bank[9]: Access = 26483, Miss = 430, Miss_rate = 0.016, Pending_hits = 383, Reservation_fails = 1452
L2_cache_bank[10]: Access = 30628, Miss = 433, Miss_rate = 0.014, Pending_hits = 387, Reservation_fails = 1715
L2_cache_bank[11]: Access = 25035, Miss = 433, Miss_rate = 0.017, Pending_hits = 390, Reservation_fails = 2461
L2_total_cache_accesses = 326746
L2_total_cache_misses = 5196
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 4617
L2_total_cache_reservation_fails = 21082
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20009
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1073
L2_cache_data_port_util = 0.240
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=459596
icnt_total_pkts_simt_to_mem=868594
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5952
	minimum = 6
	maximum = 278
Network latency average = 13.209
	minimum = 6
	maximum = 260
Slowest packet = 91232
Flit latency average = 13.493
	minimum = 6
	maximum = 239
Slowest flit = 240701
Fragmentation average = 0.00404361
	minimum = 0
	maximum = 212
Injected packet rate average = 0.121904
	minimum = 0.0827669 (at node 10)
	maximum = 0.15953 (at node 23)
Accepted packet rate average = 0.121904
	minimum = 0.0827669 (at node 10)
	maximum = 0.15953 (at node 23)
Injected flit rate average = 0.236051
	minimum = 0.16813 (at node 26)
	maximum = 0.317712 (at node 7)
Accepted flit rate average= 0.236051
	minimum = 0.110424 (at node 10)
	maximum = 0.413344 (at node 23)
Injected packet length average = 1.93636
Accepted packet length average = 1.93636
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.0607 (6 samples)
	minimum = 6 (6 samples)
	maximum = 161.333 (6 samples)
Network latency average = 13.7944 (6 samples)
	minimum = 6 (6 samples)
	maximum = 141.667 (6 samples)
Flit latency average = 12.5411 (6 samples)
	minimum = 6 (6 samples)
	maximum = 135.5 (6 samples)
Fragmentation average = 0.0121704 (6 samples)
	minimum = 0 (6 samples)
	maximum = 79.6667 (6 samples)
Injected packet rate average = 0.0544077 (6 samples)
	minimum = 0.0364891 (6 samples)
	maximum = 0.0842248 (6 samples)
Accepted packet rate average = 0.0544077 (6 samples)
	minimum = 0.0364891 (6 samples)
	maximum = 0.0842248 (6 samples)
Injected flit rate average = 0.130702 (6 samples)
	minimum = 0.0821567 (6 samples)
	maximum = 0.25022 (6 samples)
Accepted flit rate average = 0.130702 (6 samples)
	minimum = 0.0676067 (6 samples)
	maximum = 0.213601 (6 samples)
Injected packet size average = 2.40227 (6 samples)
Accepted packet size average = 2.40227 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 54 sec (114 sec)
gpgpu_simulation_rate = 170864 (inst/sec)
gpgpu_simulation_rate = 1936 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404220 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,220805)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,220805)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,220805)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,220805)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,220805)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,220805)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,220805)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,220805)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,220805)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,220805)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,220805)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,220805)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,220805)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,220805)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 221305  inst.: 19578612 (ipc=200.2) sim_rate=170248 (inst/sec) elapsed = 0:0:01:55 / Thu Jul 26 20:01:09 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (970,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1002,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1009,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1025,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1027,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1037,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1045,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1049,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1051,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1052,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1055,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1056,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1059,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1063,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1070,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1078,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1080,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1089,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1097,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1101,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1103,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1105,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1108,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1112,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1112,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1116,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1118,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1122,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1127,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1129,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1136,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1162,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1162,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1163,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1165,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1166,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1168,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1170,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1172,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1174,220805), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1182,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1194,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1197,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1202,220805), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1203,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1209,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1215,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1223,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1239,220805), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1239,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1249,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1252,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1259,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1259,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1260,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1266,220805), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 4.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1267
gpu_sim_insn = 116864
gpu_ipc =      92.2368
gpu_tot_sim_cycle = 222072
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      88.2388
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22027
gpu_stall_icnt2sh    = 66716
gpu_total_sim_rate=170394

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385881
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44578, Miss = 22774, Miss_rate = 0.511, Pending_hits = 3661, Reservation_fails = 59821
	L1D_cache_core[1]: Access = 46209, Miss = 23363, Miss_rate = 0.506, Pending_hits = 3553, Reservation_fails = 62681
	L1D_cache_core[2]: Access = 44557, Miss = 22389, Miss_rate = 0.502, Pending_hits = 3671, Reservation_fails = 61906
	L1D_cache_core[3]: Access = 44329, Miss = 23020, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 69173
	L1D_cache_core[4]: Access = 44144, Miss = 22561, Miss_rate = 0.511, Pending_hits = 3625, Reservation_fails = 72128
	L1D_cache_core[5]: Access = 44638, Miss = 22823, Miss_rate = 0.511, Pending_hits = 3610, Reservation_fails = 59241
	L1D_cache_core[6]: Access = 45966, Miss = 23529, Miss_rate = 0.512, Pending_hits = 3703, Reservation_fails = 61910
	L1D_cache_core[7]: Access = 45558, Miss = 23397, Miss_rate = 0.514, Pending_hits = 3614, Reservation_fails = 64983
	L1D_cache_core[8]: Access = 45692, Miss = 23368, Miss_rate = 0.511, Pending_hits = 3543, Reservation_fails = 63718
	L1D_cache_core[9]: Access = 44420, Miss = 22287, Miss_rate = 0.502, Pending_hits = 3696, Reservation_fails = 64118
	L1D_cache_core[10]: Access = 34030, Miss = 16900, Miss_rate = 0.497, Pending_hits = 2700, Reservation_fails = 43739
	L1D_cache_core[11]: Access = 35913, Miss = 17971, Miss_rate = 0.500, Pending_hits = 2719, Reservation_fails = 39668
	L1D_cache_core[12]: Access = 36904, Miss = 18258, Miss_rate = 0.495, Pending_hits = 2746, Reservation_fails = 32562
	L1D_cache_core[13]: Access = 37005, Miss = 18703, Miss_rate = 0.505, Pending_hits = 2824, Reservation_fails = 46303
	L1D_cache_core[14]: Access = 45834, Miss = 22993, Miss_rate = 0.502, Pending_hits = 3600, Reservation_fails = 62483
	L1D_total_cache_accesses = 639777
	L1D_total_cache_misses = 324336
	L1D_total_cache_miss_rate = 0.5070
	L1D_total_cache_pending_hits = 50892
	L1D_total_cache_reservation_fails = 864434
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252155
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 612279
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5196, 5196, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1298195
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33577
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1298195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1731156	W0_Idle:132858	W0_Scoreboard:3275466	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268616 {8:33577,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4566472 {136:33577,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 331 
max_icnt2sh_latency = 222071 
mrq_lat_table:3511 	470 	1075 	467 	559 	496 	283 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	302342 	24818 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17638 	38755 	103381 	159886 	8068 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12774 	17508 	3209 	101 	0 	0 	0 	0 	105 	332 	6368 	22710 	28164 	105365 	131002 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	389 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:      1634      1996     41829     43168    119257    122068      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      2895      1666     42088     44585    119520    122388      2673      2643      1344      1400      1365      1374      1397      1478      3952      1233 
dram[2]:      1698      1345     42284     44978    120296    122810      2618      2652      1344      1486      1356      1482      1394      1553      4971      1256 
dram[3]:      1625      2270     42577     45402    120607    123175      2622      2648      1340      1397      1352      1382      1478      1428      5966      1281 
dram[4]:      1116      2258     42790     45911    121074    123479      3863      2652      1362      1415      1356      1382      1474      1419      6923      1278 
dram[5]:      2225      2243     43010     46257    121477    123844      2636      2664      1358      1496      1352      1507      1657      1355      8017      1248 
average row accesses per activate:
dram[0]: 21.000000 21.000000 48.000000 48.000000 33.333332 33.333332 35.000000 33.000000  2.000000  4.000000 22.000000 23.000000 24.000000 24.333334 22.500000 22.250000 
dram[1]: 17.333334 25.500000 48.000000 48.000000 33.333332 33.333332 35.000000 32.000000  2.000000  4.000000 22.000000 23.000000 24.000000 24.666666 22.500000 29.333334 
dram[2]: 25.500000 25.250000 48.000000 48.000000 33.333332 34.666668 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 24.000000 24.666666 22.500000 30.666666 
dram[3]: 25.500000 33.333332 48.000000 48.000000 33.333332 34.000000 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 24.000000 24.000000 22.500000 30.666666 
dram[4]: 25.500000 33.333332 48.000000 48.000000 33.333332 34.000000 35.000000 31.000000  4.000000  4.000000 23.000000 23.000000 24.000000 24.000000 22.500000 30.666666 
dram[5]: 34.000000 20.600000 48.000000 48.000000 33.333332 34.000000 33.500000 31.000000  4.000000  4.000000 23.000000 23.000000 24.000000 24.000000 22.000000 30.666666 
average row locality = 6929/249 = 27.827309
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        79        64        64        58        58        40        38         2         4        44        46        72        73        82        83 
dram[1]:        80        76        64        64        58        58        40        36         2         4        44        46        72        74        82        82 
dram[2]:        78        75        64        64        58        60        40        36         4         4        44        46        72        74        82        84 
dram[3]:        78        74        64        64        58        58        40        36         4         4        44        46        72        72        82        84 
dram[4]:        78        74        64        64        58        58        40        36         4         4        46        46        72        72        82        84 
dram[5]:        76        77        64        64        58        58        39        36         4         4        46        46        72        72        82        84 
total reads: 5299
bank skew: 84/2 = 42.00
chip skew: 888/880 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1238      1579      1262      1278       680       676       162       157     17187     22369    102411    103060      3296      2494      1342      1345
dram[1]:       1292      1401      1241      1254       677       670       158       159     24462     17744    102391    101060      3710      2394      1436      1388
dram[2]:       1385      1171      1272      1257       681       639       158       154     17333     23399    103829     99921      2145      2884      1431      1245
dram[3]:       1484      1241      1262      1269       689       604       162       156     23434     17847    109287    109176      2439      3318      1515      1239
dram[4]:       1349      1411      1307      1285       656       617       155       163     18983     22088    122317    102928      3428      2212      1309      1152
dram[5]:       1333      1346      1298      1271       654       592       160       158     20550     22553    116585     92872      3571      2648      1230      1388
maximum mf latency per bank:
dram[0]:        601       678       378       419       376       396       400       392       333       389       700       619       695       674       784       664
dram[1]:        552       469       358       340       355       354       373       394       363       383       617       611       642       663       615       637
dram[2]:        623       434       348       366       352       344       345       360       388       442       612       578       614       594       599       633
dram[3]:        429       403       360       365       421       390       382       373       460       374       551       576       680       571       496       613
dram[4]:        502       515       377       375       345       375       341       400       400       368       577       583       570       595       639       531
dram[5]:        421       439       396       349       358       378       345       337       359       478       626       570       593       620       650       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169090 n_nop=166700 n_act=45 n_pre=29 n_req=1158 n_rd=1776 n_write=540 bw_util=0.02739
n_activity=9665 dram_eff=0.4793
bk0: 162a 168186i bk1: 158a 168013i bk2: 128a 168012i bk3: 128a 168047i bk4: 116a 167824i bk5: 116a 167801i bk6: 80a 168340i bk7: 76a 168336i bk8: 4a 169053i bk9: 8a 169041i bk10: 88a 168815i bk11: 92a 168737i bk12: 144a 168570i bk13: 146a 168533i bk14: 164a 168462i bk15: 166a 168288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0572003
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169090 n_nop=166716 n_act=43 n_pre=27 n_req=1152 n_rd=1764 n_write=540 bw_util=0.02725
n_activity=9714 dram_eff=0.4744
bk0: 160a 168118i bk1: 152a 167974i bk2: 128a 167948i bk3: 128a 168056i bk4: 116a 167888i bk5: 116a 167860i bk6: 80a 168367i bk7: 72a 168393i bk8: 4a 169068i bk9: 8a 169042i bk10: 88a 168791i bk11: 92a 168750i bk12: 144a 168553i bk13: 148a 168560i bk14: 164a 168451i bk15: 164a 168316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0635342
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169090 n_nop=166706 n_act=41 n_pre=25 n_req=1159 n_rd=1770 n_write=548 bw_util=0.02742
n_activity=9672 dram_eff=0.4793
bk0: 156a 168158i bk1: 150a 168010i bk2: 128a 168022i bk3: 128a 167954i bk4: 116a 167919i bk5: 120a 167746i bk6: 80a 168364i bk7: 72a 168332i bk8: 8a 169058i bk9: 8a 169052i bk10: 88a 168840i bk11: 92a 168809i bk12: 144a 168630i bk13: 148a 168660i bk14: 164a 168430i bk15: 168a 168221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0552901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169090 n_nop=166718 n_act=40 n_pre=24 n_req=1154 n_rd=1760 n_write=548 bw_util=0.0273
n_activity=9656 dram_eff=0.478
bk0: 156a 168144i bk1: 148a 168091i bk2: 128a 168048i bk3: 128a 168004i bk4: 116a 167806i bk5: 116a 167729i bk6: 80a 168336i bk7: 72a 168348i bk8: 8a 169056i bk9: 8a 169056i bk10: 88a 168804i bk11: 92a 168717i bk12: 144a 168604i bk13: 144a 168557i bk14: 164a 168443i bk15: 168a 168229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0614761
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169090 n_nop=166718 n_act=40 n_pre=24 n_req=1154 n_rd=1764 n_write=544 bw_util=0.0273
n_activity=9553 dram_eff=0.4832
bk0: 156a 168084i bk1: 148a 168109i bk2: 128a 167954i bk3: 128a 167999i bk4: 116a 167875i bk5: 116a 167712i bk6: 80a 168388i bk7: 72a 168400i bk8: 8a 169051i bk9: 8a 169060i bk10: 92a 168795i bk11: 92a 168712i bk12: 144a 168551i bk13: 144a 168420i bk14: 164a 168419i bk15: 168a 168186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.06176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=169090 n_nop=166720 n_act=41 n_pre=25 n_req=1152 n_rd=1764 n_write=540 bw_util=0.02725
n_activity=9696 dram_eff=0.4752
bk0: 152a 168022i bk1: 154a 168080i bk2: 128a 168076i bk3: 128a 167929i bk4: 116a 167898i bk5: 116a 167773i bk6: 78a 168421i bk7: 72a 168387i bk8: 8a 169043i bk9: 8a 169060i bk10: 92a 168840i bk11: 92a 168775i bk12: 144a 168720i bk13: 144a 168641i bk14: 164a 168506i bk15: 168a 168247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0484417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26663, Miss = 443, Miss_rate = 0.017, Pending_hits = 393, Reservation_fails = 2326
L2_cache_bank[1]: Access = 27898, Miss = 445, Miss_rate = 0.016, Pending_hits = 409, Reservation_fails = 2107
L2_cache_bank[2]: Access = 26805, Miss = 442, Miss_rate = 0.016, Pending_hits = 414, Reservation_fails = 2056
L2_cache_bank[3]: Access = 27128, Miss = 440, Miss_rate = 0.016, Pending_hits = 403, Reservation_fails = 1684
L2_cache_bank[4]: Access = 25611, Miss = 442, Miss_rate = 0.017, Pending_hits = 408, Reservation_fails = 2220
L2_cache_bank[5]: Access = 25943, Miss = 443, Miss_rate = 0.017, Pending_hits = 403, Reservation_fails = 1642
L2_cache_bank[6]: Access = 26599, Miss = 442, Miss_rate = 0.017, Pending_hits = 400, Reservation_fails = 1690
L2_cache_bank[7]: Access = 27584, Miss = 438, Miss_rate = 0.016, Pending_hits = 398, Reservation_fails = 2288
L2_cache_bank[8]: Access = 31201, Miss = 444, Miss_rate = 0.014, Pending_hits = 397, Reservation_fails = 1824
L2_cache_bank[9]: Access = 26563, Miss = 438, Miss_rate = 0.016, Pending_hits = 400, Reservation_fails = 1551
L2_cache_bank[10]: Access = 30706, Miss = 441, Miss_rate = 0.014, Pending_hits = 405, Reservation_fails = 1926
L2_cache_bank[11]: Access = 25113, Miss = 441, Miss_rate = 0.018, Pending_hits = 403, Reservation_fails = 2696
L2_total_cache_accesses = 327814
L2_total_cache_misses = 5299
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 4833
L2_total_cache_reservation_fails = 24010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1073
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=462856
icnt_total_pkts_simt_to_mem=870542
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6259
	minimum = 6
	maximum = 246
Network latency average = 17.324
	minimum = 6
	maximum = 246
Slowest packet = 654156
Flit latency average = 14.2654
	minimum = 6
	maximum = 246
Slowest flit = 1329386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0624397
	minimum = 0.0426204 (at node 7)
	maximum = 0.0899763 (at node 16)
Accepted packet rate average = 0.0624397
	minimum = 0.0426204 (at node 7)
	maximum = 0.0899763 (at node 16)
Injected flit rate average = 0.152241
	minimum = 0.0765588 (at node 6)
	maximum = 0.314128 (at node 16)
Accepted flit rate average= 0.152241
	minimum = 0.109708 (at node 25)
	maximum = 0.187845 (at node 2)
Injected packet length average = 2.4382
Accepted packet length average = 2.4382
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1415 (7 samples)
	minimum = 6 (7 samples)
	maximum = 173.429 (7 samples)
Network latency average = 14.2987 (7 samples)
	minimum = 6 (7 samples)
	maximum = 156.571 (7 samples)
Flit latency average = 12.7874 (7 samples)
	minimum = 6 (7 samples)
	maximum = 151.286 (7 samples)
Fragmentation average = 0.0104318 (7 samples)
	minimum = 0 (7 samples)
	maximum = 68.2857 (7 samples)
Injected packet rate average = 0.0555552 (7 samples)
	minimum = 0.037365 (7 samples)
	maximum = 0.0850465 (7 samples)
Accepted packet rate average = 0.0555552 (7 samples)
	minimum = 0.037365 (7 samples)
	maximum = 0.0850465 (7 samples)
Injected flit rate average = 0.133779 (7 samples)
	minimum = 0.081357 (7 samples)
	maximum = 0.25935 (7 samples)
Accepted flit rate average = 0.133779 (7 samples)
	minimum = 0.0736212 (7 samples)
	maximum = 0.209922 (7 samples)
Injected packet size average = 2.40804 (7 samples)
Accepted packet size average = 2.40804 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 55 sec (115 sec)
gpgpu_simulation_rate = 170394 (inst/sec)
gpgpu_simulation_rate = 1931 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x4059b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,222072)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,222072)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 223572  inst.: 19665582 (ipc=46.8) sim_rate=169530 (inst/sec) elapsed = 0:0:01:56 / Thu Jul 26 20:01:10 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1966,222072), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2280,222072), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 6.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2281
gpu_sim_insn = 94721
gpu_ipc =      41.5261
gpu_tot_sim_cycle = 224353
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      87.7639
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22027
gpu_stall_icnt2sh    = 66890
gpu_total_sim_rate=169742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387623
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44578, Miss = 22774, Miss_rate = 0.511, Pending_hits = 3661, Reservation_fails = 59821
	L1D_cache_core[1]: Access = 46209, Miss = 23363, Miss_rate = 0.506, Pending_hits = 3553, Reservation_fails = 62681
	L1D_cache_core[2]: Access = 44557, Miss = 22389, Miss_rate = 0.502, Pending_hits = 3671, Reservation_fails = 61906
	L1D_cache_core[3]: Access = 44329, Miss = 23020, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 69173
	L1D_cache_core[4]: Access = 44144, Miss = 22561, Miss_rate = 0.511, Pending_hits = 3625, Reservation_fails = 72128
	L1D_cache_core[5]: Access = 44638, Miss = 22823, Miss_rate = 0.511, Pending_hits = 3610, Reservation_fails = 59241
	L1D_cache_core[6]: Access = 46254, Miss = 23625, Miss_rate = 0.511, Pending_hits = 3703, Reservation_fails = 62248
	L1D_cache_core[7]: Access = 45720, Miss = 23451, Miss_rate = 0.513, Pending_hits = 3614, Reservation_fails = 65177
	L1D_cache_core[8]: Access = 45692, Miss = 23368, Miss_rate = 0.511, Pending_hits = 3543, Reservation_fails = 63718
	L1D_cache_core[9]: Access = 44420, Miss = 22287, Miss_rate = 0.502, Pending_hits = 3696, Reservation_fails = 64118
	L1D_cache_core[10]: Access = 34030, Miss = 16900, Miss_rate = 0.497, Pending_hits = 2700, Reservation_fails = 43739
	L1D_cache_core[11]: Access = 35913, Miss = 17971, Miss_rate = 0.500, Pending_hits = 2719, Reservation_fails = 39668
	L1D_cache_core[12]: Access = 36904, Miss = 18258, Miss_rate = 0.495, Pending_hits = 2746, Reservation_fails = 32562
	L1D_cache_core[13]: Access = 37005, Miss = 18703, Miss_rate = 0.505, Pending_hits = 2824, Reservation_fails = 46303
	L1D_cache_core[14]: Access = 45834, Miss = 22993, Miss_rate = 0.502, Pending_hits = 3600, Reservation_fails = 62483
	L1D_total_cache_accesses = 640227
	L1D_total_cache_misses = 324486
	L1D_total_cache_miss_rate = 0.5068
	L1D_total_cache_pending_hits = 50892
	L1D_total_cache_reservation_fails = 864966
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290809
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 612279
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5196, 5196, 5196, 5196, 5196, 5196, 5196, 5196, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1299027
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33677
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1299027
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1731611	W0_Idle:133996	W0_Scoreboard:3279075	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 269416 {8:33677,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4580072 {136:33677,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 331 
max_icnt2sh_latency = 224352 
mrq_lat_table:3601 	485 	1133 	487 	576 	496 	283 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	302342 	24968 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17746 	38797 	103381 	159886 	8068 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12813 	17526 	3220 	133 	0 	0 	0 	0 	105 	332 	6368 	22710 	28164 	105365 	131052 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	390 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:      1634      1996     41829     43168    119257    122068      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      2895      1666     42088     44585    119520    122388      2673      2643      1344      1400      1365      1374      1397      1478      3952      1233 
dram[2]:      1698      1345     42284     44978    120296    122810      2618      2652      1344      1486      1356      1482      1394      1553      4971      1256 
dram[3]:      1625      2270     42577     45402    120607    123175      2622      2648      1340      1397      1352      1382      1478      1428      5966      1281 
dram[4]:      1116      2258     42790     45911    121074    123479      3863      2652      1362      1415      1356      1382      1474      1419      6923      1278 
dram[5]:      2225      2243     43010     46257    121477    123844      2636      2664      1358      1496      1352      1507      1657      1355      8017      1248 
average row accesses per activate:
dram[0]: 21.000000 21.000000 48.000000 48.000000 39.333332 38.666668 35.000000 33.000000  2.000000  4.000000 22.000000 23.000000 24.000000 24.333334 22.500000 22.250000 
dram[1]: 17.333334 25.500000 48.000000 48.000000 39.333332 38.666668 35.000000 32.000000  2.000000  4.000000 22.000000 23.000000 24.000000 24.666666 22.500000 29.333334 
dram[2]: 25.500000 25.250000 48.000000 48.000000 38.666668 40.000000 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 24.000000 24.666666 22.500000 30.666666 
dram[3]: 25.500000 33.333332 48.000000 48.000000 38.666668 39.333332 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 24.000000 24.000000 22.500000 30.666666 
dram[4]: 25.500000 33.333332 48.000000 48.000000 38.666668 40.000000 35.000000 31.000000  4.000000  4.000000 23.000000 23.000000 24.000000 24.000000 22.500000 30.666666 
dram[5]: 34.000000 20.600000 48.000000 48.000000 38.666668 40.000000 33.500000 31.000000  4.000000  4.000000 23.000000 23.000000 24.000000 24.000000 22.000000 30.666666 
average row locality = 7129/249 = 28.630522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        79        64        64        72        70        40        38         2         4        44        46        72        73        82        83 
dram[1]:        80        76        64        64        71        70        40        36         2         4        44        46        72        74        82        82 
dram[2]:        78        75        64        64        70        72        40        36         4         4        44        46        72        74        82        84 
dram[3]:        78        74        64        64        70        70        40        36         4         4        44        46        72        72        82        84 
dram[4]:        78        74        64        64        70        71        40        36         4         4        46        46        72        72        82        84 
dram[5]:        76        77        64        64        70        72        39        36         4         4        46        46        72        72        82        84 
total reads: 5449
bank skew: 84/2 = 42.00
chip skew: 914/904 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         0         0         0         0         0         0         6         8 
total reads: 1680
min_bank_accesses = 0!
chip skew: 282/278 = 1.01
average mf latency per bank:
dram[0]:       1238      1579      1262      1278       610       610       162       157     17187     22369    102411    103060      3296      2494      1342      1345
dram[1]:       1292      1401      1241      1254       607       606       158       159     24462     17744    102391    101060      3710      2394      1436      1388
dram[2]:       1385      1171      1272      1257       619       582       158       154     17333     23399    103829     99921      2145      2884      1431      1245
dram[3]:       1484      1241      1262      1269       625       551       162       156     23434     17847    109287    109176      2439      3318      1515      1239
dram[4]:       1349      1411      1307      1285       595       555       155       163     18983     22088    122317    102928      3428      2212      1309      1152
dram[5]:       1333      1346      1298      1271       591       539       160       158     20550     22553    116585     92872      3571      2648      1230      1388
maximum mf latency per bank:
dram[0]:        601       678       378       419       376       396       400       392       333       389       700       619       695       674       784       664
dram[1]:        552       469       358       340       391       354       373       394       363       383       617       611       642       663       615       637
dram[2]:        623       434       348       366       399       371       345       360       388       442       612       578       614       594       599       633
dram[3]:        429       403       360       365       421       390       382       373       460       374       551       576       680       571       496       613
dram[4]:        502       515       377       375       345       375       341       400       400       368       577       583       570       595       639       531
dram[5]:        421       439       396       349       358       396       345       337       359       478       626       570       593       620       650       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170827 n_nop=168369 n_act=45 n_pre=29 n_req=1192 n_rd=1828 n_write=556 bw_util=0.02791
n_activity=9961 dram_eff=0.4787
bk0: 162a 169923i bk1: 158a 169750i bk2: 128a 169749i bk3: 128a 169784i bk4: 144a 169436i bk5: 140a 169404i bk6: 80a 170077i bk7: 76a 170073i bk8: 4a 170790i bk9: 8a 170778i bk10: 88a 170552i bk11: 92a 170474i bk12: 144a 170307i bk13: 146a 170270i bk14: 164a 170199i bk15: 166a 170025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0570694
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170827 n_nop=168385 n_act=43 n_pre=27 n_req=1186 n_rd=1814 n_write=558 bw_util=0.02777
n_activity=10020 dram_eff=0.4735
bk0: 160a 169855i bk1: 152a 169711i bk2: 128a 169685i bk3: 128a 169793i bk4: 142a 169476i bk5: 140a 169461i bk6: 80a 170104i bk7: 72a 170130i bk8: 4a 170805i bk9: 8a 170779i bk10: 88a 170528i bk11: 92a 170487i bk12: 144a 170290i bk13: 148a 170297i bk14: 164a 170188i bk15: 164a 170053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0637253
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7ff2702a9800 :  mf: uid=1901931, sid06:w15, part=2, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (224352), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170827 n_nop=168380 n_act=41 n_pre=25 n_req=1191 n_rd=1817 n_write=564 bw_util=0.02788
n_activity=9950 dram_eff=0.4786
bk0: 156a 169895i bk1: 150a 169747i bk2: 128a 169759i bk3: 128a 169691i bk4: 140a 169535i bk5: 143a 169345i bk6: 80a 170101i bk7: 72a 170069i bk8: 8a 170795i bk9: 8a 170789i bk10: 88a 170577i bk11: 92a 170546i bk12: 144a 170367i bk13: 148a 170397i bk14: 164a 170167i bk15: 168a 169958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0551494
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170827 n_nop=168391 n_act=40 n_pre=24 n_req=1186 n_rd=1808 n_write=564 bw_util=0.02777
n_activity=9940 dram_eff=0.4773
bk0: 156a 169881i bk1: 148a 169828i bk2: 128a 169785i bk3: 128a 169741i bk4: 140a 169426i bk5: 140a 169347i bk6: 80a 170073i bk7: 72a 170085i bk8: 8a 170793i bk9: 8a 170793i bk10: 88a 170541i bk11: 92a 170454i bk12: 144a 170341i bk13: 144a 170294i bk14: 164a 170180i bk15: 168a 169966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0614657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170827 n_nop=168387 n_act=40 n_pre=24 n_req=1188 n_rd=1814 n_write=562 bw_util=0.02782
n_activity=9861 dram_eff=0.4819
bk0: 156a 169821i bk1: 148a 169846i bk2: 128a 169691i bk3: 128a 169736i bk4: 140a 169496i bk5: 142a 169312i bk6: 80a 170125i bk7: 72a 170137i bk8: 8a 170788i bk9: 8a 170797i bk10: 92a 170532i bk11: 92a 170449i bk12: 144a 170288i bk13: 144a 170157i bk14: 164a 170156i bk15: 168a 169923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0618813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7ff2724d8b40 :  mf: uid=1901930, sid06:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (224348), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170827 n_nop=168389 n_act=41 n_pre=25 n_req=1186 n_rd=1816 n_write=556 bw_util=0.02777
n_activity=9993 dram_eff=0.4747
bk0: 152a 169759i bk1: 154a 169817i bk2: 128a 169813i bk3: 128a 169666i bk4: 140a 169521i bk5: 144a 169382i bk6: 78a 170158i bk7: 72a 170124i bk8: 8a 170780i bk9: 8a 170797i bk10: 92a 170577i bk11: 92a 170512i bk12: 144a 170457i bk13: 144a 170378i bk14: 164a 170243i bk15: 168a 169984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0482945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26677, Miss = 457, Miss_rate = 0.017, Pending_hits = 393, Reservation_fails = 2326
L2_cache_bank[1]: Access = 27910, Miss = 457, Miss_rate = 0.016, Pending_hits = 409, Reservation_fails = 2107
L2_cache_bank[2]: Access = 26818, Miss = 455, Miss_rate = 0.017, Pending_hits = 414, Reservation_fails = 2056
L2_cache_bank[3]: Access = 27140, Miss = 452, Miss_rate = 0.017, Pending_hits = 403, Reservation_fails = 1684
L2_cache_bank[4]: Access = 25623, Miss = 454, Miss_rate = 0.018, Pending_hits = 408, Reservation_fails = 2220
L2_cache_bank[5]: Access = 25955, Miss = 455, Miss_rate = 0.018, Pending_hits = 403, Reservation_fails = 1642
L2_cache_bank[6]: Access = 26611, Miss = 454, Miss_rate = 0.017, Pending_hits = 400, Reservation_fails = 1690
L2_cache_bank[7]: Access = 27596, Miss = 450, Miss_rate = 0.016, Pending_hits = 398, Reservation_fails = 2288
L2_cache_bank[8]: Access = 31213, Miss = 456, Miss_rate = 0.015, Pending_hits = 397, Reservation_fails = 1824
L2_cache_bank[9]: Access = 26576, Miss = 451, Miss_rate = 0.017, Pending_hits = 400, Reservation_fails = 1551
L2_cache_bank[10]: Access = 30718, Miss = 453, Miss_rate = 0.015, Pending_hits = 405, Reservation_fails = 1926
L2_cache_bank[11]: Access = 25127, Miss = 455, Miss_rate = 0.018, Pending_hits = 403, Reservation_fails = 2696
L2_total_cache_accesses = 327964
L2_total_cache_misses = 5449
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 4833
L2_total_cache_reservation_fails = 24010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1073
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=463406
icnt_total_pkts_simt_to_mem=870892
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.08
	minimum = 6
	maximum = 115
Network latency average = 16.7767
	minimum = 6
	maximum = 99
Slowest packet = 655742
Flit latency average = 17.8589
	minimum = 6
	maximum = 95
Slowest flit = 1333676
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00487116
	minimum = 0 (at node 0)
	maximum = 0.0420868 (at node 6)
Accepted packet rate average = 0.00487116
	minimum = 0 (at node 0)
	maximum = 0.0420868 (at node 6)
Injected flit rate average = 0.0146135
	minimum = 0 (at node 0)
	maximum = 0.0982025 (at node 6)
Accepted flit rate average= 0.0146135
	minimum = 0 (at node 0)
	maximum = 0.154318 (at node 6)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1338 (8 samples)
	minimum = 6 (8 samples)
	maximum = 166.125 (8 samples)
Network latency average = 14.6084 (8 samples)
	minimum = 6 (8 samples)
	maximum = 149.375 (8 samples)
Flit latency average = 13.4213 (8 samples)
	minimum = 6 (8 samples)
	maximum = 144.25 (8 samples)
Fragmentation average = 0.00912782 (8 samples)
	minimum = 0 (8 samples)
	maximum = 59.75 (8 samples)
Injected packet rate average = 0.0492197 (8 samples)
	minimum = 0.0326943 (8 samples)
	maximum = 0.0796765 (8 samples)
Accepted packet rate average = 0.0492197 (8 samples)
	minimum = 0.0326943 (8 samples)
	maximum = 0.0796765 (8 samples)
Injected flit rate average = 0.118883 (8 samples)
	minimum = 0.0711874 (8 samples)
	maximum = 0.239206 (8 samples)
Accepted flit rate average = 0.118883 (8 samples)
	minimum = 0.0644185 (8 samples)
	maximum = 0.202971 (8 samples)
Injected packet size average = 2.41536 (8 samples)
Accepted packet size average = 2.41536 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 56 sec (116 sec)
gpgpu_simulation_rate = 169742 (inst/sec)
gpgpu_simulation_rate = 1934 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,224353)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,224353)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,224353)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,224353)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,224353)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,224353)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,224353)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,58,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (110,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (112,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (112,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (113,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (113,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (113,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (115,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (115,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (115,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (115,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (116,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (116,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (117,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (117,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (117,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (118,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (120,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (120,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (120,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (120,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (120,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (120,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (122,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (123,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (124,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (124,224353), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (125,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (125,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (128,224353), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (128,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (129,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (129,224353), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (129,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (130,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (130,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (130,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (133,224353), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (136,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (138,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (139,224353), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (139,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (140,224353), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (141,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 232353  inst.: 19776725 (ipc=10.8) sim_rate=169031 (inst/sec) elapsed = 0:0:01:57 / Thu Jul 26 20:01:11 2018
GPGPU-Sim uArch: cycles simulated: 247353  inst.: 19780317 (ipc= 3.9) sim_rate=167629 (inst/sec) elapsed = 0:0:01:58 / Thu Jul 26 20:01:12 2018
GPGPU-Sim uArch: cycles simulated: 262853  inst.: 19783997 (ipc= 2.4) sim_rate=166252 (inst/sec) elapsed = 0:0:01:59 / Thu Jul 26 20:01:13 2018
GPGPU-Sim uArch: cycles simulated: 278853  inst.: 19787741 (ipc= 1.8) sim_rate=164897 (inst/sec) elapsed = 0:0:02:00 / Thu Jul 26 20:01:14 2018
GPGPU-Sim uArch: cycles simulated: 293853  inst.: 19791341 (ipc= 1.5) sim_rate=163564 (inst/sec) elapsed = 0:0:02:01 / Thu Jul 26 20:01:15 2018
GPGPU-Sim uArch: cycles simulated: 308853  inst.: 19794869 (ipc= 1.2) sim_rate=162253 (inst/sec) elapsed = 0:0:02:02 / Thu Jul 26 20:01:16 2018
GPGPU-Sim uArch: cycles simulated: 324853  inst.: 19798685 (ipc= 1.1) sim_rate=160964 (inst/sec) elapsed = 0:0:02:03 / Thu Jul 26 20:01:17 2018
GPGPU-Sim uArch: cycles simulated: 340353  inst.: 19802357 (ipc= 1.0) sim_rate=159696 (inst/sec) elapsed = 0:0:02:04 / Thu Jul 26 20:01:18 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 355353  inst.: 19805885 (ipc= 0.9) sim_rate=158447 (inst/sec) elapsed = 0:0:02:05 / Thu Jul 26 20:01:19 2018
GPGPU-Sim uArch: cycles simulated: 370853  inst.: 19809557 (ipc= 0.8) sim_rate=157218 (inst/sec) elapsed = 0:0:02:06 / Thu Jul 26 20:01:20 2018
GPGPU-Sim uArch: cycles simulated: 386353  inst.: 19813229 (ipc= 0.8) sim_rate=156009 (inst/sec) elapsed = 0:0:02:07 / Thu Jul 26 20:01:21 2018
GPGPU-Sim uArch: cycles simulated: 401853  inst.: 19816901 (ipc= 0.7) sim_rate=154819 (inst/sec) elapsed = 0:0:02:08 / Thu Jul 26 20:01:22 2018
GPGPU-Sim uArch: cycles simulated: 417853  inst.: 19820717 (ipc= 0.7) sim_rate=153648 (inst/sec) elapsed = 0:0:02:09 / Thu Jul 26 20:01:23 2018
GPGPU-Sim uArch: cycles simulated: 433353  inst.: 19824389 (ipc= 0.6) sim_rate=152495 (inst/sec) elapsed = 0:0:02:10 / Thu Jul 26 20:01:24 2018
GPGPU-Sim uArch: cycles simulated: 449353  inst.: 19828133 (ipc= 0.6) sim_rate=151359 (inst/sec) elapsed = 0:0:02:11 / Thu Jul 26 20:01:25 2018
GPGPU-Sim uArch: cycles simulated: 464853  inst.: 19831805 (ipc= 0.6) sim_rate=150240 (inst/sec) elapsed = 0:0:02:12 / Thu Jul 26 20:01:26 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (243424,224353), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 8.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 243425
gpu_sim_insn = 142456
gpu_ipc =       0.5852
gpu_tot_sim_cycle = 467778
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      42.3973
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22027
gpu_stall_icnt2sh    = 66890
gpu_total_sim_rate=150246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 393146
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44578, Miss = 22774, Miss_rate = 0.511, Pending_hits = 3661, Reservation_fails = 59821
	L1D_cache_core[1]: Access = 46209, Miss = 23363, Miss_rate = 0.506, Pending_hits = 3553, Reservation_fails = 62681
	L1D_cache_core[2]: Access = 44557, Miss = 22389, Miss_rate = 0.502, Pending_hits = 3671, Reservation_fails = 61906
	L1D_cache_core[3]: Access = 44329, Miss = 23020, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 69173
	L1D_cache_core[4]: Access = 44144, Miss = 22561, Miss_rate = 0.511, Pending_hits = 3625, Reservation_fails = 72128
	L1D_cache_core[5]: Access = 44638, Miss = 22823, Miss_rate = 0.511, Pending_hits = 3610, Reservation_fails = 59241
	L1D_cache_core[6]: Access = 46254, Miss = 23625, Miss_rate = 0.511, Pending_hits = 3703, Reservation_fails = 62248
	L1D_cache_core[7]: Access = 45720, Miss = 23451, Miss_rate = 0.513, Pending_hits = 3614, Reservation_fails = 65177
	L1D_cache_core[8]: Access = 48193, Miss = 25093, Miss_rate = 0.521, Pending_hits = 3543, Reservation_fails = 63718
	L1D_cache_core[9]: Access = 44420, Miss = 22287, Miss_rate = 0.502, Pending_hits = 3696, Reservation_fails = 64118
	L1D_cache_core[10]: Access = 34030, Miss = 16900, Miss_rate = 0.497, Pending_hits = 2700, Reservation_fails = 43739
	L1D_cache_core[11]: Access = 35913, Miss = 17971, Miss_rate = 0.500, Pending_hits = 2719, Reservation_fails = 39668
	L1D_cache_core[12]: Access = 36904, Miss = 18258, Miss_rate = 0.495, Pending_hits = 2746, Reservation_fails = 32562
	L1D_cache_core[13]: Access = 37005, Miss = 18703, Miss_rate = 0.505, Pending_hits = 2824, Reservation_fails = 46303
	L1D_cache_core[14]: Access = 45834, Miss = 22993, Miss_rate = 0.502, Pending_hits = 3600, Reservation_fails = 62483
	L1D_total_cache_accesses = 642728
	L1D_total_cache_misses = 326211
	L1D_total_cache_miss_rate = 0.5075
	L1D_total_cache_pending_hits = 50892
	L1D_total_cache_reservation_fails = 864966
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 612279
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5217, 5217, 5217, 5217, 5217, 5217, 5217, 5217, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1299127
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34603
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1299127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1731687	W0_Idle:382662	W0_Scoreboard:3510859	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276824 {8:34603,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4706008 {136:34603,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 331 
max_icnt2sh_latency = 467777 
mrq_lat_table:4403 	592 	1143 	535 	580 	496 	283 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303142 	25894 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19472 	38797 	103381 	159886 	8068 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13727 	17538 	3220 	133 	0 	0 	0 	0 	105 	332 	6368 	22710 	28164 	105365 	131175 	677 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	875 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63508     63586     58371     64425    119257    122068     59235     65306     64422     63491     65315     58331     63478     59266     64412     64447 
dram[1]:     58316     65315     64474     58380    119520    122388     63517     59299     64407     58308     64407     59231     63498     64471     58357     64396 
dram[2]:     58417     58329     63503     59303    120296    122810     63492     59229     64414     64424     58330     64400     58343     65310     65372     63487 
dram[3]:     63478     58315     64425     64475    120607    123175     58368     65306     58311     63483     65323     64399     63546     63498     64396     58357 
dram[4]:     58376     65298     58372     63503    121074    123479     59231     64382     64414     63491     63520     58329     64403     59268     64420     64445 
dram[5]:     58315     64392     64478     63502    121477    123844     63517     59299     64408     58313     64407     65322     58366     64381     58358     63473 
average row accesses per activate:
dram[0]:  9.666667 11.600000 17.500000 17.500000 18.571428 16.000000 13.166667 11.000000  2.400000  2.600000  7.714286  7.125000 11.714286 11.857142 12.250000 12.125000 
dram[1]: 10.454545 12.555555 17.666666 17.333334 16.125000 15.875000 11.714286 10.571428  2.200000  2.000000  7.857143  6.444445 11.571428 11.857142 12.375000 14.000000 
dram[2]: 11.300000 12.333333 17.666666 17.333334 15.875000 16.500000 11.714286 12.166667  2.333333  2.500000  7.714286  8.142858 11.714286 11.857142 12.500000 14.428572 
dram[3]: 10.454545 14.000000 17.500000 17.500000 15.750000 16.250000 11.428572 10.571428  2.800000  2.800000  6.111111  7.000000 11.714286 11.571428 12.250000 14.428572 
dram[4]: 10.181818 15.571428 17.666666 17.666666 15.875000 16.500000 13.333333 10.428572  2.400000  2.333333  8.142858  8.142858 11.571428 11.571428 12.500000 14.571428 
dram[5]: 12.555555 11.200000 17.500000 17.500000 15.875000 18.857143 11.285714 10.142858  2.600000  2.500000  8.285714  8.285714 11.428572 11.571428 12.125000 14.571428 
average row locality = 8100/695 = 11.654676
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        90        89        73        73        84        82        49        49        12        13        53        55        82        83        90        91 
dram[1]:        89        86        74        72        82        81        52        46        11        12        53        56        81        83        91        92 
dram[2]:        87        84        74        72        81        84        52        45        13        14        52        56        82        83        92        93 
dram[3]:        88        84        73        73        80        82        50        46        14        14        53        54        82        81        90        93 
dram[4]:        86        83        74        74        81        83        50        47        12        13        56        55        81        81        92        94 
dram[5]:        86        85        73        73        81        84        51        45        13        14        56        56        80        81        91        94 
total reads: 6375
bank skew: 94/11 = 8.55
chip skew: 1068/1057 = 1.01
number of total write accesses:
dram[0]:        26        27        32        32        46        46        30        28         0         0         1         2         0         0         8         6 
dram[1]:        26        27        32        32        47        46        30        28         0         2         2         2         0         0         8         6 
dram[2]:        26        27        32        32        46        48        30        28         1         1         2         1         0         0         8         8 
dram[3]:        27        28        32        32        46        48        30        28         0         0         2         2         0         0         8         8 
dram[4]:        26        26        32        32        46        49        30        26         0         1         1         2         0         0         8         8 
dram[5]:        27        27        32        32        46        48        28        26         0         1         2         2         0         0         6         8 
total reads: 1725
min_bank_accesses = 0!
chip skew: 291/284 = 1.02
average mf latency per bank:
dram[0]:       1141      1451      1177      1191       578       578       174       173      3083      7065     83490     83214      2926      2225      1254      1256
dram[1]:       1189      1288      1148      1178       578       577       174       173      4666      5220     81956     80197      3327      2163      1329      1273
dram[2]:       1271      1087      1177      1181      1470       553       174       168      5121      6418     84640     80684      1916      2600      1314      1157
dram[3]:       1339      1131      1177      1183       596       525       176       170      6883      5287     87473     89718      2173      2979      1412      1153
dram[4]:       1248      1316      1209      1189       566       529       168       178      6503      6481     98758     83106      3077      1995      1205      1065
dram[5]:       1227      1256      1210      1184       563       514       176       172      6505      6189     92509     73702      3241      2383      1140      1278
maximum mf latency per bank:
dram[0]:        601       678       378       419       376       396       400       392       333       389       700       619       695       674       784       664
dram[1]:        552       469       358       340       391       354       373       394       363       383       617       611       642       663       615       637
dram[2]:        623       434       348       366       399       371       345       360       388       442       612       578       614       594       599       633
dram[3]:        429       403       360       365       421       390       382       373       460       374       551       576       680       571       496       613
dram[4]:        502       515       377       375       345       375       341       400       400       368       577       583       570       595       639       531
dram[5]:        421       439       396       349       358       396       345       337       359       478       626       570       593       620       650       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356177 n_nop=353253 n_act=118 n_pre=102 n_req=1352 n_rd=2136 n_write=568 bw_util=0.01518
n_activity=11734 dram_eff=0.4609
bk0: 180a 355183i bk1: 178a 355006i bk2: 146a 355021i bk3: 146a 355065i bk4: 168a 354704i bk5: 164a 354666i bk6: 98a 355356i bk7: 98a 355341i bk8: 24a 356069i bk9: 26a 356062i bk10: 106a 355826i bk11: 110a 355715i bk12: 164a 355580i bk13: 166a 355548i bk14: 180a 355489i bk15: 182a 355315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0276464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356177 n_nop=353257 n_act=119 n_pre=103 n_req=1349 n_rd=2122 n_write=576 bw_util=0.01515
n_activity=11851 dram_eff=0.4553
bk0: 178a 355105i bk1: 172a 354967i bk2: 148a 354961i bk3: 144a 355079i bk4: 164a 354746i bk5: 162a 354729i bk6: 104a 355366i bk7: 92a 355400i bk8: 22a 356083i bk9: 24a 356036i bk10: 106a 355773i bk11: 112a 355736i bk12: 162a 355564i bk13: 166a 355576i bk14: 182a 355473i bk15: 184a 355335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0307459
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356177 n_nop=353255 n_act=115 n_pre=99 n_req=1354 n_rd=2128 n_write=580 bw_util=0.01521
n_activity=11757 dram_eff=0.4607
bk0: 174a 355147i bk1: 168a 355019i bk2: 148a 355035i bk3: 144a 354978i bk4: 162a 354801i bk5: 168a 354606i bk6: 104a 355363i bk7: 90a 355351i bk8: 26a 356067i bk9: 28a 356050i bk10: 104a 355827i bk11: 112a 355811i bk12: 164a 355644i bk13: 166a 355678i bk14: 184a 355441i bk15: 186a 355242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0266721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356177 n_nop=353263 n_act=117 n_pre=101 n_req=1348 n_rd=2114 n_write=582 bw_util=0.01514
n_activity=11752 dram_eff=0.4588
bk0: 176a 355110i bk1: 168a 355074i bk2: 146a 355066i bk3: 146a 355021i bk4: 160a 354696i bk5: 164a 354609i bk6: 100a 355330i bk7: 92a 355351i bk8: 28a 356066i bk9: 28a 356071i bk10: 106a 355797i bk11: 108a 355708i bk12: 164a 355621i bk13: 162a 355577i bk14: 180a 355471i bk15: 186a 355245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0297689
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356177 n_nop=353269 n_act=113 n_pre=97 n_req=1349 n_rd=2124 n_write=574 bw_util=0.01515
n_activity=11645 dram_eff=0.4634
bk0: 172a 355082i bk1: 166a 355125i bk2: 148a 354967i bk3: 148a 355015i bk4: 162a 354765i bk5: 166a 354569i bk6: 100a 355404i bk7: 94a 355404i bk8: 24a 356075i bk9: 26a 356072i bk10: 112a 355801i bk11: 110a 355697i bk12: 162a 355562i bk13: 162a 355439i bk14: 184a 355431i bk15: 188a 355201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0299458
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356177 n_nop=353269 n_act=114 n_pre=98 n_req=1348 n_rd=2126 n_write=570 bw_util=0.01514
n_activity=11768 dram_eff=0.4582
bk0: 172a 355025i bk1: 170a 355093i bk2: 146a 355092i bk3: 146a 354953i bk4: 162a 354788i bk5: 168a 354654i bk6: 102a 355421i bk7: 90a 355397i bk8: 26a 356061i bk9: 28a 356063i bk10: 112a 355820i bk11: 112a 355768i bk12: 160a 355736i bk13: 162a 355651i bk14: 182a 355523i bk15: 188a 355264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0235024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26753, Miss = 533, Miss_rate = 0.020, Pending_hits = 393, Reservation_fails = 2326
L2_cache_bank[1]: Access = 27988, Miss = 535, Miss_rate = 0.019, Pending_hits = 409, Reservation_fails = 2107
L2_cache_bank[2]: Access = 26896, Miss = 533, Miss_rate = 0.020, Pending_hits = 414, Reservation_fails = 2056
L2_cache_bank[3]: Access = 27216, Miss = 528, Miss_rate = 0.019, Pending_hits = 403, Reservation_fails = 1684
L2_cache_bank[4]: Access = 26502, Miss = 533, Miss_rate = 0.020, Pending_hits = 408, Reservation_fails = 2220
L2_cache_bank[5]: Access = 26031, Miss = 531, Miss_rate = 0.020, Pending_hits = 403, Reservation_fails = 1642
L2_cache_bank[6]: Access = 26687, Miss = 530, Miss_rate = 0.020, Pending_hits = 400, Reservation_fails = 1690
L2_cache_bank[7]: Access = 27673, Miss = 527, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2288
L2_cache_bank[8]: Access = 31289, Miss = 532, Miss_rate = 0.017, Pending_hits = 397, Reservation_fails = 1824
L2_cache_bank[9]: Access = 26655, Miss = 530, Miss_rate = 0.020, Pending_hits = 400, Reservation_fails = 1551
L2_cache_bank[10]: Access = 30796, Miss = 531, Miss_rate = 0.017, Pending_hits = 405, Reservation_fails = 1926
L2_cache_bank[11]: Access = 25204, Miss = 532, Miss_rate = 0.021, Pending_hits = 403, Reservation_fails = 2696
L2_total_cache_accesses = 329690
L2_total_cache_misses = 6375
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 4833
L2_total_cache_reservation_fails = 24010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1073
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468836
icnt_total_pkts_simt_to_mem=873418
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.3763
	minimum = 6
	maximum = 16
Network latency average = 7.37601
	minimum = 6
	maximum = 16
Slowest packet = 656876
Flit latency average = 6.09175
	minimum = 6
	maximum = 12
Slowest flit = 1336481
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000525221
	minimum = 0 (at node 0)
	maximum = 0.00709048 (at node 8)
Accepted packet rate average = 0.000525221
	minimum = 0 (at node 0)
	maximum = 0.00709048 (at node 8)
Injected flit rate average = 0.0012105
	minimum = 0 (at node 0)
	maximum = 0.0103769 (at node 8)
Accepted flit rate average= 0.0012105
	minimum = 0 (at node 0)
	maximum = 0.0223067 (at node 8)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.8274 (9 samples)
	minimum = 6 (9 samples)
	maximum = 149.444 (9 samples)
Network latency average = 13.8048 (9 samples)
	minimum = 6 (9 samples)
	maximum = 134.556 (9 samples)
Flit latency average = 12.6069 (9 samples)
	minimum = 6 (9 samples)
	maximum = 129.556 (9 samples)
Fragmentation average = 0.00811362 (9 samples)
	minimum = 0 (9 samples)
	maximum = 53.1111 (9 samples)
Injected packet rate average = 0.0438092 (9 samples)
	minimum = 0.0290616 (9 samples)
	maximum = 0.0716114 (9 samples)
Accepted packet rate average = 0.0438092 (9 samples)
	minimum = 0.0290616 (9 samples)
	maximum = 0.0716114 (9 samples)
Injected flit rate average = 0.105809 (9 samples)
	minimum = 0.0632776 (9 samples)
	maximum = 0.213781 (9 samples)
Accepted flit rate average = 0.105809 (9 samples)
	minimum = 0.0572609 (9 samples)
	maximum = 0.182897 (9 samples)
Injected packet size average = 2.41522 (9 samples)
Accepted packet size average = 2.41522 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 150246 (inst/sec)
gpgpu_simulation_rate = 3543 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404220 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,467778)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,467778)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,467778)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,467778)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,467778)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,467778)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,467778)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,57,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (109,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (109,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (109,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (109,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (110,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (113,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (115,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (115,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (116,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (116,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (116,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (116,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (116,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (116,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (117,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (117,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (117,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (117,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (117,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (118,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (118,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (120,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (122,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (122,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (123,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (123,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (124,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (124,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (124,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (124,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (124,467778), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (124,467778), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (125,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (125,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (127,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (127,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (128,467778), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (128,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (128,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (131,467778), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (144,467778), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (144,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (144,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (145,467778), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (145,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (145,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (599,467778), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 11.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 600
gpu_sim_insn = 84776
gpu_ipc =     141.2933
gpu_tot_sim_cycle = 468378
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      42.5240
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22027
gpu_stall_icnt2sh    = 66890
gpu_total_sim_rate=150888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394664
	L1I_total_cache_misses = 2467
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44578, Miss = 22774, Miss_rate = 0.511, Pending_hits = 3661, Reservation_fails = 59821
	L1D_cache_core[1]: Access = 46209, Miss = 23363, Miss_rate = 0.506, Pending_hits = 3553, Reservation_fails = 62681
	L1D_cache_core[2]: Access = 44557, Miss = 22389, Miss_rate = 0.502, Pending_hits = 3671, Reservation_fails = 61906
	L1D_cache_core[3]: Access = 44329, Miss = 23020, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 69173
	L1D_cache_core[4]: Access = 44144, Miss = 22561, Miss_rate = 0.511, Pending_hits = 3625, Reservation_fails = 72128
	L1D_cache_core[5]: Access = 44638, Miss = 22823, Miss_rate = 0.511, Pending_hits = 3610, Reservation_fails = 59241
	L1D_cache_core[6]: Access = 46254, Miss = 23625, Miss_rate = 0.511, Pending_hits = 3703, Reservation_fails = 62248
	L1D_cache_core[7]: Access = 45720, Miss = 23451, Miss_rate = 0.513, Pending_hits = 3614, Reservation_fails = 65177
	L1D_cache_core[8]: Access = 48193, Miss = 25093, Miss_rate = 0.521, Pending_hits = 3543, Reservation_fails = 63718
	L1D_cache_core[9]: Access = 44420, Miss = 22287, Miss_rate = 0.502, Pending_hits = 3696, Reservation_fails = 64118
	L1D_cache_core[10]: Access = 34030, Miss = 16900, Miss_rate = 0.497, Pending_hits = 2700, Reservation_fails = 43739
	L1D_cache_core[11]: Access = 35916, Miss = 17973, Miss_rate = 0.500, Pending_hits = 2719, Reservation_fails = 39668
	L1D_cache_core[12]: Access = 36904, Miss = 18258, Miss_rate = 0.495, Pending_hits = 2746, Reservation_fails = 32562
	L1D_cache_core[13]: Access = 37005, Miss = 18703, Miss_rate = 0.505, Pending_hits = 2824, Reservation_fails = 46303
	L1D_cache_core[14]: Access = 45834, Miss = 22993, Miss_rate = 0.502, Pending_hits = 3600, Reservation_fails = 62483
	L1D_total_cache_accesses = 642731
	L1D_total_cache_misses = 326213
	L1D_total_cache_miss_rate = 0.5075
	L1D_total_cache_pending_hits = 50892
	L1D_total_cache_reservation_fails = 864966
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 612279
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2467
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1299127
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34605
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1299127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1731751	W0_Idle:383695	W0_Scoreboard:3511870	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276840 {8:34605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1408 {8:176,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4706280 {136:34605,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 23936 {136:176,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 331 
max_icnt2sh_latency = 468377 
mrq_lat_table:4403 	593 	1143 	535 	580 	496 	283 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303144 	25895 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19475 	38797 	103381 	159886 	8068 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13729 	17538 	3220 	133 	0 	0 	0 	0 	105 	332 	6368 	22710 	28164 	105365 	131175 	678 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	877 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63508     63586     58371     64425    119257    122068     59235     65306     64422     63491     65315     58331     63478     59266     64412     64447 
dram[1]:     58316     65315     64474     58380    119520    122388     63517     59299     64407     58308     64407     59231     63498     64471     58357     64396 
dram[2]:     58417     58329     63503     59303    120296    122810     63492     59229     64414     64424     58330     64400     58343     65310     65372     63487 
dram[3]:     63478     58315     64425     64475    120607    123175     58368     65306     58311     63483     65323     64399     63546     63498     64396     58357 
dram[4]:     58376     65298     58372     63503    121074    123479     59231     64382     64414     63491     63520     58329     64403     59268     64420     64445 
dram[5]:     58315     64392     64478     63502    121477    123844     63517     59299     64408     58313     64407     65322     58366     64381     58358     63473 
average row accesses per activate:
dram[0]:  9.666667 11.600000 17.500000 17.500000 18.571428 16.000000 13.166667 11.000000  2.400000  2.600000  7.714286  7.125000 11.714286 11.857142 12.250000 12.125000 
dram[1]: 10.454545 12.555555 17.666666 17.333334 16.125000 15.875000 11.714286 10.571428  2.200000  2.000000  7.857143  6.444445 11.571428 11.857142 12.375000 14.000000 
dram[2]: 11.300000 12.333333 17.666666 17.333334 15.875000 16.500000 11.714286 12.166667  2.333333  2.500000  7.714286  8.142858 11.714286 11.857142 12.500000 14.428572 
dram[3]: 10.454545 14.000000 17.500000 17.500000 15.750000 16.250000 11.428572 10.714286  2.800000  2.800000  6.111111  7.000000 11.714286 11.571428 12.250000 14.428572 
dram[4]: 10.181818 15.571428 17.666666 17.666666 15.875000 16.500000 13.333333 10.428572  2.400000  2.333333  8.142858  8.142858 11.571428 11.571428 12.500000 14.571428 
dram[5]: 12.555555 11.200000 17.500000 17.500000 15.875000 18.857143 11.285714 10.142858  2.600000  2.500000  8.285714  8.285714 11.428572 11.571428 12.125000 14.571428 
average row locality = 8101/695 = 11.656116
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        90        89        73        73        84        82        49        49        12        13        53        55        82        83        90        91 
dram[1]:        89        86        74        72        82        81        52        46        11        12        53        56        81        83        91        92 
dram[2]:        87        84        74        72        81        84        52        45        13        14        52        56        82        83        92        93 
dram[3]:        88        84        73        73        80        82        50        47        14        14        53        54        82        81        90        93 
dram[4]:        86        83        74        74        81        83        50        47        12        13        56        55        81        81        92        94 
dram[5]:        86        85        73        73        81        84        51        45        13        14        56        56        80        81        91        94 
total reads: 6376
bank skew: 94/11 = 8.55
chip skew: 1068/1058 = 1.01
number of total write accesses:
dram[0]:        26        27        32        32        46        46        30        28         0         0         1         2         0         0         8         6 
dram[1]:        26        27        32        32        47        46        30        28         0         2         2         2         0         0         8         6 
dram[2]:        26        27        32        32        46        48        30        28         1         1         2         1         0         0         8         8 
dram[3]:        27        28        32        32        46        48        30        28         0         0         2         2         0         0         8         8 
dram[4]:        26        26        32        32        46        49        30        26         0         1         1         2         0         0         8         8 
dram[5]:        27        27        32        32        46        48        28        26         0         1         2         2         0         0         6         8 
total reads: 1725
min_bank_accesses = 0!
chip skew: 291/284 = 1.02
average mf latency per bank:
dram[0]:       1141      1451      1177      1191       578       578       174       173      3083      7065     83490     83214      2926      2225      1254      1256
dram[1]:       1189      1288      1148      1178       578       577       174       173      4666      5220     81956     80197      3327      2163      1329      1273
dram[2]:       1271      1087      1177      1181      1473       553       174       168      5121      6418     84640     80684      1916      2600      1314      1157
dram[3]:       1339      1131      1177      1183       596       525       176       172      6883      5287     87473     89718      2173      2979      1412      1153
dram[4]:       1248      1316      1209      1189       566       529       168       178      6503      6481     98758     83106      3077      1995      1205      1065
dram[5]:       1227      1256      1210      1184       563       514       176       172      6505      6189     92509     73702      3241      2383      1140      1278
maximum mf latency per bank:
dram[0]:        601       678       378       419       376       396       400       392       333       389       700       619       695       674       784       664
dram[1]:        552       469       358       340       391       354       373       394       363       383       617       611       642       663       615       637
dram[2]:        623       434       348       366       399       371       345       360       388       442       612       578       614       594       599       633
dram[3]:        429       403       360       365       421       390       382       373       460       374       551       576       680       571       496       613
dram[4]:        502       515       377       375       345       375       341       400       400       368       577       583       570       595       639       531
dram[5]:        421       439       396       349       358       396       345       337       359       478       626       570       593       620       650       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356634 n_nop=353710 n_act=118 n_pre=102 n_req=1352 n_rd=2136 n_write=568 bw_util=0.01516
n_activity=11734 dram_eff=0.4609
bk0: 180a 355640i bk1: 178a 355463i bk2: 146a 355478i bk3: 146a 355522i bk4: 168a 355161i bk5: 164a 355123i bk6: 98a 355813i bk7: 98a 355798i bk8: 24a 356526i bk9: 26a 356519i bk10: 106a 356283i bk11: 110a 356172i bk12: 164a 356037i bk13: 166a 356005i bk14: 180a 355946i bk15: 182a 355772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0276109
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356634 n_nop=353714 n_act=119 n_pre=103 n_req=1349 n_rd=2122 n_write=576 bw_util=0.01513
n_activity=11851 dram_eff=0.4553
bk0: 178a 355562i bk1: 172a 355424i bk2: 148a 355418i bk3: 144a 355536i bk4: 164a 355203i bk5: 162a 355186i bk6: 104a 355823i bk7: 92a 355857i bk8: 22a 356540i bk9: 24a 356493i bk10: 106a 356230i bk11: 112a 356193i bk12: 162a 356021i bk13: 166a 356033i bk14: 182a 355930i bk15: 184a 355792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0307066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356634 n_nop=353712 n_act=115 n_pre=99 n_req=1354 n_rd=2128 n_write=580 bw_util=0.01519
n_activity=11757 dram_eff=0.4607
bk0: 174a 355604i bk1: 168a 355476i bk2: 148a 355492i bk3: 144a 355435i bk4: 162a 355258i bk5: 168a 355063i bk6: 104a 355820i bk7: 90a 355808i bk8: 26a 356524i bk9: 28a 356507i bk10: 104a 356284i bk11: 112a 356268i bk12: 164a 356101i bk13: 166a 356135i bk14: 184a 355898i bk15: 186a 355699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.026638
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356634 n_nop=353718 n_act=117 n_pre=101 n_req=1349 n_rd=2116 n_write=582 bw_util=0.01513
n_activity=11760 dram_eff=0.4588
bk0: 176a 355567i bk1: 168a 355531i bk2: 146a 355523i bk3: 146a 355478i bk4: 160a 355153i bk5: 164a 355066i bk6: 100a 355787i bk7: 94a 355804i bk8: 28a 356523i bk9: 28a 356528i bk10: 106a 356254i bk11: 108a 356165i bk12: 164a 356078i bk13: 162a 356034i bk14: 180a 355928i bk15: 186a 355702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0297308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356634 n_nop=353726 n_act=113 n_pre=97 n_req=1349 n_rd=2124 n_write=574 bw_util=0.01513
n_activity=11645 dram_eff=0.4634
bk0: 172a 355539i bk1: 166a 355582i bk2: 148a 355424i bk3: 148a 355472i bk4: 162a 355222i bk5: 166a 355026i bk6: 100a 355861i bk7: 94a 355861i bk8: 24a 356532i bk9: 26a 356529i bk10: 112a 356258i bk11: 110a 356154i bk12: 162a 356019i bk13: 162a 355896i bk14: 184a 355888i bk15: 188a 355658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0299074
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356634 n_nop=353726 n_act=114 n_pre=98 n_req=1348 n_rd=2126 n_write=570 bw_util=0.01512
n_activity=11768 dram_eff=0.4582
bk0: 172a 355482i bk1: 170a 355550i bk2: 146a 355549i bk3: 146a 355410i bk4: 162a 355245i bk5: 168a 355111i bk6: 102a 355878i bk7: 90a 355854i bk8: 26a 356518i bk9: 28a 356520i bk10: 112a 356277i bk11: 112a 356225i bk12: 160a 356193i bk13: 162a 356108i bk14: 182a 355980i bk15: 188a 355721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0234722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26753, Miss = 533, Miss_rate = 0.020, Pending_hits = 393, Reservation_fails = 2326
L2_cache_bank[1]: Access = 27988, Miss = 535, Miss_rate = 0.019, Pending_hits = 409, Reservation_fails = 2107
L2_cache_bank[2]: Access = 26896, Miss = 533, Miss_rate = 0.020, Pending_hits = 414, Reservation_fails = 2056
L2_cache_bank[3]: Access = 27216, Miss = 528, Miss_rate = 0.019, Pending_hits = 403, Reservation_fails = 1684
L2_cache_bank[4]: Access = 26504, Miss = 533, Miss_rate = 0.020, Pending_hits = 408, Reservation_fails = 2220
L2_cache_bank[5]: Access = 26031, Miss = 531, Miss_rate = 0.020, Pending_hits = 403, Reservation_fails = 1642
L2_cache_bank[6]: Access = 26687, Miss = 530, Miss_rate = 0.020, Pending_hits = 400, Reservation_fails = 1690
L2_cache_bank[7]: Access = 27674, Miss = 528, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2288
L2_cache_bank[8]: Access = 31289, Miss = 532, Miss_rate = 0.017, Pending_hits = 397, Reservation_fails = 1824
L2_cache_bank[9]: Access = 26655, Miss = 530, Miss_rate = 0.020, Pending_hits = 400, Reservation_fails = 1551
L2_cache_bank[10]: Access = 30796, Miss = 531, Miss_rate = 0.017, Pending_hits = 405, Reservation_fails = 1926
L2_cache_bank[11]: Access = 25204, Miss = 532, Miss_rate = 0.021, Pending_hits = 403, Reservation_fails = 2696
L2_total_cache_accesses = 329693
L2_total_cache_misses = 6376
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 4833
L2_total_cache_reservation_fails = 24010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1073
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468847
icnt_total_pkts_simt_to_mem=873422
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659382
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1342254
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00037037
	minimum = 0 (at node 0)
	maximum = 0.005 (at node 11)
Accepted packet rate average = 0.00037037
	minimum = 0 (at node 0)
	maximum = 0.005 (at node 11)
Injected flit rate average = 0.000925926
	minimum = 0 (at node 0)
	maximum = 0.01 (at node 19)
Accepted flit rate average= 0.000925926
	minimum = 0 (at node 0)
	maximum = 0.0183333 (at node 11)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7947 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.5 (10 samples)
Network latency average = 13.1743 (10 samples)
	minimum = 6 (10 samples)
	maximum = 122.1 (10 samples)
Flit latency average = 11.9462 (10 samples)
	minimum = 6 (10 samples)
	maximum = 117.2 (10 samples)
Fragmentation average = 0.00730226 (10 samples)
	minimum = 0 (10 samples)
	maximum = 47.8 (10 samples)
Injected packet rate average = 0.0394653 (10 samples)
	minimum = 0.0261555 (10 samples)
	maximum = 0.0649503 (10 samples)
Accepted packet rate average = 0.0394653 (10 samples)
	minimum = 0.0261555 (10 samples)
	maximum = 0.0649503 (10 samples)
Injected flit rate average = 0.0953204 (10 samples)
	minimum = 0.0569499 (10 samples)
	maximum = 0.193403 (10 samples)
Accepted flit rate average = 0.0953204 (10 samples)
	minimum = 0.0515348 (10 samples)
	maximum = 0.166441 (10 samples)
Injected packet size average = 2.4153 (10 samples)
Accepted packet size average = 2.4153 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 150888 (inst/sec)
gpgpu_simulation_rate = 3548 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,468378)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1324,468378), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 14.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1325
gpu_sim_insn = 13620
gpu_ipc =      10.2792
gpu_tot_sim_cycle = 469703
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      42.4331
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22027
gpu_stall_icnt2sh    = 66890
gpu_total_sim_rate=150991

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394936
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 44578, Miss = 22774, Miss_rate = 0.511, Pending_hits = 3661, Reservation_fails = 59821
	L1D_cache_core[1]: Access = 46209, Miss = 23363, Miss_rate = 0.506, Pending_hits = 3553, Reservation_fails = 62681
	L1D_cache_core[2]: Access = 44557, Miss = 22389, Miss_rate = 0.502, Pending_hits = 3671, Reservation_fails = 61906
	L1D_cache_core[3]: Access = 44329, Miss = 23020, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 69173
	L1D_cache_core[4]: Access = 44144, Miss = 22561, Miss_rate = 0.511, Pending_hits = 3625, Reservation_fails = 72128
	L1D_cache_core[5]: Access = 44638, Miss = 22823, Miss_rate = 0.511, Pending_hits = 3610, Reservation_fails = 59241
	L1D_cache_core[6]: Access = 46254, Miss = 23625, Miss_rate = 0.511, Pending_hits = 3703, Reservation_fails = 62248
	L1D_cache_core[7]: Access = 45720, Miss = 23451, Miss_rate = 0.513, Pending_hits = 3614, Reservation_fails = 65177
	L1D_cache_core[8]: Access = 48193, Miss = 25093, Miss_rate = 0.521, Pending_hits = 3543, Reservation_fails = 63718
	L1D_cache_core[9]: Access = 44420, Miss = 22287, Miss_rate = 0.502, Pending_hits = 3696, Reservation_fails = 64118
	L1D_cache_core[10]: Access = 34030, Miss = 16900, Miss_rate = 0.497, Pending_hits = 2700, Reservation_fails = 43739
	L1D_cache_core[11]: Access = 35916, Miss = 17973, Miss_rate = 0.500, Pending_hits = 2719, Reservation_fails = 39668
	L1D_cache_core[12]: Access = 36904, Miss = 18258, Miss_rate = 0.495, Pending_hits = 2746, Reservation_fails = 32562
	L1D_cache_core[13]: Access = 37005, Miss = 18703, Miss_rate = 0.505, Pending_hits = 2824, Reservation_fails = 46303
	L1D_cache_core[14]: Access = 45866, Miss = 23025, Miss_rate = 0.502, Pending_hits = 3600, Reservation_fails = 62483
	L1D_total_cache_accesses = 642763
	L1D_total_cache_misses = 326245
	L1D_total_cache_miss_rate = 0.5076
	L1D_total_cache_pending_hits = 50892
	L1D_total_cache_reservation_fails = 864966
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 612279
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5238, 5238, 5238, 5238, 5238, 5238, 5238, 5238, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1299127
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34621
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1299127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1731754	W0_Idle:385265	W0_Scoreboard:3512511	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276968 {8:34621,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4708456 {136:34621,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 331 
max_icnt2sh_latency = 469702 
mrq_lat_table:4443 	605 	1151 	537 	589 	505 	283 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303144 	25927 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19506 	38800 	103381 	159886 	8068 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13736 	17547 	3220 	133 	0 	0 	0 	0 	105 	332 	6368 	22710 	28164 	105365 	131175 	694 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	878 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63508     63586     58371     64425    119257    122068     59235     65306     64422     63491     65315     58331     63478     59266     64412     64447 
dram[1]:     58316     65315     64474     58380    119520    122388     63517     59299     64407     58308     64407     59231     63498     64471     58357     64396 
dram[2]:     58417     58329     63503     59303    120296    122810     63492     59229     64414     64424     58330     64400     58343     65310     65372     63487 
dram[3]:     63478     58315     64425     64475    120607    123175     58368     65306     58311     63483     65323     64399     63546     63498     64396     58357 
dram[4]:     58376     65298     58372     63503    121074    123479     59231     64382     64414     63491     63520     58329     64403     59268     64420     64445 
dram[5]:     58315     64392     64478     63502    121477    123844     63517     59299     64408     58313     64407     65322     58366     64381     58358     63473 
average row accesses per activate:
dram[0]:  9.666667 11.600000 17.500000 17.500000 18.571428 16.000000 11.857142 11.857142  2.400000  2.600000  6.875000  7.500000 11.714286 11.857142 11.000000 12.125000 
dram[1]: 10.454545 12.555555 17.666666 17.333334 16.125000 15.875000 12.000000 11.428572  2.200000  2.000000  8.000000  6.777778 11.571428 11.857142 11.111111 12.375000 
dram[2]: 11.300000 12.333333 17.666666 17.333334 15.875000 16.500000 12.000000 11.285714  2.333333  2.500000  8.000000  8.571428 11.714286 11.857142 12.500000 12.750000 
dram[3]:  9.750000 14.000000 17.500000 17.500000 15.750000 16.250000 11.714286 11.285714  2.800000  2.800000  5.700000  7.125000 11.714286 11.571428 12.250000 14.428572 
dram[4]: 10.181818 15.571428 17.666666 17.666666 15.875000 16.500000 11.714286 11.000000  2.400000  2.333333  8.285714  8.428572 11.571428 11.571428 11.222222 14.571428 
dram[5]: 12.555555 11.200000 17.500000 17.500000 15.875000 18.857143 12.142858 10.714286  2.600000  2.500000  8.857142  8.571428 11.428572 11.571428 12.125000 14.571428 
average row locality = 8181/706 = 11.587819
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        90        89        73        73        84        82        51        53        12        13        53        55        82        83        90        91 
dram[1]:        89        86        74        72        82        81        54        50        11        12        53        56        81        83        91        92 
dram[2]:        87        84        74        72        81        84        54        49        13        14        52        56        82        83        92        93 
dram[3]:        90        84        73        73        80        82        52        49        14        14        53        54        82        81        90        93 
dram[4]:        86        83        74        74        81        83        52        49        12        13        56        55        81        81        92        94 
dram[5]:        86        85        73        73        81        84        55        47        13        14        56        56        80        81        91        94 
total reads: 6410
bank skew: 94/11 = 8.55
chip skew: 1074/1064 = 1.01
number of total write accesses:
dram[0]:        26        27        32        32        46        46        32        30         0         0         2         5         0         0         9         6 
dram[1]:        26        27        32        32        47        46        30        30         0         2         3         5         0         0         9         7 
dram[2]:        26        27        32        32        46        48        30        30         1         1         4         4         0         0         8         9 
dram[3]:        27        28        32        32        46        48        30        30         0         0         4         3         0         0         8         8 
dram[4]:        26        26        32        32        46        49        30        28         0         1         2         4         0         0         9         8 
dram[5]:        27        27        32        32        46        48        30        28         0         1         6         4         0         0         6         8 
total reads: 1771
min_bank_accesses = 0!
chip skew: 298/293 = 1.02
average mf latency per bank:
dram[0]:       1141      1451      1177      1191       578       578       172       173      3083      7065     81972     79054      2926      2225      1241      1256
dram[1]:       1189      1288      1148      1178       578       577       176       174      4666      5220     80492     76253      3327      2163      1316      1260
dram[2]:       1271      1087      1177      1181      1473       553       176       170      5121      6418     81618     76650      1916      2600      1314      1146
dram[3]:       1316      1131      1177      1183       596       525       178       170      6883      5287     84404     88144      2173      2979      1412      1153
dram[4]:       1248      1316      1209      1189       566       529       172       176      6503      6481     97055     80289      3077      1995      1193      1065
dram[5]:       1227      1256      1210      1184       563       514       176       170      6505      6189     86541     71246      3241      2383      1140      1278
maximum mf latency per bank:
dram[0]:        601       678       378       419       376       396       400       392       333       389       700       619       695       674       784       664
dram[1]:        552       469       358       340       391       354       373       394       363       383       617       611       642       663       615       637
dram[2]:        623       434       348       366       399       371       345       360       388       442       612       578       614       594       599       633
dram[3]:        429       403       360       365       421       390       382       373       460       374       551       576       680       571       496       613
dram[4]:        502       515       377       375       345       375       341       400       400       368       577       583       570       595       639       531
dram[5]:        421       439       396       349       358       396       345       337       359       478       626       570       593       620       650       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8024b800, atomic=0 1 entries : 0x7ff271a87ed0 :  mf: uid=1912428, sid14:w14, part=0, addr=0x8024b800, load , size=128, unknown  status = IN_PARTITION_DRAM (469702), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357643 n_nop=354684 n_act=121 n_pre=105 n_req=1367 n_rd=2147 n_write=586 bw_util=0.01528
n_activity=11869 dram_eff=0.4605
bk0: 180a 356647i bk1: 178a 356470i bk2: 146a 356486i bk3: 146a 356532i bk4: 168a 356171i bk5: 164a 356133i bk6: 101a 356766i bk7: 106a 356742i bk8: 24a 357536i bk9: 26a 357529i bk10: 106a 357277i bk11: 110a 357154i bk12: 164a 357046i bk13: 166a 357014i bk14: 180a 356939i bk15: 182a 356779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0279189
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357643 n_nop=354691 n_act=121 n_pre=105 n_req=1363 n_rd=2134 n_write=592 bw_util=0.01524
n_activity=11973 dram_eff=0.4554
bk0: 178a 356568i bk1: 172a 356431i bk2: 148a 356425i bk3: 144a 356543i bk4: 164a 356211i bk5: 162a 356194i bk6: 108a 356791i bk7: 100a 356782i bk8: 22a 357549i bk9: 24a 357502i bk10: 106a 357237i bk11: 112a 357188i bk12: 162a 357032i bk13: 166a 357044i bk14: 182a 356929i bk15: 184a 356793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0307178
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357643 n_nop=354689 n_act=117 n_pre=101 n_req=1368 n_rd=2140 n_write=596 bw_util=0.0153
n_activity=11867 dram_eff=0.4611
bk0: 174a 356612i bk1: 168a 356485i bk2: 148a 356501i bk3: 144a 356444i bk4: 162a 356268i bk5: 168a 356073i bk6: 108a 356820i bk7: 98a 356728i bk8: 26a 357531i bk9: 28a 357515i bk10: 104a 357270i bk11: 112a 357249i bk12: 164a 357110i bk13: 166a 357144i bk14: 184a 356907i bk15: 186a 356692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0268089
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357643 n_nop=354701 n_act=119 n_pre=103 n_req=1360 n_rd=2128 n_write=592 bw_util=0.01521
n_activity=11876 dram_eff=0.4581
bk0: 180a 356560i bk1: 168a 356538i bk2: 146a 356531i bk3: 146a 356486i bk4: 160a 356162i bk5: 164a 356075i bk6: 104a 356772i bk7: 98a 356760i bk8: 28a 357533i bk9: 28a 357538i bk10: 106a 357249i bk11: 108a 357170i bk12: 164a 357087i bk13: 162a 357043i bk14: 180a 356937i bk15: 186a 356711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0297923
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357643 n_nop=354711 n_act=115 n_pre=99 n_req=1359 n_rd=2132 n_write=586 bw_util=0.0152
n_activity=11738 dram_eff=0.4631
bk0: 172a 356547i bk1: 166a 356590i bk2: 148a 356432i bk3: 148a 356480i bk4: 162a 356231i bk5: 166a 356035i bk6: 104a 356837i bk7: 98a 356816i bk8: 24a 357541i bk9: 26a 357538i bk10: 112a 357264i bk11: 110a 357155i bk12: 162a 357029i bk13: 162a 356906i bk14: 184a 356889i bk15: 188a 356666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0300299
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357643 n_nop=354703 n_act=114 n_pre=98 n_req=1364 n_rd=2138 n_write=590 bw_util=0.01526
n_activity=11896 dram_eff=0.4586
bk0: 172a 356491i bk1: 170a 356559i bk2: 146a 356558i bk3: 146a 356419i bk4: 162a 356254i bk5: 168a 356120i bk6: 110a 356819i bk7: 94a 356806i bk8: 26a 357527i bk9: 28a 357529i bk10: 112a 357253i bk11: 112a 357222i bk12: 160a 357202i bk13: 162a 357117i bk14: 182a 356989i bk15: 188a 356730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0236549

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26755, Miss = 535, Miss_rate = 0.020, Pending_hits = 393, Reservation_fails = 2326
L2_cache_bank[1]: Access = 27992, Miss = 539, Miss_rate = 0.019, Pending_hits = 409, Reservation_fails = 2107
L2_cache_bank[2]: Access = 26898, Miss = 535, Miss_rate = 0.020, Pending_hits = 414, Reservation_fails = 2056
L2_cache_bank[3]: Access = 27220, Miss = 532, Miss_rate = 0.020, Pending_hits = 403, Reservation_fails = 1684
L2_cache_bank[4]: Access = 26506, Miss = 535, Miss_rate = 0.020, Pending_hits = 408, Reservation_fails = 2220
L2_cache_bank[5]: Access = 26035, Miss = 535, Miss_rate = 0.021, Pending_hits = 403, Reservation_fails = 1642
L2_cache_bank[6]: Access = 26691, Miss = 534, Miss_rate = 0.020, Pending_hits = 400, Reservation_fails = 1690
L2_cache_bank[7]: Access = 27676, Miss = 530, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2288
L2_cache_bank[8]: Access = 31291, Miss = 534, Miss_rate = 0.017, Pending_hits = 397, Reservation_fails = 1824
L2_cache_bank[9]: Access = 26657, Miss = 532, Miss_rate = 0.020, Pending_hits = 400, Reservation_fails = 1551
L2_cache_bank[10]: Access = 30800, Miss = 535, Miss_rate = 0.017, Pending_hits = 405, Reservation_fails = 1926
L2_cache_bank[11]: Access = 25206, Miss = 534, Miss_rate = 0.021, Pending_hits = 403, Reservation_fails = 2696
L2_total_cache_accesses = 329727
L2_total_cache_misses = 6410
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 4833
L2_total_cache_reservation_fails = 24010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1073
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468953
icnt_total_pkts_simt_to_mem=873520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.95588
	minimum = 6
	maximum = 22
Network latency average = 9.95588
	minimum = 6
	maximum = 22
Slowest packet = 659420
Flit latency average = 8.41667
	minimum = 6
	maximum = 18
Slowest flit = 1342367
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00190077
	minimum = 0 (at node 0)
	maximum = 0.0256604 (at node 14)
Accepted packet rate average = 0.00190077
	minimum = 0 (at node 0)
	maximum = 0.0256604 (at node 14)
Injected flit rate average = 0.00570231
	minimum = 0 (at node 0)
	maximum = 0.0739623 (at node 14)
Accepted flit rate average= 0.00570231
	minimum = 0 (at node 0)
	maximum = 0.08 (at node 14)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.173 (11 samples)
	minimum = 6 (11 samples)
	maximum = 125.182 (11 samples)
Network latency average = 12.8817 (11 samples)
	minimum = 6 (11 samples)
	maximum = 113 (11 samples)
Flit latency average = 11.6254 (11 samples)
	minimum = 6 (11 samples)
	maximum = 108.182 (11 samples)
Fragmentation average = 0.00663841 (11 samples)
	minimum = 0 (11 samples)
	maximum = 43.4545 (11 samples)
Injected packet rate average = 0.0360503 (11 samples)
	minimum = 0.0237777 (11 samples)
	maximum = 0.0613785 (11 samples)
Accepted packet rate average = 0.0360503 (11 samples)
	minimum = 0.0237777 (11 samples)
	maximum = 0.0613785 (11 samples)
Injected flit rate average = 0.0871733 (11 samples)
	minimum = 0.0517726 (11 samples)
	maximum = 0.182544 (11 samples)
Accepted flit rate average = 0.0871733 (11 samples)
	minimum = 0.0468498 (11 samples)
	maximum = 0.158583 (11 samples)
Injected packet size average = 2.4181 (11 samples)
Accepted packet size average = 2.4181 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 150991 (inst/sec)
gpgpu_simulation_rate = 3558 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402c10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,469703)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,469703)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (98,469703), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 473203  inst.: 19935601 (ipc= 1.3) sim_rate=149891 (inst/sec) elapsed = 0:0:02:13 / Thu Jul 26 20:01:27 2018
GPGPU-Sim uArch: cycles simulated: 488703  inst.: 19945097 (ipc= 0.7) sim_rate=148844 (inst/sec) elapsed = 0:0:02:14 / Thu Jul 26 20:01:28 2018
GPGPU-Sim uArch: cycles simulated: 504703  inst.: 19954745 (ipc= 0.7) sim_rate=147812 (inst/sec) elapsed = 0:0:02:15 / Thu Jul 26 20:01:29 2018
GPGPU-Sim uArch: cycles simulated: 519703  inst.: 19963737 (ipc= 0.7) sim_rate=146792 (inst/sec) elapsed = 0:0:02:16 / Thu Jul 26 20:01:30 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60137,469703), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 60138
gpu_sim_insn = 38872
gpu_ipc =       0.6464
gpu_tot_sim_cycle = 529841
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      37.6902
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22027
gpu_stall_icnt2sh    = 66890
gpu_total_sim_rate=146836

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397495
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 46173, Miss = 23447, Miss_rate = 0.508, Pending_hits = 3661, Reservation_fails = 59821
	L1D_cache_core[1]: Access = 46209, Miss = 23363, Miss_rate = 0.506, Pending_hits = 3553, Reservation_fails = 62681
	L1D_cache_core[2]: Access = 44557, Miss = 22389, Miss_rate = 0.502, Pending_hits = 3671, Reservation_fails = 61906
	L1D_cache_core[3]: Access = 44329, Miss = 23020, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 69173
	L1D_cache_core[4]: Access = 44144, Miss = 22561, Miss_rate = 0.511, Pending_hits = 3625, Reservation_fails = 72128
	L1D_cache_core[5]: Access = 44638, Miss = 22823, Miss_rate = 0.511, Pending_hits = 3610, Reservation_fails = 59241
	L1D_cache_core[6]: Access = 46254, Miss = 23625, Miss_rate = 0.511, Pending_hits = 3703, Reservation_fails = 62248
	L1D_cache_core[7]: Access = 45720, Miss = 23451, Miss_rate = 0.513, Pending_hits = 3614, Reservation_fails = 65177
	L1D_cache_core[8]: Access = 48193, Miss = 25093, Miss_rate = 0.521, Pending_hits = 3543, Reservation_fails = 63718
	L1D_cache_core[9]: Access = 44420, Miss = 22287, Miss_rate = 0.502, Pending_hits = 3696, Reservation_fails = 64118
	L1D_cache_core[10]: Access = 34030, Miss = 16900, Miss_rate = 0.497, Pending_hits = 2700, Reservation_fails = 43739
	L1D_cache_core[11]: Access = 35916, Miss = 17973, Miss_rate = 0.500, Pending_hits = 2719, Reservation_fails = 39668
	L1D_cache_core[12]: Access = 36904, Miss = 18258, Miss_rate = 0.495, Pending_hits = 2746, Reservation_fails = 32562
	L1D_cache_core[13]: Access = 37005, Miss = 18703, Miss_rate = 0.505, Pending_hits = 2824, Reservation_fails = 46303
	L1D_cache_core[14]: Access = 45866, Miss = 23025, Miss_rate = 0.502, Pending_hits = 3600, Reservation_fails = 62483
	L1D_total_cache_accesses = 644358
	L1D_total_cache_misses = 326918
	L1D_total_cache_miss_rate = 0.5074
	L1D_total_cache_pending_hits = 50892
	L1D_total_cache_reservation_fails = 864966
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 612279
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
9785, 5259, 5238, 5238, 5238, 5238, 5238, 5238, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1299221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34795
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1299221
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1731756	W0_Idle:448544	W0_Scoreboard:3565120	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278360 {8:34795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4732120 {136:34795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 331 
max_icnt2sh_latency = 529840 
mrq_lat_table:4683 	621 	1151 	537 	589 	505 	283 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303644 	26101 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20180 	38800 	103381 	159886 	8068 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13897 	17560 	3220 	133 	0 	0 	0 	0 	105 	332 	6368 	22710 	28164 	105365 	131175 	1148 	46 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	997 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63508     63586     58371     64425    119257    122068     59235     65306     64422     63491     65315     58331     63478     59266     64412     64447 
dram[1]:     58316     65315     64474     58380    119520    122388     63517     59299     64407     58308     64407     59231     63498     64471     58357     64396 
dram[2]:     58417     58329     63503     59303    120296    122810     63492     59229     64414     64424     58330     64400     58343     65310     65372     63487 
dram[3]:     63478     58315     64425     64475    120607    123175     58368     65306     58311     63483     65323     64399     63546     63498     64396     58357 
dram[4]:     58376     65298     58372     63503    121074    123479     59231     64382     64414     63491     63520     58329     64403     59268     64420     64445 
dram[5]:     58315     64392     64478     63502    121477    123844     63517     59299     64408     58313     64407     65322     58366     64381     58358     63473 
average row accesses per activate:
dram[0]:  9.833333 11.700000 17.500000 17.500000 18.571428 16.000000 13.285714 13.285714  2.833333  2.833333  7.500000  7.750000 11.714286 11.857142 11.111111 11.111111 
dram[1]:  9.750000 12.666667 17.666666 17.333334 16.125000 15.875000 13.428572 12.857142  2.500000  2.250000  8.714286  7.111111 11.571428 11.857142 11.333333 12.625000 
dram[2]: 11.400000 11.300000 17.666666 17.333334 15.875000 16.500000 13.428572 12.714286  2.571429  2.714286  8.285714  9.000000 11.714286 11.857142 11.444445 12.875000 
dram[3]:  9.076923 12.555555 17.500000 17.500000 15.750000 16.250000 13.142858 12.857142  3.000000  3.000000  5.800000  7.625000 11.714286 11.571428 11.111111 12.875000 
dram[4]: 10.272727 13.750000 17.666666 17.666666 15.875000 16.500000 13.142858 12.714286  2.666667  2.571429  8.857142  9.000000 11.571428 11.571428 11.444445 13.125000 
dram[5]: 11.500000 10.363636 17.500000 17.500000 15.875000 18.857143 13.571428 12.428572  2.833333  2.714286  9.000000  9.142858 11.428572 11.571428 11.111111 13.125000 
average row locality = 8437/732 = 11.525956
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        90        89        73        73        84        82        61        63        17        17        53        55        82        83        90        91 
dram[1]:        89        86        74        72        82        81        64        60        15        16        53        56        81        83        91        92 
dram[2]:        87        84        74        72        81        84        64        59        17        18        52        56        82        83        92        93 
dram[3]:        90        84        73        73        80        82        62        60        18        18        53        54        82        81        90        93 
dram[4]:        86        83        74        74        81        83        62        61        16        17        56        55        81        81        92        94 
dram[5]:        86        85        73        73        81        84        65        59        17        18        56        56        80        81        91        94 
total reads: 6584
bank skew: 94/15 = 6.27
chip skew: 1103/1093 = 1.01
number of total write accesses:
dram[0]:        28        28        32        32        46        46        32        30         0         0         7         7         0         0        10         9 
dram[1]:        28        28        32        32        47        46        30        30         0         2         8         8         0         0        11         9 
dram[2]:        27        29        32        32        46        48        30        30         1         1         6         7         0         0        11        10 
dram[3]:        28        29        32        32        46        48        30        30         0         0         5         7         0         0        10        10 
dram[4]:        27        27        32        32        46        49        30        28         0         1         6         8         0         0        11        11 
dram[5]:        29        29        32        32        46        48        30        28         0         1         7         8         0         0         9        11 
total reads: 1853
min_bank_accesses = 0!
chip skew: 311/307 = 1.01
average mf latency per bank:
dram[0]:       1122      1439      1177      1191       578       578       182       183      2254      5464     75141     76503      2926      2225      1228      1219
dram[1]:       1168      1277      1148      1178       578       577       185       184      3492      4118     73894     72678      3327      2163      1290      1236
dram[2]:       1260      1068      1177      1181      1473       553       185       180      4041      5122     78803     73000      1916      2600      1276      1135
dram[3]:       1305      1121      1177      1183       596       525       187       959      5412      4171     82948     82364      2173      2979      1384      1130
dram[4]:       1237      1304      1209      1189       566       529       181       187      4943      5099     90794     75191      3077      1995      1170      1034
dram[5]:       1206      1234      1210      1184       563       514       185       183      5036      4941     85167     66793      3241      2383      1106      1242
maximum mf latency per bank:
dram[0]:        601       678       378       419       376       396       400       392       333       389       700       619       695       674       784       664
dram[1]:        552       469       358       340       391       354       373       394       363       383       617       611       642       663       615       637
dram[2]:        623       434       348       366       399       371       345       360       388       442       612       578       614       594       599       633
dram[3]:        429       403       360       365       421       390       382       373       460       374       551       576       680       571       496       613
dram[4]:        502       515       377       375       345       375       341       400       400       368       577       583       570       595       639       531
dram[5]:        421       439       396       349       358       396       345       337       359       478       626       570       593       620       650       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403434 n_nop=400382 n_act=124 n_pre=108 n_req=1410 n_rd=2206 n_write=614 bw_util=0.01398
n_activity=12311 dram_eff=0.4581
bk0: 180a 402422i bk1: 178a 402249i bk2: 146a 402276i bk3: 146a 402323i bk4: 168a 401963i bk5: 164a 401925i bk6: 122a 402516i bk7: 126a 402494i bk8: 34a 403292i bk9: 34a 403295i bk10: 106a 403011i bk11: 110a 402922i bk12: 164a 402836i bk13: 166a 402805i bk14: 180a 402720i bk15: 182a 402537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.02475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403434 n_nop=400390 n_act=124 n_pre=108 n_req=1406 n_rd=2190 n_write=622 bw_util=0.01394
n_activity=12423 dram_eff=0.4527
bk0: 178a 402326i bk1: 172a 402211i bk2: 148a 402216i bk3: 144a 402335i bk4: 164a 402003i bk5: 162a 401986i bk6: 128a 402543i bk7: 120a 402534i bk8: 30a 403316i bk9: 32a 403269i bk10: 106a 402972i bk11: 112a 402945i bk12: 162a 402822i bk13: 166a 402834i bk14: 182a 402697i bk15: 184a 402561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0272312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403434 n_nop=400392 n_act=121 n_pre=105 n_req=1408 n_rd=2196 n_write=620 bw_util=0.01396
n_activity=12275 dram_eff=0.4588
bk0: 174a 402392i bk1: 168a 402244i bk2: 148a 402290i bk3: 144a 402233i bk4: 162a 402057i bk5: 168a 401862i bk6: 128a 402570i bk7: 118a 402479i bk8: 34a 403299i bk9: 36a 403281i bk10: 104a 403039i bk11: 112a 403009i bk12: 164a 402903i bk13: 166a 402937i bk14: 184a 402666i bk15: 186a 402472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.023766
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403434 n_nop=400400 n_act=125 n_pre=109 n_req=1400 n_rd=2186 n_write=614 bw_util=0.01388
n_activity=12278 dram_eff=0.4561
bk0: 180a 402339i bk1: 168a 402306i bk2: 146a 402318i bk3: 146a 402273i bk4: 160a 401950i bk5: 164a 401864i bk6: 124a 402523i bk7: 120a 402507i bk8: 36a 403301i bk9: 36a 403304i bk10: 106a 403028i bk11: 108a 402918i bk12: 164a 402881i bk13: 162a 402838i bk14: 180a 402709i bk15: 186a 402481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0264108
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403434 n_nop=400404 n_act=119 n_pre=103 n_req=1404 n_rd=2192 n_write=616 bw_util=0.01392
n_activity=12204 dram_eff=0.4602
bk0: 172a 402327i bk1: 166a 402360i bk2: 148a 402222i bk3: 148a 402270i bk4: 162a 402021i bk5: 166a 401825i bk6: 124a 402587i bk7: 122a 402559i bk8: 32a 403309i bk9: 34a 403303i bk10: 112a 403010i bk11: 110a 402902i bk12: 162a 402820i bk13: 162a 402698i bk14: 184a 402660i bk15: 188a 402425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0266215
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403434 n_nop=400392 n_act=120 n_pre=104 n_req=1409 n_rd=2198 n_write=620 bw_util=0.01397
n_activity=12360 dram_eff=0.456
bk0: 172a 402259i bk1: 170a 402325i bk2: 146a 402345i bk3: 146a 402207i bk4: 162a 402042i bk5: 168a 401910i bk6: 130a 402569i bk7: 118a 402550i bk8: 34a 403295i bk9: 36a 403297i bk10: 112a 403032i bk11: 112a 402972i bk12: 160a 402995i bk13: 162a 402911i bk14: 182a 402749i bk15: 188a 402489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.02097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26770, Miss = 550, Miss_rate = 0.021, Pending_hits = 393, Reservation_fails = 2326
L2_cache_bank[1]: Access = 28006, Miss = 553, Miss_rate = 0.020, Pending_hits = 409, Reservation_fails = 2107
L2_cache_bank[2]: Access = 26912, Miss = 549, Miss_rate = 0.020, Pending_hits = 414, Reservation_fails = 2056
L2_cache_bank[3]: Access = 27234, Miss = 546, Miss_rate = 0.020, Pending_hits = 403, Reservation_fails = 1684
L2_cache_bank[4]: Access = 26520, Miss = 549, Miss_rate = 0.021, Pending_hits = 408, Reservation_fails = 2220
L2_cache_bank[5]: Access = 26049, Miss = 549, Miss_rate = 0.021, Pending_hits = 403, Reservation_fails = 1642
L2_cache_bank[6]: Access = 26705, Miss = 548, Miss_rate = 0.021, Pending_hits = 400, Reservation_fails = 1690
L2_cache_bank[7]: Access = 28191, Miss = 545, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2288
L2_cache_bank[8]: Access = 31305, Miss = 548, Miss_rate = 0.018, Pending_hits = 397, Reservation_fails = 1824
L2_cache_bank[9]: Access = 26673, Miss = 548, Miss_rate = 0.021, Pending_hits = 400, Reservation_fails = 1551
L2_cache_bank[10]: Access = 30814, Miss = 549, Miss_rate = 0.018, Pending_hits = 405, Reservation_fails = 1926
L2_cache_bank[11]: Access = 25222, Miss = 550, Miss_rate = 0.022, Pending_hits = 403, Reservation_fails = 2696
L2_total_cache_accesses = 330401
L2_total_cache_misses = 6584
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 4833
L2_total_cache_reservation_fails = 24010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1073
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=470323
icnt_total_pkts_simt_to_mem=874694
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.9503
	minimum = 6
	maximum = 16
Network latency average = 6.9503
	minimum = 6
	maximum = 16
Slowest packet = 659545
Flit latency average = 6.1419
	minimum = 6
	maximum = 12
Slowest flit = 1342648
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000830189
	minimum = 0 (at node 1)
	maximum = 0.0112076 (at node 0)
Accepted packet rate average = 0.000830189
	minimum = 0 (at node 1)
	maximum = 0.0112076 (at node 0)
Injected flit rate average = 0.00156677
	minimum = 0 (at node 1)
	maximum = 0.0195218 (at node 0)
Accepted flit rate average= 0.00156677
	minimum = 0 (at node 1)
	maximum = 0.0227809 (at node 0)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4044 (12 samples)
	minimum = 6 (12 samples)
	maximum = 116.083 (12 samples)
Network latency average = 12.3875 (12 samples)
	minimum = 6 (12 samples)
	maximum = 104.917 (12 samples)
Flit latency average = 11.1684 (12 samples)
	minimum = 6 (12 samples)
	maximum = 100.167 (12 samples)
Fragmentation average = 0.00608521 (12 samples)
	minimum = 0 (12 samples)
	maximum = 39.8333 (12 samples)
Injected packet rate average = 0.0331153 (12 samples)
	minimum = 0.0217962 (12 samples)
	maximum = 0.0571975 (12 samples)
Accepted packet rate average = 0.0331153 (12 samples)
	minimum = 0.0217962 (12 samples)
	maximum = 0.0571975 (12 samples)
Injected flit rate average = 0.0800394 (12 samples)
	minimum = 0.0474582 (12 samples)
	maximum = 0.168959 (12 samples)
Accepted flit rate average = 0.0800394 (12 samples)
	minimum = 0.0429457 (12 samples)
	maximum = 0.147266 (12 samples)
Injected packet size average = 2.41699 (12 samples)
Accepted packet size average = 2.41699 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 146836 (inst/sec)
gpgpu_simulation_rate = 3895 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404220 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,529841)
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,529841)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (98,529841), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (581,529841), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 2.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 582
gpu_sim_insn = 2792
gpu_ipc =       4.7973
gpu_tot_sim_cycle = 530423
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      37.6541
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22027
gpu_stall_icnt2sh    = 66890
gpu_total_sim_rate=146857

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397549
	L1I_total_cache_misses = 2499
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 46173, Miss = 23447, Miss_rate = 0.508, Pending_hits = 3661, Reservation_fails = 59821
	L1D_cache_core[1]: Access = 46209, Miss = 23363, Miss_rate = 0.506, Pending_hits = 3553, Reservation_fails = 62681
	L1D_cache_core[2]: Access = 44560, Miss = 22391, Miss_rate = 0.502, Pending_hits = 3671, Reservation_fails = 61906
	L1D_cache_core[3]: Access = 44329, Miss = 23020, Miss_rate = 0.519, Pending_hits = 3627, Reservation_fails = 69173
	L1D_cache_core[4]: Access = 44144, Miss = 22561, Miss_rate = 0.511, Pending_hits = 3625, Reservation_fails = 72128
	L1D_cache_core[5]: Access = 44638, Miss = 22823, Miss_rate = 0.511, Pending_hits = 3610, Reservation_fails = 59241
	L1D_cache_core[6]: Access = 46254, Miss = 23625, Miss_rate = 0.511, Pending_hits = 3703, Reservation_fails = 62248
	L1D_cache_core[7]: Access = 45720, Miss = 23451, Miss_rate = 0.513, Pending_hits = 3614, Reservation_fails = 65177
	L1D_cache_core[8]: Access = 48193, Miss = 25093, Miss_rate = 0.521, Pending_hits = 3543, Reservation_fails = 63718
	L1D_cache_core[9]: Access = 44420, Miss = 22287, Miss_rate = 0.502, Pending_hits = 3696, Reservation_fails = 64118
	L1D_cache_core[10]: Access = 34030, Miss = 16900, Miss_rate = 0.497, Pending_hits = 2700, Reservation_fails = 43739
	L1D_cache_core[11]: Access = 35916, Miss = 17973, Miss_rate = 0.500, Pending_hits = 2719, Reservation_fails = 39668
	L1D_cache_core[12]: Access = 36904, Miss = 18258, Miss_rate = 0.495, Pending_hits = 2746, Reservation_fails = 32562
	L1D_cache_core[13]: Access = 37005, Miss = 18703, Miss_rate = 0.505, Pending_hits = 2824, Reservation_fails = 46303
	L1D_cache_core[14]: Access = 45866, Miss = 23025, Miss_rate = 0.502, Pending_hits = 3600, Reservation_fails = 62483
	L1D_total_cache_accesses = 644361
	L1D_total_cache_misses = 326920
	L1D_total_cache_miss_rate = 0.5074
	L1D_total_cache_pending_hits = 50892
	L1D_total_cache_reservation_fails = 864966
	L1D_cache_data_port_util = 0.082
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 252687
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 612279
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2499
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
9785, 5259, 5238, 5238, 5238, 5238, 5238, 5238, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1299221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34797
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1299221
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1731758	W0_Idle:449282	W0_Scoreboard:3565670	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 278376 {8:34797,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1424 {8:178,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4732392 {136:34797,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 24208 {136:178,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 784 
averagemflatency = 202 
max_icnt2mem_latency = 331 
max_icnt2sh_latency = 530422 
mrq_lat_table:4685 	621 	1151 	537 	589 	505 	283 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303646 	26102 	478 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20183 	38800 	103381 	159886 	8068 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13899 	17560 	3220 	133 	0 	0 	0 	0 	105 	332 	6368 	22710 	28164 	105365 	131175 	1148 	47 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	999 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63508     63586     58371     64425    119257    122068     59235     65306     64422     63491     65315     58331     63478     59266     64412     64447 
dram[1]:     58316     65315     64474     58380    119520    122388     63517     59299     64407     58308     64407     59231     63498     64471     58357     64396 
dram[2]:     58417     58329     63503     59303    120296    122810     63492     59229     64414     64424     58330     64400     58343     65310     65372     63487 
dram[3]:     63478     58315     64425     64475    120607    123175     58368     65306     58311     63483     65323     64399     63546     63498     64396     58357 
dram[4]:     58376     65298     58372     63503    121074    123479     59231     64382     64414     63491     63520     58329     64403     59268     64420     64445 
dram[5]:     58315     64392     64478     63502    121477    123844     63517     59299     64408     58313     64407     65322     58366     64381     58358     63473 
average row accesses per activate:
dram[0]:  9.833333 11.700000 17.500000 17.500000 18.571428 16.000000 13.285714 13.285714  2.833333  2.833333  7.500000  7.750000 11.714286 11.857142 11.111111 11.111111 
dram[1]:  9.833333 12.666667 17.666666 17.333334 16.125000 15.875000 13.428572 12.857142  2.666667  2.250000  8.714286  7.111111 11.571428 11.857142 11.333333 12.625000 
dram[2]: 11.400000 11.300000 17.666666 17.333334 15.875000 16.500000 13.428572 12.714286  2.571429  2.714286  8.285714  9.000000 11.714286 11.857142 11.444445 12.875000 
dram[3]:  9.076923 12.555555 17.500000 17.500000 15.750000 16.250000 13.142858 12.857142  3.000000  3.000000  5.800000  7.625000 11.714286 11.571428 11.111111 12.875000 
dram[4]: 10.272727 13.750000 17.666666 17.666666 15.875000 16.500000 13.142858 12.714286  2.666667  2.571429  8.857142  9.000000 11.571428 11.571428 11.444445 13.125000 
dram[5]: 11.500000 10.363636 17.500000 17.500000 15.875000 18.857143 13.571428 12.428572  2.833333  2.714286  9.000000  9.142858 11.428572 11.571428 11.111111 13.125000 
average row locality = 8439/732 = 11.528688
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        90        89        73        73        84        82        61        63        17        17        53        55        82        83        90        91 
dram[1]:        89        86        74        72        82        81        64        60        16        16        53        56        81        83        91        92 
dram[2]:        87        84        74        72        81        84        64        59        17        18        52        56        82        83        92        93 
dram[3]:        90        84        73        73        80        82        62        60        18        18        53        54        82        81        90        93 
dram[4]:        86        83        74        74        81        83        62        61        16        17        56        55        81        81        92        94 
dram[5]:        86        85        73        73        81        84        65        59        17        18        56        56        80        81        91        94 
total reads: 6585
bank skew: 94/16 = 5.88
chip skew: 1103/1093 = 1.01
number of total write accesses:
dram[0]:        28        28        32        32        46        46        32        30         0         0         7         7         0         0        10         9 
dram[1]:        29        28        32        32        47        46        30        30         0         2         8         8         0         0        11         9 
dram[2]:        27        29        32        32        46        48        30        30         1         1         6         7         0         0        11        10 
dram[3]:        28        29        32        32        46        48        30        30         0         0         5         7         0         0        10        10 
dram[4]:        27        27        32        32        46        49        30        28         0         1         6         8         0         0        11        11 
dram[5]:        29        29        32        32        46        48        30        28         0         1         7         8         0         0         9        11 
total reads: 1854
min_bank_accesses = 0!
chip skew: 312/307 = 1.02
average mf latency per bank:
dram[0]:       1122      1439      1177      1191       578       578       182       183      2254      5464     75141     76503      2926      2225      1228      1219
dram[1]:       1158      1277      1148      1178       578       577       185       184      3290      4118     73894     72678      3327      2163      1290      1236
dram[2]:       1260      1068      1177      1181      1473       553       185       180      4041      5122     78803     73000      1916      2600      1276      1135
dram[3]:       1305      1121      1177      1183       596       525       187       962      5412      4171     82948     82364      2173      2979      1384      1130
dram[4]:       1237      1304      1209      1189       566       529       181       187      4943      5099     90794     75191      3077      1995      1170      1034
dram[5]:       1206      1234      1210      1184       563       514       185       183      5036      4941     85167     66793      3241      2383      1106      1242
maximum mf latency per bank:
dram[0]:        601       678       378       419       376       396       400       392       333       389       700       619       695       674       784       664
dram[1]:        552       469       358       340       391       354       373       394       363       383       617       611       642       663       615       637
dram[2]:        623       434       348       366       399       371       345       360       388       442       612       578       614       594       599       633
dram[3]:        429       403       360       365       421       390       382       373       460       374       551       576       680       571       496       613
dram[4]:        502       515       377       375       345       375       341       400       400       368       577       583       570       595       639       531
dram[5]:        421       439       396       349       358       396       345       337       359       478       626       570       593       620       650       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403877 n_nop=400825 n_act=124 n_pre=108 n_req=1410 n_rd=2206 n_write=614 bw_util=0.01396
n_activity=12311 dram_eff=0.4581
bk0: 180a 402865i bk1: 178a 402692i bk2: 146a 402719i bk3: 146a 402766i bk4: 168a 402406i bk5: 164a 402368i bk6: 122a 402959i bk7: 126a 402937i bk8: 34a 403735i bk9: 34a 403738i bk10: 106a 403454i bk11: 110a 403365i bk12: 164a 403279i bk13: 166a 403248i bk14: 180a 403163i bk15: 182a 402980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0247229
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403877 n_nop=400829 n_act=124 n_pre=108 n_req=1408 n_rd=2192 n_write=624 bw_util=0.01394
n_activity=12445 dram_eff=0.4526
bk0: 178a 402758i bk1: 172a 402654i bk2: 148a 402659i bk3: 144a 402778i bk4: 164a 402446i bk5: 162a 402429i bk6: 128a 402986i bk7: 120a 402977i bk8: 32a 403755i bk9: 32a 403712i bk10: 106a 403415i bk11: 112a 403388i bk12: 162a 403265i bk13: 166a 403277i bk14: 182a 403140i bk15: 184a 403004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0272014
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403877 n_nop=400835 n_act=121 n_pre=105 n_req=1408 n_rd=2196 n_write=620 bw_util=0.01394
n_activity=12275 dram_eff=0.4588
bk0: 174a 402835i bk1: 168a 402687i bk2: 148a 402733i bk3: 144a 402676i bk4: 162a 402500i bk5: 168a 402305i bk6: 128a 403013i bk7: 118a 402922i bk8: 34a 403742i bk9: 36a 403724i bk10: 104a 403482i bk11: 112a 403452i bk12: 164a 403346i bk13: 166a 403380i bk14: 184a 403109i bk15: 186a 402915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0237399
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403877 n_nop=400843 n_act=125 n_pre=109 n_req=1400 n_rd=2186 n_write=614 bw_util=0.01387
n_activity=12278 dram_eff=0.4561
bk0: 180a 402782i bk1: 168a 402749i bk2: 146a 402761i bk3: 146a 402716i bk4: 160a 402393i bk5: 164a 402307i bk6: 124a 402966i bk7: 120a 402950i bk8: 36a 403744i bk9: 36a 403747i bk10: 106a 403471i bk11: 108a 403361i bk12: 164a 403324i bk13: 162a 403281i bk14: 180a 403152i bk15: 186a 402924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0263818
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403877 n_nop=400847 n_act=119 n_pre=103 n_req=1404 n_rd=2192 n_write=616 bw_util=0.01391
n_activity=12204 dram_eff=0.4602
bk0: 172a 402770i bk1: 166a 402803i bk2: 148a 402665i bk3: 148a 402713i bk4: 162a 402464i bk5: 166a 402268i bk6: 124a 403030i bk7: 122a 403002i bk8: 32a 403752i bk9: 34a 403746i bk10: 112a 403453i bk11: 110a 403345i bk12: 162a 403263i bk13: 162a 403141i bk14: 184a 403103i bk15: 188a 402868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0265923
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403877 n_nop=400835 n_act=120 n_pre=104 n_req=1409 n_rd=2198 n_write=620 bw_util=0.01395
n_activity=12360 dram_eff=0.456
bk0: 172a 402702i bk1: 170a 402768i bk2: 146a 402788i bk3: 146a 402650i bk4: 162a 402485i bk5: 168a 402353i bk6: 130a 403012i bk7: 118a 402993i bk8: 34a 403738i bk9: 36a 403740i bk10: 112a 403475i bk11: 112a 403415i bk12: 160a 403438i bk13: 162a 403354i bk14: 182a 403192i bk15: 188a 402932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.020947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26770, Miss = 550, Miss_rate = 0.021, Pending_hits = 393, Reservation_fails = 2326
L2_cache_bank[1]: Access = 28006, Miss = 553, Miss_rate = 0.020, Pending_hits = 409, Reservation_fails = 2107
L2_cache_bank[2]: Access = 26913, Miss = 550, Miss_rate = 0.020, Pending_hits = 414, Reservation_fails = 2056
L2_cache_bank[3]: Access = 27234, Miss = 546, Miss_rate = 0.020, Pending_hits = 403, Reservation_fails = 1684
L2_cache_bank[4]: Access = 26520, Miss = 549, Miss_rate = 0.021, Pending_hits = 408, Reservation_fails = 2220
L2_cache_bank[5]: Access = 26049, Miss = 549, Miss_rate = 0.021, Pending_hits = 403, Reservation_fails = 1642
L2_cache_bank[6]: Access = 26705, Miss = 548, Miss_rate = 0.021, Pending_hits = 400, Reservation_fails = 1690
L2_cache_bank[7]: Access = 28193, Miss = 545, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2288
L2_cache_bank[8]: Access = 31305, Miss = 548, Miss_rate = 0.018, Pending_hits = 397, Reservation_fails = 1824
L2_cache_bank[9]: Access = 26673, Miss = 548, Miss_rate = 0.021, Pending_hits = 400, Reservation_fails = 1551
L2_cache_bank[10]: Access = 30814, Miss = 549, Miss_rate = 0.018, Pending_hits = 405, Reservation_fails = 1926
L2_cache_bank[11]: Access = 25222, Miss = 550, Miss_rate = 0.022, Pending_hits = 403, Reservation_fails = 2696
L2_total_cache_accesses = 330404
L2_total_cache_misses = 6585
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 4833
L2_total_cache_reservation_fails = 24010
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1073
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=470334
icnt_total_pkts_simt_to_mem=874698
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 660804
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1345017
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000381825
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 2)
Accepted packet rate average = 0.000381825
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 2)
Injected flit rate average = 0.000954563
	minimum = 0 (at node 0)
	maximum = 0.0103093 (at node 22)
Accepted flit rate average= 0.000954563
	minimum = 0 (at node 0)
	maximum = 0.0189003 (at node 2)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7964 (13 samples)
	minimum = 6 (13 samples)
	maximum = 107.923 (13 samples)
Network latency average = 12.0115 (13 samples)
	minimum = 6 (13 samples)
	maximum = 97.6154 (13 samples)
Flit latency average = 10.7708 (13 samples)
	minimum = 6 (13 samples)
	maximum = 92.9231 (13 samples)
Fragmentation average = 0.00561712 (13 samples)
	minimum = 0 (13 samples)
	maximum = 36.7692 (13 samples)
Injected packet rate average = 0.0305974 (13 samples)
	minimum = 0.0201196 (13 samples)
	maximum = 0.0531942 (13 samples)
Accepted packet rate average = 0.0305974 (13 samples)
	minimum = 0.0201196 (13 samples)
	maximum = 0.0531942 (13 samples)
Injected flit rate average = 0.0739559 (13 samples)
	minimum = 0.0438076 (13 samples)
	maximum = 0.156755 (13 samples)
Accepted flit rate average = 0.0739559 (13 samples)
	minimum = 0.0396422 (13 samples)
	maximum = 0.137392 (13 samples)
Injected packet size average = 2.41707 (13 samples)
Accepted packet size average = 2.41707 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 146857 (inst/sec)
gpgpu_simulation_rate = 3900 (cycle/sec)
