$date
	Wed Apr 22 10:48:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module moore_tb $end
$var wire 1 ! y $end
$var wire 2 " Q [1:0] $end
$var reg 1 # CLK $end
$var reg 1 $ X $end
$scope module moore1 $end
$var wire 1 $ X $end
$var wire 1 # clk $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
0$
0#
bx "
x!
$end
#1
0!
0%
b0 "
0&
1#
#2
0#
#3
1#
#4
0#
1$
#5
b1 "
1&
1#
#6
0#
#7
1%
b10 "
0&
1#
#8
0#
#9
1!
b11 "
1&
1#
#10
0#
0$
#11
1#
#12
0#
#13
1#
#14
0#
1$
#15
0!
0%
b0 "
0&
1#
#16
0#
0$
#17
1#
#18
0#
1$
#19
b1 "
1&
1#
#20
0#
#21
1%
b10 "
0&
1#
#22
0#
0$
#23
1#
#24
0#
