{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.65804",
   "Default View_TopLeft":"-61,731",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port BRAM_PORTB_0 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port BRAM_PORTB_1 -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port BRAM_PORTB_2 -pg 1 -lvl 0 -x 0 -y 710 -defaultsOSRD
preplace port BRAM_PORTB_3 -pg 1 -lvl 0 -x 0 -y 950 -defaultsOSRD
preplace port BRAM_PORTB_4 -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port BRAM_PORTB_5 -pg 1 -lvl 0 -x 0 -y 1060 -defaultsOSRD
preplace port BRAM_PORTB_6 -pg 1 -lvl 0 -x 0 -y 1360 -defaultsOSRD
preplace port BRAM_PORTB_7 -pg 1 -lvl 0 -x 0 -y 1480 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 320 -y 620 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1460 -y 150 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1180 -y 80 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1460 -y 310 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 1180 -y 240 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 4 -x 1460 -y 670 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 3 -x 1180 -y 600 -defaultsOSRD
preplace inst blk_mem_gen_3 -pg 1 -lvl 4 -x 1460 -y 890 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 3 -x 1180 -y 820 -defaultsOSRD
preplace inst blk_mem_gen_4 -pg 1 -lvl 4 -x 1460 -y 510 -defaultsOSRD
preplace inst axi_bram_ctrl_4 -pg 1 -lvl 3 -x 1180 -y 440 -defaultsOSRD
preplace inst blk_mem_gen_5 -pg 1 -lvl 4 -x 1460 -y 1050 -defaultsOSRD
preplace inst axi_bram_ctrl_5 -pg 1 -lvl 3 -x 1180 -y 980 -defaultsOSRD
preplace inst blk_mem_gen_6 -pg 1 -lvl 4 -x 1460 -y 1350 -defaultsOSRD
preplace inst axi_bram_ctrl_6 -pg 1 -lvl 3 -x 1180 -y 1280 -defaultsOSRD
preplace inst blk_mem_gen_7 -pg 1 -lvl 4 -x 1460 -y 1470 -defaultsOSRD
preplace inst axi_bram_ctrl_7 -pg 1 -lvl 3 -x 1180 -y 1140 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 820 -y 810 -defaultsOSRD
preplace inst rst_ps8_0_96M -pg 1 -lvl 2 -x 820 -y 420 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 3 20 530 640 530 1020
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 1 620 400n
preplace netloc rst_ps8_0_96M_peripheral_aresetn 1 1 2 630 940 1030
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1330 80n
preplace netloc BRAM_PORTB_0_1 1 0 4 NJ 160 NJ 160 NJ 160 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 1330 240n
preplace netloc BRAM_PORTB_1_1 1 0 4 NJ 320 NJ 320 NJ 320 NJ
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 3 1 1330 600n
preplace netloc BRAM_PORTB_2_1 1 0 4 NJ 710 650J 680 NJ 680 NJ
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 3 1 1330 820n
preplace netloc BRAM_PORTB_3_1 1 0 4 NJ 950 NJ 950 1040J 900 NJ
preplace netloc axi_bram_ctrl_4_BRAM_PORTA 1 3 1 1330 440n
preplace netloc BRAM_PORTB_4_1 1 0 4 NJ 520 NJ 520 NJ 520 NJ
preplace netloc axi_bram_ctrl_5_BRAM_PORTA 1 3 1 1330 980n
preplace netloc BRAM_PORTB_5_1 1 0 4 NJ 1060 NJ 1060 NJ 1060 NJ
preplace netloc axi_bram_ctrl_6_BRAM_PORTA 1 3 1 1320 1280n
preplace netloc BRAM_PORTB_6_1 1 0 4 NJ 1360 NJ 1360 NJ 1360 NJ
preplace netloc axi_bram_ctrl_7_BRAM_PORTA 1 3 1 1330 1140n
preplace netloc BRAM_PORTB_7_1 1 0 4 NJ 1480 NJ 1480 NJ 1480 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 1 630 600n
preplace netloc axi_smc_M00_AXI 1 2 1 990 60n
preplace netloc axi_smc_M01_AXI 1 2 1 1010 220n
preplace netloc axi_smc_M02_AXI 1 2 1 1040 580n
preplace netloc axi_smc_M03_AXI 1 2 1 N 800
preplace netloc axi_smc_M04_AXI 1 2 1 1000 420n
preplace netloc axi_smc_M05_AXI 1 2 1 1000 840n
preplace netloc axi_smc_M06_AXI 1 2 1 1010 860n
preplace netloc axi_smc_M07_AXI 1 2 1 990 880n
levelinfo -pg 1 0 320 820 1180 1460 1600
pagesize -pg 1 -db -bbox -sgen -170 0 1600 1540
"
}
{
   "da_axi4_cnt":"32"
}
