---
layout: default
title: "PCB Via Design | ãƒ“ã‚¢è¨­è¨ˆ"
---

---

# ğŸ•³ PCB Via Design / ãƒ“ã‚¢è¨­è¨ˆ

---

## ğŸ“‘ ç›®æ¬¡ / Table of Contents
- [ğŸ— æ¦‚è¦ / Overview](#-æ¦‚è¦--overview)
- [ğŸ¯ è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design Targets](#-è¨­è¨ˆã‚´ãƒ¼ãƒ«--design-targets)
- [ğŸ”‘ åŸºæœ¬æ¦‚å¿µ / Fundamentals](#-åŸºæœ¬æ¦‚å¿µ--fundamentals)
- [ğŸ“Š ãƒ“ã‚¢æ§‹é€  / Via Structures](#-ãƒ“ã‚¢æ§‹é€ --via-structures)
- [ğŸ§® ç­‰ä¾¡å›è·¯ã¨æ•°å¼ / Equivalent Circuits & Formulas](#-ç­‰ä¾¡å›è·¯ã¨æ•°å¼--equivalent-circuits--formulas)
- [ğŸ§µ ã‚¹ã‚¿ãƒ–ã¨å¯¾ç­– / Stubs & Countermeasures](#-ã‚¹ã‚¿ãƒ–ã¨å¯¾ç­–--stubs--countermeasures)
- [ğŸ§ª HDIãƒ»ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢è¨­è¨ˆ / HDI & Microvia Design](#-hdiãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢è¨­è¨ˆ--hdi--microvia-design)
- [ğŸ§© DFM/è£½é€ å…¬å·® / DFM & Tolerances](#-dfmè£½é€ å…¬å·®--dfm--tolerances)
- [âœ… ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ / Checklist](#-ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ--checklist)
- [ğŸ§­ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢ / Handoff Template](#-ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢--handoff-template)
- [ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links](#-é–¢é€£ãƒªãƒ³ã‚¯--related-links)
- [â¬†ï¸ Back to PCB](#ï¸-back-to-pcb)

---

## ğŸ— æ¦‚è¦ / Overview
ãƒ“ã‚¢ï¼ˆViaï¼‰ã¯åŸºæ¿å±¤é–“ã®å°é€šã‚’æ‹…ã„ã€**SI/PI/ç†±/ä¿¡é ¼æ€§/ã‚³ã‚¹ãƒˆ**ã«ç›´çµã—ã¾ã™ã€‚  
*Vias connect PCB layers, directly impacting SI, PI, thermal performance, reliability, and cost.*

ãƒ“ã‚¢ã®å½¢çŠ¶ãƒ»å¯¸æ³•ãƒ»ã‚¹ã‚¿ãƒ–é•·ã¯é«˜å‘¨æ³¢ä¿¡å·ã®æå¤±ãƒ»åå°„ãƒ»é…å»¶ã«å¼·ãå½±éŸ¿ã—ã¾ã™ã€‚  
*Via geometry, dimensions, and stub length strongly affect high-frequency signal loss, reflection, and delay.*

---

## ğŸ¯ è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design Targets
- **ã‚¹ã‚¿ãƒ–é•·**ã‚’æœ€å°åŒ–ã™ã‚‹ï¼ˆå¿…è¦ã«å¿œã˜ãƒãƒƒã‚¯ãƒ‰ãƒªãƒ«æ¡ç”¨ï¼‰ã€‚  
  *Minimize stub length; use backdrill if necessary.*  
- **å·®å‹•ãƒšã‚¢è²«é€šãƒ“ã‚¢**ã®ã‚¹ã‚¿ãƒ–å·®ã‚’æŠ‘åˆ¶ã€‚  
  *Reduce stub mismatch in differential pairs.*  
- **é›»æºãƒ»GNDãƒ“ã‚¢**ã¯ååˆ†ãªæœ¬æ•°ã‚’ç¢ºä¿ã€‚  
  *Ensure sufficient power/ground vias.*  
- **HDI/ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢**ã‚’é©åˆ‡ã«çµ„ã¿åˆã‚ã›ã€é«˜å¯†åº¦é…ç·šã‚’å®Ÿç¾ã€‚  
  *Use HDI/microvias for dense routing.*

---

## ğŸ”‘ åŸºæœ¬æ¦‚å¿µ / Fundamentals
- **ã‚¹ãƒ«ãƒ¼ãƒ›ãƒ¼ãƒ«ãƒ“ã‚¢ï¼ˆThrough-hole viaï¼‰**ï¼šä½ã‚³ã‚¹ãƒˆã ãŒã‚¹ã‚¿ãƒ–é•·ãŒå¤§ãã„ã€‚  
  *Through-hole: low cost but long stubs.*  
- **ãƒ–ãƒ©ã‚¤ãƒ³ãƒ‰ãƒ“ã‚¢ï¼ˆBlind viaï¼‰**ï¼šç‰‡é¢â†’å†…å±¤ã€‚é«˜å¯†åº¦è¨­è¨ˆã«æœ‰åŠ¹ã€‚  
  *Blind via: surface-to-inner; effective for dense design.*  
- **ãƒ™ãƒªãƒ¼ãƒ‰ãƒ“ã‚¢ï¼ˆBuried viaï¼‰**ï¼šå†…å±¤é–“æ¥ç¶šã§è¡¨é¢ã‚’å¡ãŒãªã„ã€‚  
  *Buried via: inner-to-inner; does not occupy surface space.*  
- **ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢ï¼ˆMicrovia, ãƒ¬ãƒ¼ã‚¶åŠ å·¥ï¼‰**ï¼šHDIå‘ã‘ã€‚ç›´å¾„ 50â€“100 Âµmã€‚  
  *Microvia: laser-drilled; diameter ~50â€“100 Âµm; HDI use.*

---

## ğŸ“Š ãƒ“ã‚¢æ§‹é€  / Via Structures
| ç¨®é¡ / Type | æ¦‚è¦ / Description | ç‰¹å¾´ / Characteristics |
|---|---|---|
| Through-hole | è¡¨â†’è£ã‚’è²«é€š | ä½ã‚³ã‚¹ãƒˆã€SIä¸åˆ©ã€ã‚¹ã‚¿ãƒ–ç™ºç”Ÿ |
| Blind | è¡¨â†’å†…å±¤ã®ã¿ | é«˜å¯†åº¦ã€åŠ å·¥è¿½åŠ ã‚³ã‚¹ãƒˆ |
| Buried | å†…å±¤é–“æ¥ç¶š | è¡¨é¢è‡ªç”±åº¦UPã€åŠ å·¥è¤‡é›‘ |
| Microvia | ãƒ¬ãƒ¼ã‚¶åŠ å·¥ã€1å±¤æ·±ã• | HDIå¿…é ˆã€é«˜ä¿¡é ¼æ€§ã€æ­©ç•™ã¾ã‚Šä¾å­˜ |

---

## ğŸ§® ç­‰ä¾¡å›è·¯ã¨æ•°å¼ / Equivalent Circuits & Formulas
ãƒ“ã‚¢ã¯**ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹ + ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ãƒ³ã‚¹**ã‚’æŒã¤ä¼é€è¦ç´ ã¨ã—ã¦ãƒ¢ãƒ‡ãƒ«åŒ–ã§ãã¾ã™ã€‚  
*A via is modeled as inductance + capacitance element.*

- **ãƒ“ã‚¢ã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹è¿‘ä¼¼å¼**  
  $$
  L_{via} \approx 5.08 h \left[ \ln\!\left(\frac{4h}{d}\right) + 1 \right] \ [\text{nH}]
  $$
  - $h$ : ãƒ“ã‚¢é•· [mm] / via length  
  - $d$ : ãƒ“ã‚¢å¾„ [mm] / via diameter  

- **ãƒ“ã‚¢ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ãƒ³ã‚¹è¿‘ä¼¼å¼**  
  $$
  C_{via} \approx 1.41 \varepsilon_r \frac{D_1 D_2}{h}
  $$
  - $D_1, D_2$ : ã‚¢ãƒ³ãƒãƒ‘ãƒƒãƒ‰å¾„ [mm] / antipad diameters  
  - $\varepsilon_r$ : èª˜é›»ç‡ / dielectric constant  

ã“ã‚Œã‚‰ãŒSIã«ä¸ãˆã‚‹å½±éŸ¿ã¯æ•°ç™¾ MHzã€œæ•° GHz ã§é¡•è‘—ã§ã™ã€‚  
*These parasitics significantly affect SI at 100s MHzâ€“GHz.*

---

## ğŸ§µ ã‚¹ã‚¿ãƒ–ã¨å¯¾ç­– / Stubs & Countermeasures
- **ã‚¹ã‚¿ãƒ–**ã¯é«˜å‘¨æ³¢ã§ Î»/4 å…±æŒ¯ â†’ ãƒªãƒ•ãƒ¬ã‚¯ã‚·ãƒ§ãƒ³æºã«ã€‚  
  *Stubs resonate at Î»/4, causing reflections.*  
- å¯¾ç­–ï¼š  
  - ãƒãƒƒã‚¯ãƒ‰ãƒªãƒ«ã§æœªä½¿ç”¨éƒ¨åˆ†ã‚’é™¤å»  
    *Use backdrill to remove unused portion*  
  - ãƒ“ã‚¢ã‚’**ã‚­ãƒ£ãƒ—ãƒ‰ãƒ“ã‚¢**ã¨ã—ã¦å‡¦ç†  
    *Cap vias with resin*  
  - **ãƒ–ãƒ©ã‚¤ãƒ³ãƒ‰/ãƒ™ãƒªãƒ¼ãƒ‰ãƒ“ã‚¢**æ´»ç”¨  
    *Use blind/buried vias*

---

## ğŸ§ª HDIãƒ»ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢è¨­è¨ˆ / HDI & Microvia Design
- **ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢ç›´åˆ—ç©å±¤**ï¼ˆstacked microviasï¼‰ï¼šé«˜å¯†åº¦ãƒ»é«˜ã‚³ã‚¹ãƒˆãƒ»ä¿¡é ¼æ€§èª²é¡Œã€‚  
  *Stacked microvias: high density, costly, reliability issues.*  
- **ã‚ªãƒ•ã‚»ãƒƒãƒˆç©å±¤ï¼ˆstaggeredï¼‰**ï¼šå¿œåŠ›åˆ†æ•£ã§ä¿¡é ¼æ€§å‘ä¸Šã€‚  
  *Staggered microvias: better stress distribution, higher reliability.*  
- **ãƒ•ã‚£ãƒ«ãƒ‰ï¼†ã‚­ãƒ£ãƒ—ãƒ‰**ï¼šéŠ…åŸ‹ã‚ï¼‹å¹³æ»‘åŒ–ã§å®Ÿè£…é¢ã®BGAå¯¾å¿œã€‚  
  *Filled & capped: copper-filled, planarized for BGA pads.*  

---

## ğŸ§© DFM/è£½é€ å…¬å·® / DFM & Tolerances
- **æœ€å°ãƒ“ã‚¢å¾„**ï¼šãƒ¬ãƒ¼ã‚¶åŠ å·¥ã§ ~75 Âµmã€æ©Ÿæ¢°ãƒ‰ãƒªãƒ«ã§ ~200 Âµmã€‚  
  *Min diameter: ~75 Âµm (laser), ~200 Âµm (mechanical).*  
- **ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯”**ï¼š$h/d \leq 10$ ãŒä¸€èˆ¬çš„é™ç•Œã€‚  
  *Aspect ratio $h/d \leq 10$ is typical limit.*  
- **ãƒãƒƒã‚¯ãƒ‰ãƒªãƒ«ç²¾åº¦**ï¼šæ®‹ stub é•· Â±5â€“10% ãŒå®Ÿç”¨ç¯„å›²ã€‚  
  *Backdrill tolerance Â±5â€“10% stub length.*  

---

## âœ… ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ / Checklist
- é«˜é€Ÿä¿¡å·ãƒ“ã‚¢ã®**ã‚¹ã‚¿ãƒ–é•·**ã¯ Î»/4 ä»¥ä¸‹ã‹ï¼Ÿ  
  *Is stub length < Î»/4 for high-speed nets?*  
- å·®å‹•ãƒšã‚¢ãƒ“ã‚¢ã®**å·¦å³å¯¾ç§°æ€§**ã¯ç¢ºä¿ã•ã‚Œã¦ã„ã‚‹ã‹ï¼Ÿ  
  *Are differential vias symmetric?*  
- é›»æºãƒ»GNDãƒ“ã‚¢ã¯**ååˆ†ãªå¯†åº¦**ã§é…ç½®ã•ã‚Œã¦ã„ã‚‹ã‹ï¼Ÿ  
  *Are power/GND vias adequately distributed?*  
- HDI/ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢ã¯**ä¿¡é ¼æ€§æ¤œè¨¼**æ¸ˆã¿ã‹ï¼Ÿ  
  *Are HDI/microvias validated for reliability?*  

---

## ğŸ§­ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢ / Handoff Template
| é …ç›® / Item | æŒ‡å®š / Spec |
|---|---|
| ãƒ“ã‚¢ç¨®é¡ / Via Type | Through / Blind / Buried / Microvia |
| ãƒ“ã‚¢å¾„ / Diameter | 0.2 mmï¼ˆæ©Ÿæ¢°ãƒ‰ãƒªãƒ«ï¼‰ |
| ã‚¢ã‚¹ãƒšã‚¯ãƒˆæ¯” / Aspect Ratio | â‰¤10 |
| ã‚¹ã‚¿ãƒ–å‡¦ç† / Stub Handling | Backdrillï¼ˆå¿…è¦Netsï¼‰ |
| ãƒ“ã‚¢å……å¡« / Filling | Resin filledï¼ˆBGAé ˜åŸŸï¼‰ |
| é…ç½®å¯†åº¦ / Density | GND via 1 per 3â€“5 mm |

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links
- [ğŸ“– Impedance Control](./impedance-control.md)  
- [ğŸ“– Simulation](./simulation.md)  
- [ğŸ“– Reliability](./reliability.md)  

---

## â¬†ï¸ Back to PCB
[![Back Site](https://img.shields.io/badge/â¬†ï¸%20Back-Site-brightgreen?logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/)  
[![Back Repo](https://img.shields.io/badge/â¬†ï¸%20Back-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/PCB)
