// BEQ
//initial begin
//mem[0] = 32'b000000000101_00000_000_00010_0010011 ;  // ADDI x2, x0, 5
//mem[1] = 32'b000000000101_00000_000_00011_0010011 ;  // ADDI x3, x0, 5
//mem[2] = 32'b0000000_00011_00010_000_00010_1100011 ; // BEQ x2, x3, +8
//mem[3] = 32'b0000000_00000_00000_000_00110_0110011 ; // ADD x6, x0, x0   (should be skipped)
//end

// === BLT 

//initial begin
//mem[0] = 32'b000000000101_00000_000_00010_0010011 ;  // ADDI x2, x0, 5
//mem[1] = 32'b000000000110_00000_000_00011_0010011 ;  // ADDI x3, x0, 6
//mem[2] = 32'b0000000_00011_00010_100_00010_1100011 ; // BLT x2, x3, +8
//mem[3] = 32'b0000000_00000_00000_000_01000_0110011 ; // ADD x8, x0, x0   (should be skipped)
//end

// === BGE

//initial
//mem[0] = 32'b000000000101_00000_000_00010_0010011 ;  // ADDI x2, x0, 5
//mem[1] = 32'b000000000100_00000_000_00011_0010011 ;  // ADDI x3, x0, 4
//mem[2] = 32'b0000000_00011_00010_101_00010_1100011 ; // BGE x2, x3, +8
//mem[3] = 32'b0000000_00000_00000_000_01001_0110011 ; // ADD x9, x0, x0   (should be skipped)
//end

// === BLTU 

//initial
//mem[0] = 32'b000000000101_00000_000_00010_0010011 ;  // ADDI x2, x0, 5
//mem[1] = 32'b000000000110_00000_000_00011_0010011 ;  // ADDI x3, x0, 6
//mem[2] = 32'b0000000_00011_00010_110_00010_1100011 ; // BLTU x2, x3, +8
//mem[3] = 32'b0000000_00000_00000_000_01010_0110011 ; // ADD x10, x0, x0  (should be skipped)
//end

// === BGEU 

//initial
//mem[0] = 32'b000000000101_00000_000_00010_0010011 ;  // ADDI x2, x0, 5
//mem[1] = 32'b000000000101_00000_000_00011_0010011 ;  // ADDI x3, x0, 5
//mem[2] = 32'b0000000_00011_00010_111_00010_1100011 ; // BGEU x2, x3, +8
//mem[3] = 32'b0000000_00000_00000_000_01011_0110011 ; // ADD x11, x0, x0  (should be skipped)
//end