// Seed: 2155099081
module module_0 (
    input tri0 id_0,
    output wire id_1,
    output wand id_2,
    input wire id_3,
    output tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    output tri1 id_7,
    output tri0 id_8,
    output wand id_9,
    input tri0 id_10,
    input tri id_11,
    output wire id_12,
    input tri id_13,
    input tri0 id_14,
    input supply0 id_15,
    input uwire id_16,
    input wire id_17,
    output wor id_18,
    output supply1 id_19,
    output wor id_20,
    input tri1 id_21,
    output tri1 id_22,
    output supply0 id_23,
    input tri1 id_24,
    input wor id_25,
    input supply0 module_0,
    output tri0 id_27,
    output supply0 id_28,
    input wor id_29,
    input uwire id_30,
    input wor id_31,
    input uwire id_32
);
  wire id_34;
  assign id_6 = id_0 !=? 1;
  id_35(
      .id_0(1), .id_1(1 < id_19), .id_2(id_7), .min(), .id_3(id_22)
  );
  assign id_27 = $display >= "";
  wire  id_36;
  wire  id_37;
  wire  id_38;
  uwire id_39 = id_5 - 1'h0;
  genvar id_40;
  wire id_41;
  wire id_42;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output wor id_8,
    output uwire id_9,
    output wand id_10
);
  module_0(
      id_2,
      id_7,
      id_7,
      id_2,
      id_7,
      id_1,
      id_10,
      id_8,
      id_10,
      id_10,
      id_3,
      id_2,
      id_9,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_4,
      id_10,
      id_10,
      id_2,
      id_9,
      id_8,
      id_6,
      id_6,
      id_1,
      id_9,
      id_7,
      id_2,
      id_3,
      id_0,
      id_6
  );
  assign id_4 = (1);
  assign id_7 = id_1;
  assign id_5 = 1;
endmodule
