/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [9:0] _10_;
  wire [7:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [21:0] celloutsig_0_22z;
  reg [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[69] ? in_data[4] : in_data[20]);
  assign celloutsig_0_2z = !(in_data[25] ? in_data[12] : _00_);
  assign celloutsig_0_25z = !(celloutsig_0_21z ? celloutsig_0_11z : celloutsig_0_22z[12]);
  assign celloutsig_0_27z = !(celloutsig_0_23z[1] ? celloutsig_0_19z : celloutsig_0_6z);
  assign celloutsig_0_31z = !(celloutsig_0_24z ? celloutsig_0_25z : _01_);
  assign celloutsig_0_32z = !(celloutsig_0_31z ? celloutsig_0_31z : celloutsig_0_20z);
  assign celloutsig_0_3z = !(in_data[39] ? in_data[50] : in_data[89]);
  assign celloutsig_0_38z = !(celloutsig_0_17z ? celloutsig_0_5z : celloutsig_0_14z);
  assign celloutsig_0_43z = !(celloutsig_0_21z ? celloutsig_0_9z : celloutsig_0_22z[2]);
  assign celloutsig_0_4z = !(_07_ ? _05_ : celloutsig_0_0z);
  assign celloutsig_0_47z = !(celloutsig_0_32z ? celloutsig_0_27z : celloutsig_0_32z);
  assign celloutsig_0_53z = !(celloutsig_0_14z ? celloutsig_0_32z : celloutsig_0_17z);
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_4z : in_data[4]);
  assign celloutsig_0_55z = !(celloutsig_0_53z ? celloutsig_0_2z : celloutsig_0_38z);
  assign celloutsig_0_56z = !(celloutsig_0_43z ? celloutsig_0_38z : celloutsig_0_47z);
  assign celloutsig_1_0z = !(in_data[107] ? in_data[175] : in_data[190]);
  assign celloutsig_1_1z = !(in_data[116] ? celloutsig_1_0z : in_data[143]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_0z : in_data[129]);
  assign celloutsig_1_3z = !(celloutsig_1_1z ? celloutsig_1_2z : in_data[138]);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_5z = !(celloutsig_1_1z ? in_data[122] : celloutsig_1_0z);
  assign celloutsig_0_6z = !(celloutsig_0_4z ? celloutsig_0_5z : celloutsig_0_0z);
  assign celloutsig_1_14z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_0z);
  assign celloutsig_0_7z = !(celloutsig_0_3z ? _07_ : celloutsig_0_4z);
  assign celloutsig_1_18z = !(celloutsig_1_0z ? in_data[168] : celloutsig_1_4z);
  assign celloutsig_1_19z = !(celloutsig_1_1z ? celloutsig_1_5z : celloutsig_1_14z);
  assign celloutsig_0_8z = !(celloutsig_0_6z ? in_data[74] : celloutsig_0_5z);
  assign celloutsig_0_9z = !(celloutsig_0_4z ? _00_ : celloutsig_0_2z);
  assign celloutsig_0_10z = !(celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_11z = !(celloutsig_0_4z ? celloutsig_0_10z : in_data[49]);
  assign celloutsig_0_12z = !(celloutsig_0_3z ? celloutsig_0_8z : celloutsig_0_5z);
  assign celloutsig_0_13z = !(celloutsig_0_11z ? celloutsig_0_0z : _06_);
  assign celloutsig_0_14z = !(celloutsig_0_7z ? celloutsig_0_9z : celloutsig_0_4z);
  assign celloutsig_0_15z = !(celloutsig_0_14z ? celloutsig_0_12z : _06_);
  assign celloutsig_0_17z = !(celloutsig_0_3z ? celloutsig_0_16z[9] : celloutsig_0_4z);
  assign celloutsig_0_19z = !(celloutsig_0_17z ? celloutsig_0_13z : _09_);
  assign celloutsig_0_20z = !(celloutsig_0_3z ? _00_ : celloutsig_0_11z);
  assign celloutsig_0_21z = !(_05_ ? celloutsig_0_20z : celloutsig_0_11z);
  assign celloutsig_0_24z = !(in_data[83] ? in_data[51] : celloutsig_0_23z[2]);
  reg [7:0] _51_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _51_ <= 8'h00;
    else _51_ <= { in_data[35:31], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _11_[7], _06_, _11_[5], _02_, _00_, _07_, _11_[1], _05_ } = _51_;
  reg [9:0] _52_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _52_ <= 10'h000;
    else _52_ <= celloutsig_0_16z[14:5];
  assign { _10_[9], _03_, _08_, _10_[6], _09_, _04_, _10_[3:1], _01_ } = _52_;
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 19'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_16z = { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_22z = 22'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_22z = { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_16z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_23z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_23z = { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_5z };
  assign { _10_[8:7], _10_[5:4], _10_[0] } = { _03_, _08_, _09_, _04_, _01_ };
  assign { _11_[6], _11_[4:2], _11_[0] } = { _06_, _02_, _00_, _07_, _05_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
