# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VHDL_DICE5/VHDL_DICE5.srcs/sources_1/new/freq_dev.vhd" \
"../../../../../VHDL_DICE5/VHDL_DICE5.srcs/sources_1/new/dice_FSM.vhd" \
"../../../../../VHDL_DICE5/VHDL_DICE5.srcs/sources_1/new/dices_and_sum.vhd" \
"../../../../../VHDL_DICE5/VHDL_DICE5.srcs/sources_1/new/dice_game.vhd" \
"../../../../../VHDL_DICE5/VHDL_DICE5.srcs/sim_1/new/dice_game_test_bench.vhd" \

# Do not sort compile order
nosort
