###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       310853   # Number of WRITE/WRITEP commands
num_reads_done                 =      1005817   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       751179   # Number of read row buffer hits
num_read_cmds                  =      1005812   # Number of READ/READP commands
num_writes_done                =       310878   # Number of read requests issued
num_write_row_hits             =       253341   # Number of write row buffer hits
num_act_cmds                   =       314029   # Number of ACT commands
num_pre_cmds                   =       313997   # Number of PRE commands
num_ondemand_pres              =       288365   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9539142   # Cyles of rank active rank.0
rank_active_cycles.1           =      9308982   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       460858   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       691018   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1260067   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15813   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3737   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1849   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2121   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2566   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3369   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3358   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1102   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          495   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22225   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           43   # Write cmd latency (cycles)
write_latency[20-39]           =          455   # Write cmd latency (cycles)
write_latency[40-59]           =          611   # Write cmd latency (cycles)
write_latency[60-79]           =         1109   # Write cmd latency (cycles)
write_latency[80-99]           =         1915   # Write cmd latency (cycles)
write_latency[100-119]         =         3174   # Write cmd latency (cycles)
write_latency[120-139]         =         4979   # Write cmd latency (cycles)
write_latency[140-159]         =         6866   # Write cmd latency (cycles)
write_latency[160-179]         =         8586   # Write cmd latency (cycles)
write_latency[180-199]         =        10285   # Write cmd latency (cycles)
write_latency[200-]            =       272830   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       282426   # Read request latency (cycles)
read_latency[40-59]            =       104558   # Read request latency (cycles)
read_latency[60-79]            =       135443   # Read request latency (cycles)
read_latency[80-99]            =        69848   # Read request latency (cycles)
read_latency[100-119]          =        55048   # Read request latency (cycles)
read_latency[120-139]          =        46946   # Read request latency (cycles)
read_latency[140-159]          =        33675   # Read request latency (cycles)
read_latency[160-179]          =        27078   # Read request latency (cycles)
read_latency[180-199]          =        22272   # Read request latency (cycles)
read_latency[200-]             =       228515   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.55178e+09   # Write energy
read_energy                    =  4.05543e+09   # Read energy
act_energy                     =  8.59183e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.21212e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.31689e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95242e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8088e+09   # Active standby energy rank.1
average_read_latency           =      168.844   # Average read request latency (cycles)
average_interarrival           =      7.59455   # Average request interarrival latency (cycles)
total_energy                   =  1.94852e+10   # Total energy (pJ)
average_power                  =      1948.52   # Average power (mW)
average_bandwidth              =      11.2358   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       311589   # Number of WRITE/WRITEP commands
num_reads_done                 =       986961   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       724587   # Number of read row buffer hits
num_read_cmds                  =       986957   # Number of READ/READP commands
num_writes_done                =       311597   # Number of read requests issued
num_write_row_hits             =       247857   # Number of write row buffer hits
num_act_cmds                   =       327899   # Number of ACT commands
num_pre_cmds                   =       327868   # Number of PRE commands
num_ondemand_pres              =       302214   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9432101   # Cyles of rank active rank.0
rank_active_cycles.1           =      9401356   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       567899   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       598644   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1240050   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17806   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3669   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1748   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2209   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2497   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3415   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3293   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1171   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          476   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22224   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           56   # Write cmd latency (cycles)
write_latency[20-39]           =          505   # Write cmd latency (cycles)
write_latency[40-59]           =          721   # Write cmd latency (cycles)
write_latency[60-79]           =         1164   # Write cmd latency (cycles)
write_latency[80-99]           =         2064   # Write cmd latency (cycles)
write_latency[100-119]         =         3470   # Write cmd latency (cycles)
write_latency[120-139]         =         5408   # Write cmd latency (cycles)
write_latency[140-159]         =         7622   # Write cmd latency (cycles)
write_latency[160-179]         =         9606   # Write cmd latency (cycles)
write_latency[180-199]         =        11106   # Write cmd latency (cycles)
write_latency[200-]            =       269867   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       281107   # Read request latency (cycles)
read_latency[40-59]            =       103599   # Read request latency (cycles)
read_latency[60-79]            =       143272   # Read request latency (cycles)
read_latency[80-99]            =        70710   # Read request latency (cycles)
read_latency[100-119]          =        55112   # Read request latency (cycles)
read_latency[120-139]          =        46806   # Read request latency (cycles)
read_latency[140-159]          =        32349   # Read request latency (cycles)
read_latency[160-179]          =        25218   # Read request latency (cycles)
read_latency[180-199]          =        20389   # Read request latency (cycles)
read_latency[200-]             =       208395   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.55545e+09   # Write energy
read_energy                    =  3.97941e+09   # Read energy
act_energy                     =  8.97132e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.72592e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.87349e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88563e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86645e+09   # Active standby energy rank.1
average_read_latency           =      158.509   # Average read request latency (cycles)
average_interarrival           =      7.70066   # Average request interarrival latency (cycles)
total_energy                   =  1.94487e+10   # Total energy (pJ)
average_power                  =      1944.87   # Average power (mW)
average_bandwidth              =       11.081   # Average bandwidth
