{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579435778191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579435778192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 20:09:37 2020 " "Processing started: Sun Jan 19 20:09:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579435778192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579435778192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wavelet -c wavelet " "Command: quartus_map --read_settings_files=on --write_settings_files=off wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579435778192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1579435778802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/tables.v 1 1 " "Found 1 design units, including 1 entities, in source file code/tables.v" { { "Info" "ISGN_ENTITY_NAME" "1 tables " "Found entity 1: tables" {  } { { "code/tables.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/tables.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435778944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435778944 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit mq_coder.v(6) " "Verilog HDL Declaration warning at mq_coder.v(6): \"bit\" is SystemVerilog-2005 keyword" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1579435778948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/mq_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/mq_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 mq_coder " "Found entity 1: mq_coder" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435778950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435778950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/find_highest_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/find_highest_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_highest_bit " "Found entity 1: find_highest_bit" {  } { { "code/find_highest_bit.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/find_highest_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435778956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435778956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/code_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file code/code_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_queue " "Found entity 1: code_queue" {  } { { "code/code_queue.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435778963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435778963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file code/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "code/testbench.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435778974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435778974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_fast.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_fast.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_fast " "Found entity 1: wavelet_fast" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435778988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435778988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ipcore/ram.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435778996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435778996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ram_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ram_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_testbench " "Found entity 1: ram_testbench" {  } { { "code/ram_testbench.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file code/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ipcore/fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/waveletqueue_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/waveletqueue_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 waveletqueue_tb " "Found entity 1: waveletqueue_tb" {  } { { "code/waveletqueue_tb.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/waveletqueue_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_transform.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_transform.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_transform " "Found entity 1: wavelet_transform" {  } { { "code/wavelet_transform.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_transform_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_transform_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_transform_tb " "Found entity 1: wavelet_transform_tb" {  } { { "code/wavelet_transform_tb.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/wavelet_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file code/wavelet_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 wavelet_queue " "Found entity 1: wavelet_queue" {  } { { "code/wavelet_queue.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_queue.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/bit_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/bit_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_fifo " "Found entity 1: bit_fifo" {  } { { "ipcore/bit_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/cx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/cx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cx_fifo " "Found entity 1: cx_fifo" {  } { { "ipcore/cx_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/bit_plane_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/bit_plane_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_plane_coder " "Found entity 1: bit_plane_coder" {  } { { "code/bit_plane_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/bit_plane_coder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/bit_plane_coder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/bit_plane_coder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_plane_coder_tb " "Found entity 1: bit_plane_coder_tb" {  } { { "code/bit_plane_coder_tb.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/bit_plane_coder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ram_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ram_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_reader " "Found entity 1: ram_reader" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/img_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/img_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_coder " "Found entity 1: img_coder" {  } { { "code/img_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ram_conversion.v 1 1 " "Found 1 design units, including 1 entities, in source file code/ram_conversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_conversion " "Found entity 1: ram_conversion" {  } { { "code/ram_conversion.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_conversion.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "img_coder " "Elaborating entity \"img_coder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579435779302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_queue code_queue:b2v_code_queue_inst1 " "Elaborating entity \"code_queue\" for hierarchy \"code_queue:b2v_code_queue_inst1\"" {  } { { "code/img_coder.v" "b2v_code_queue_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_fifo code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1 " "Elaborating entity \"bit_fifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\"" {  } { { "code/code_queue.v" "b2v_bit_fifo_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/bit_fifo.v" "scfifo_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/bit_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579435779421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779422 ""}  } { { "ipcore/bit_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/bit_fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1579435779422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8d31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8d31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8d31 " "Found entity 1: scfifo_8d31" {  } { { "db/scfifo_8d31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_8d31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8d31 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated " "Elaborating entity \"scfifo_8d31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fj31 " "Found entity 1: a_dpfifo_fj31" {  } { { "db/a_dpfifo_fj31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fj31 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo " "Elaborating entity \"a_dpfifo_fj31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\"" {  } { { "db/scfifo_8d31.tdf" "dpfifo" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_8d31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_brd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brd1 " "Found entity 1: altsyncram_brd1" {  } { { "db/altsyncram_brd1.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_brd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brd1 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|altsyncram_brd1:FIFOram " "Elaborating entity \"altsyncram_brd1\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|altsyncram_brd1:FIFOram\"" {  } { { "db/a_dpfifo_fj31.tdf" "FIFOram" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fj31.tdf" "almost_full_comparer" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:two_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cmpr_hs8:two_comparison\"" {  } { { "db/a_dpfifo_fj31.tdf" "two_comparison" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_unb:rd_ptr_msb " "Elaborating entity \"cntr_unb\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_unb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fj31.tdf" "rd_ptr_msb" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_fj31.tdf" "usedw_counter" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435779960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435779960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"code_queue:b2v_code_queue_inst1\|bit_fifo:b2v_bit_fifo_inst1\|scfifo:scfifo_component\|scfifo_8d31:auto_generated\|a_dpfifo_fj31:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_fj31.tdf" "wr_ptr" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_fj31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cx_fifo code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1 " "Elaborating entity \"cx_fifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\"" {  } { { "code/code_queue.v" "b2v_cx_fifo_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435779972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/cx_fifo.v" "scfifo_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\"" {  } { { "ipcore/cx_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579435780023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780024 ""}  } { { "ipcore/cx_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/cx_fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1579435780024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bd31 " "Found entity 1: scfifo_bd31" {  } { { "db/scfifo_bd31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_bd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bd31 code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated " "Elaborating entity \"scfifo_bd31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ij31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ij31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ij31 " "Found entity 1: a_dpfifo_ij31" {  } { { "db/a_dpfifo_ij31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_ij31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ij31 code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo " "Elaborating entity \"a_dpfifo_ij31\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo\"" {  } { { "db/scfifo_bd31.tdf" "dpfifo" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_bd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hrd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hrd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hrd1 " "Found entity 1: altsyncram_hrd1" {  } { { "db/altsyncram_hrd1.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_hrd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hrd1 code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo\|altsyncram_hrd1:FIFOram " "Elaborating entity \"altsyncram_hrd1\" for hierarchy \"code_queue:b2v_code_queue_inst1\|cx_fifo:b2v_cx_fifo_inst1\|scfifo:scfifo_component\|scfifo_bd31:auto_generated\|a_dpfifo_ij31:dpfifo\|altsyncram_hrd1:FIFOram\"" {  } { { "db/a_dpfifo_ij31.tdf" "FIFOram" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_ij31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mq_coder code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1 " "Elaborating entity \"mq_coder\" for hierarchy \"code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\"" {  } { { "code/code_queue.v" "b2v_mqcoder_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/code_queue.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780234 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_next mq_coder.v(71) " "Verilog HDL Always Construct warning at mq_coder.v(71): inferring latch(es) for variable \"step_next\", which holds its previous value in one or more paths through the always construct" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1579435780239 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 mq_coder.v(126) " "Verilog HDL assignment warning at mq_coder.v(126): truncated value with size 28 to match size of target (8)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579435780239 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.UPDATE mq_coder.v(71) " "Inferred latch for \"step_next.UPDATE\" at mq_coder.v(71)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780239 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.IDLE mq_coder.v(71) " "Inferred latch for \"step_next.IDLE\" at mq_coder.v(71)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780239 "|img_coder|code_queue:b2v_code_queue_inst1|mq_coder:b2v_mqcoder_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_highest_bit code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|find_highest_bit:find_highest_bit_inst1 " "Elaborating entity \"find_highest_bit\" for hierarchy \"code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|find_highest_bit:find_highest_bit_inst1\"" {  } { { "code/mq_coder.v" "find_highest_bit_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tables code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|tables:tables_inst1 " "Elaborating entity \"tables\" for hierarchy \"code_queue:b2v_code_queue_inst1\|mq_coder:b2v_mqcoder_inst1\|tables:tables_inst1\"" {  } { { "code/mq_coder.v" "tables_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_conversion ram_conversion:b2v_inst " "Elaborating entity \"ram_conversion\" for hierarchy \"ram_conversion:b2v_inst\"" {  } { { "code/img_coder.v" "b2v_inst" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_plane_coder ram_conversion:b2v_inst\|bit_plane_coder:b2v_bit_plane_coder_inst1 " "Elaborating entity \"bit_plane_coder\" for hierarchy \"ram_conversion:b2v_inst\|bit_plane_coder:b2v_bit_plane_coder_inst1\"" {  } { { "code/ram_conversion.v" "b2v_bit_plane_coder_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_conversion.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bit_plane_coder.v(41) " "Verilog HDL assignment warning at bit_plane_coder.v(41): truncated value with size 32 to match size of target (8)" {  } { { "code/bit_plane_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/bit_plane_coder.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579435780274 "|img_coder|bit_plane_coder:b2v_bit_plane_coder_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_reader ram_conversion:b2v_inst\|ram_reader:b2v_ram_reader_inst1 " "Elaborating entity \"ram_reader\" for hierarchy \"ram_conversion:b2v_inst\|ram_reader:b2v_ram_reader_inst1\"" {  } { { "code/ram_conversion.v" "b2v_ram_reader_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_conversion.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 ram_reader.v(41) " "Verilog HDL assignment warning at ram_reader.v(41): truncated value with size 12 to match size of target (6)" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579435780279 "|img_coder|ram_conversion:b2v_inst|ram_reader:b2v_ram_reader_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 ram_reader.v(42) " "Verilog HDL assignment warning at ram_reader.v(42): truncated value with size 12 to match size of target (6)" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579435780279 "|img_coder|ram_conversion:b2v_inst|ram_reader:b2v_ram_reader_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_reader.v(103) " "Verilog HDL Case Statement information at ram_reader.v(103): all case item expressions in this case statement are onehot" {  } { { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1579435780282 "|img_coder|ram_conversion:b2v_inst|ram_reader:b2v_ram_reader_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavelet_transform wavelet_transform:b2v_wavlet_transform_inst1 " "Elaborating entity \"wavelet_transform\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\"" {  } { { "code/img_coder.v" "b2v_wavlet_transform_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/img_coder.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1 " "Elaborating entity \"controller\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|controller:b2v_controller_inst1\"" {  } { { "code/wavelet_transform.v" "b2v_controller_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(71) " "Verilog HDL assignment warning at controller.v(71): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579435780351 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(74) " "Verilog HDL assignment warning at controller.v(74): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579435780351 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(79) " "Verilog HDL assignment warning at controller.v(79): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579435780351 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 controller.v(82) " "Verilog HDL assignment warning at controller.v(82): truncated value with size 32 to match size of target (12)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579435780351 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(95) " "Verilog HDL Case Statement warning at controller.v(95): incomplete case statement has no default case item" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1579435780351 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(95) " "Verilog HDL Case Statement information at controller.v(95): all case item expressions in this case statement are onehot" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1579435780351 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_next controller.v(95) " "Verilog HDL Always Construct warning at controller.v(95): inferring latch(es) for variable \"step_next\", which holds its previous value in one or more paths through the always construct" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1579435780352 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(155) " "Verilog HDL Case Statement information at controller.v(155): all case item expressions in this case statement are onehot" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1579435780352 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wavelet_lineaddress controller.v(20) " "Output port \"wavelet_lineaddress\" at controller.v(20) has no driver" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1579435780352 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.END controller.v(95) " "Inferred latch for \"step_next.END\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780352 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.BUFFER3 controller.v(95) " "Inferred latch for \"step_next.BUFFER3\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780352 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET4 controller.v(95) " "Inferred latch for \"step_next.WAVELET4\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780352 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESTART3 controller.v(95) " "Inferred latch for \"step_next.RESTART3\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780352 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.BUFFER2 controller.v(95) " "Inferred latch for \"step_next.BUFFER2\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780352 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET3 controller.v(95) " "Inferred latch for \"step_next.WAVELET3\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780352 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESTART2 controller.v(95) " "Inferred latch for \"step_next.RESTART2\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780353 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.BUFFER1 controller.v(95) " "Inferred latch for \"step_next.BUFFER1\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780353 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET2 controller.v(95) " "Inferred latch for \"step_next.WAVELET2\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780353 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESTART1 controller.v(95) " "Inferred latch for \"step_next.RESTART1\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780353 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.WAVELET1 controller.v(95) " "Inferred latch for \"step_next.WAVELET1\" at controller.v(95)" {  } { { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435780353 "|wavelet_transform|controller:b2v_controller_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1 " "Elaborating entity \"ram\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\"" {  } { { "code/wavelet_transform.v" "b2v_ram_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram.v" "altsyncram_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\"" {  } { { "ipcore/ram.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pic_ram.mif " "Parameter \"init_file\" = \"pic_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780419 ""}  } { { "ipcore/ram.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/ram.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1579435780419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5l2 " "Found entity 1: altsyncram_j5l2" {  } { { "db/altsyncram_j5l2.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_j5l2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j5l2 wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\|altsyncram_j5l2:auto_generated " "Elaborating entity \"altsyncram_j5l2\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|ram:b2v_ram_inst1\|altsyncram:altsyncram_component\|altsyncram_j5l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavelet_queue wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1 " "Elaborating entity \"wavelet_queue\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\"" {  } { { "code/wavelet_transform.v" "b2v_wavelet_queue_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_transform.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even " "Elaborating entity \"fifo\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\"" {  } { { "code/wavelet_queue.v" "b2v_fifo_even" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_queue.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\"" {  } { { "ipcore/fifo.v" "scfifo_component" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\"" {  } { { "ipcore/fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component " "Instantiated megafunction \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780573 ""}  } { { "ipcore/fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/ipcore/fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1579435780573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ij31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ij31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ij31 " "Found entity 1: scfifo_ij31" {  } { { "db/scfifo_ij31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_ij31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ij31 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated " "Elaborating entity \"scfifo_ij31\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pp31 " "Found entity 1: a_dpfifo_pp31" {  } { { "db/a_dpfifo_pp31.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pp31 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo " "Elaborating entity \"a_dpfifo_pp31\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\"" {  } { { "db/scfifo_ij31.tdf" "dpfifo" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/scfifo_ij31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7e " "Found entity 1: a_fefifo_t7e" {  } { { "db/a_fefifo_t7e.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_fefifo_t7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7e wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state " "Elaborating entity \"a_fefifo_t7e\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state\"" {  } { { "db/a_dpfifo_pp31.tdf" "fifo_state" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_go7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_go7:count_usedw " "Elaborating entity \"cntr_go7\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_go7:count_usedw\"" {  } { { "db/a_fefifo_t7e.tdf" "count_usedw" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_fefifo_t7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k811 " "Found entity 1: dpram_k811" {  } { { "db/dpram_k811.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/dpram_k811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k811 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram " "Elaborating entity \"dpram_k811\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram\"" {  } { { "db/a_dpfifo_pp31.tdf" "FIFOram" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3k1 " "Found entity 1: altsyncram_s3k1" {  } { { "db/altsyncram_s3k1.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/altsyncram_s3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3k1 wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram\|altsyncram_s3k1:altsyncram1 " "Elaborating entity \"altsyncram_s3k1\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|dpram_k811:FIFOram\|altsyncram_s3k1:altsyncram1\"" {  } { { "db/dpram_k811.tdf" "altsyncram1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/dpram_k811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/cntr_4ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579435780941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579435780941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|cntr_4ob:rd_ptr_count " "Elaborating entity \"cntr_4ob\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|fifo:b2v_fifo_even\|scfifo:scfifo_component\|scfifo_ij31:auto_generated\|a_dpfifo_pp31:dpfifo\|cntr_4ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_pp31.tdf" "rd_ptr_count" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/db/a_dpfifo_pp31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435780943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavelet_fast wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst " "Elaborating entity \"wavelet_fast\" for hierarchy \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\"" {  } { { "code/wavelet_queue.v" "b2v_inst" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_queue.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579435781014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 wavelet_fast.v(43) " "Verilog HDL assignment warning at wavelet_fast.v(43): truncated value with size 32 to match size of target (16)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1579435781018 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wavelet_fast.v(62) " "Verilog HDL Case Statement warning at wavelet_fast.v(62): incomplete case statement has no default case item" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wavelet_fast.v(62) " "Verilog HDL Case Statement information at wavelet_fast.v(62): all case item expressions in this case statement are onehot" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_next wavelet_fast.v(62) " "Verilog HDL Always Construct warning at wavelet_fast.v(62): inferring latch(es) for variable \"step_next\", which holds its previous value in one or more paths through the always construct" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wavelet_fast.v(108) " "Verilog HDL Case Statement information at wavelet_fast.v(108): all case item expressions in this case statement are onehot" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output_valid wavelet_fast.v(13) " "Output port \"output_valid\" at wavelet_fast.v(13) has no driver" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.RESET wavelet_fast.v(62) " "Inferred latch for \"step_next.RESET\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.STOP wavelet_fast.v(62) " "Inferred latch for \"step_next.STOP\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.CAL wavelet_fast.v(62) " "Inferred latch for \"step_next.CAL\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.CAL0 wavelet_fast.v(62) " "Inferred latch for \"step_next.CAL0\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.LOAD wavelet_fast.v(62) " "Inferred latch for \"step_next.LOAD\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.IDLE wavelet_fast.v(62) " "Inferred latch for \"step_next.IDLE\" at wavelet_fast.v(62)" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579435781019 "|wavelet_transform|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1579435785562 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/mq_coder.v" 105 -1 0 } } { "code/ram_reader.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/ram_reader.v" 103 -1 0 } } { "code/controller.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/controller.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1579435785609 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1579435785610 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\] wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~_emulated wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~1 " "Register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]\" is converted into an equivalent circuit using register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~_emulated\" and latch \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[4\]~1\"" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1579435785610 "|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\] wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~_emulated wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~5 " "Register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]\" is converted into an equivalent circuit using register \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~_emulated\" and latch \"wavelet_transform:b2v_wavlet_transform_inst1\|wavelet_queue:b2v_wavelet_queue_inst1\|wavelet_fast:b2v_inst\|odd_offset\[5\]~5\"" {  } { { "code/wavelet_fast.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/code/wavelet_fast.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1579435785610 "|img_coder|wavelet_transform:b2v_wavlet_transform_inst1|wavelet_queue:b2v_wavelet_queue_inst1|wavelet_fast:b2v_inst|odd_offset[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1579435785610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1579435788150 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1579435791454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1579435792074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579435792074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2663 " "Implemented 2663 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1579435792469 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1579435792469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2551 " "Implemented 2551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1579435792469 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1579435792469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1579435792469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579435792514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 20:09:52 2020 " "Processing ended: Sun Jan 19 20:09:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579435792514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579435792514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579435792514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579435792514 ""}
