INFO-FLOW: Workspace /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1 opened at Tue Aug 15 18:22:55 EDT 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     set_part xc7vx690tffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7vx690tffg1761-2 
Execute       create_platform xc7vx690tffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
Command       create_platform done; 2.22 sec.
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.31 sec.
Execute     create_clock -period 6.4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
Execute       ap_set_clock -name default -period 6.4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
Execute     set_top rocev2_top 
INFO: [HLS 200-1510] Running: set_top rocev2_top 
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' to the project
Execute     add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding test bench file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp' to the project
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.65 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.6 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.95 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.6 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.27 sec.
Execute           source /home/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.42 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.58 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.68 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.59 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.53 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.1 sec.
Command         clang_tidy done; 1.19 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.52 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.62 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.61 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.56 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.56 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.21 sec.
Command         clang_tidy done; 1.33 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.55 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.64 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.63 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.22 sec.
Command         clang_tidy done; 1.35 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.54 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.66 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:226:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:257:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:357:6)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:375:2)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:398:6)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:422:4)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:430:2)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:431:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:441:2)
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.64 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.24 sec.
Command         clang_tidy done; 1.36 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.56 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.69 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.63 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.22 sec.
Command         clang_tidy done; 1.34 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.56 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.68 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.59 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.53 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.53 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.11 sec.
Command         clang_tidy done; 1.19 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.52 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.61 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 0.81 sec.
ERROR: [HLS 207-3777] use of undeclared identifier 'tx_connTable2qpi_rsp'; did you mean 'tx_connTable2ibh_rsp'? (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2366:32)
INFO: [HLS 207-4436] 'tx_connTable2ibh_rsp' declared here (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2362:32)
WARNING: [HLS 207-4973] enumeration value 'RPCH_HEADER' not handled in switch (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:99:10)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 37.88 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 37.89 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.29 seconds. CPU system time: 4.6 seconds. Elapsed time: 37.89 seconds; current allocated memory: 17.352 MB.
Command   ap_source done; error code: 1; 50.32 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1 opened at Tue Aug 15 18:27:58 EDT 2023
Execute       ap_set_clock -name default -period 6.4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
Execute       set_part xc7vx690t-ffg1761-2 
Execute         create_platform xc7vx690t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
Command         create_platform done; 2.21 sec.
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.31 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.37 sec.
Execute     set_part xc7vx690tffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7vx690tffg1761-2 
Execute       create_platform xc7vx690tffg1761-2 -board  
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 6.4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
Execute     set_top rocev2_top 
INFO: [HLS 200-1510] Running: set_top rocev2_top 
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' to the project
Execute     add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding test bench file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp' to the project
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.65 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.6 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.96 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.6 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.28 sec.
Execute           source /home/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.43 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.57 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.69 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.59 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.1 sec.
Command         clang_tidy done; 1.18 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.52 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.62 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.62 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.22 sec.
Command         clang_tidy done; 1.34 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.54 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.64 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.64 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.23 sec.
Command         clang_tidy done; 1.35 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.56 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.66 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:226:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:257:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:357:6)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:375:2)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:398:6)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:422:4)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:430:2)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:431:3)
WARNING: [HLS 207-997] '/*' within block comment (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp:441:2)
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.64 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.24 sec.
Command         clang_tidy done; 1.37 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.58 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.68 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/../../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.64 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.23 sec.
Command         clang_tidy done; 1.36 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.56 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.68 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.59 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.53 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.54 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.53 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.1 sec.
Command         clang_tidy done; 1.18 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.52 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.62 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.81 sec.
WARNING: [HLS 207-4973] enumeration value 'RPCH_HEADER' not handled in switch (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:105:10)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.76 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.75 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.76 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.46 sec.
Command         clang_tidy done; 1.58 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.74 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.95 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.62 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.21 sec.
Command         clang_tidy done; 1.32 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.54 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.64 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.64 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.23 sec.
Command         clang_tidy done; 1.35 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.56 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.68 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:476:26)
WARNING: [HLS 207-5292] unused parameter 'reg_ip_address' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:208:18)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.62 sec.
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:179:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:179:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:180:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:180:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:181:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:181:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:182:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:182:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:183:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:183:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:184:9)
WARNING: [HLS 207-5546] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp:184:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.13 sec.
Command         clang_tidy done; 1.21 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.54 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.66 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.64 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.24 sec.
Command         clang_tidy done; 1.36 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.57 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.7 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.cpp.clang.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.67 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.6 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.61 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.6 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.42 sec.
Command         clang_tidy done; 1.6 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.59 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.71 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.cpp.clang.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top rocev2_top -name=rocev2_top 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.59 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.53 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.11 sec.
Command         clang_tidy done; 1.19 sec.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.53 sec.
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.63 sec.
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5292] unused parameter 'output' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5292] unused parameter 'word' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5292] unused parameter 'd' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5292] unused parameter 's' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.hpp:476:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 66.94 seconds. CPU system time: 8.84 seconds. Elapsed time: 75.76 seconds; current allocated memory: 1.113 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.g.bc" "/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.g.bc"  
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/retransmitter.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/transport_timer.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_transport_protocol.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ib_utils.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv6.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_utils.g.bc /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/axi_utils.g.bc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.2 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.21 sec.
Execute         run_link_or_opt -opt -out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.39 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.39 sec.
Execute         run_link_or_opt -opt -out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rocev2_top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=rocev2_top -reflow-float-conversion -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.9 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.9 sec.
Execute         run_link_or_opt -out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.19 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.19 sec.
Execute         run_link_or_opt -opt -out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rocev2_top 
Execute           ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=rocev2_top -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.17 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.17 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=rocev2_top -mllvm -hls-db-dir -mllvm /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=6.4 -x ir /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2940.000000_DSP_3600.000000_FF_866400.000000_LUT_433200.000000_SLICE_108300.000000_URAM_0.000000 -device-name-info=xc7vx690tffg1761-2 > /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 10.24 sec.
WARNING: [HLS 214-273] In function 'void rocev2<64>(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:600:0)
WARNING: [HLS 214-273] In function 'void ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:252:0)
WARNING: [HLS 214-273] In function 'void udp<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<128>, ap_uint<16>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:210:0)
WARNING: [HLS 214-273] In function 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2320:0)
WARNING: [HLS 214-273] In function 'void multi_queue<ap_uint<64>, 500, 2048>(hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ap_uint<64>, 0>&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:526:0)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 160>::clear()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:66:11)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 160>::clear()' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:181:11)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 64>::clear()' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:76:14)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 64>::clear()' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:102:11)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 96>::clear()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:72:8)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 128>::clear()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:191:16)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 32>::clear()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:153:15)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 128>::clear()' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1066:15)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 32>::clear()' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1067:14)
INFO: [HLS 214-131] Inlining function 'packetHeader<64, 96>::clear()' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:960:11)
INFO: [HLS 214-131] Inlining function 'void multi_queue<ap_uint<64>, 500, 2048>(hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ap_uint<64>, 0>&)' into 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2737:6)
INFO: [HLS 214-131] Inlining function 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)' into 'void rocev2<64>(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:669:2)
INFO: [HLS 214-131] Inlining function 'void ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' into 'void rocev2<64>(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:645:2)
INFO: [HLS 214-131] Inlining function 'void udp<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<128>, ap_uint<16>)' into 'void rocev2<64>(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:655:2)
INFO: [HLS 214-131] Inlining function 'void rocev2<64>(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)' into 'rocev2_top(hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<128>, ap_uint<32>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:824:2)
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readReqTable_upd_rsp' with compact=bit mode in 25-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2467:0)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:203:24)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:126:24)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:43:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:41:18)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:42:25)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:39:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:135:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:135:20)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:203:24) in function 'mq_meta_table<ap_uint<64>, 2048>' completely with a factor of 2048 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:199:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:126:24) in function 'mq_pointer_table<500>' completely with a factor of 500 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:122:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:43:27) in function 'read_req_table' completely with a factor of 500 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:41:18) in function 'msn_table' completely with a factor of 500 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:42:25) in function 'state_table' completely with a factor of 500 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:38:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:39:24) in function 'conn_table' completely with a factor of 500 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:135:20) in function 'reverse<64>' completely with a factor of 8 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:133:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:135:20) in function 'reverse<32>' completely with a factor of 4 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:133:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:135:20) in function 'reverse<24>' completely with a factor of 3 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:133:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:135:20) in function 'reverse<16>' completely with a factor of 2 (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../axi_utils.hpp:133:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 160>::packetHeader() (.2823.2852.2859.2888)' into 'ipv4Header<64>::ipv4Header()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:611:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'ipv4Header<64>::getLength()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:637:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::ipv4Header()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 160>::parseWord(ap_uint<64>&)' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 160>::isReady()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::getSrcAddr()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::getLength()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::getHeaderLength()' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ipv4Meta::ipv4Meta(ap_uint<32>, ap_uint<16>)' into 'void process_ipv4<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ap_uint<4>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'ipv4Header<64>::setLength(ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:633:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::ipv4Header()' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::setLength(ap_uint<16>)' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::setDstAddr(ap_uint<32> const&)' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::setSrcAddr(ap_uint<32> const&)' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<64>::setProtocol(ap_uint<8> const&)' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 160>::consumeWord(ap_uint<64>&)' into 'void ipv4_generate_ipv4<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<32>, ap_uint<8>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:163:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::getDstPort()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:98:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::getSrcPort()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:90:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::getLength()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:106:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 64>::parseWord(ap_uint<64>&)' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::getDstPort()' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 64>::isReady()' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::getSrcPort()' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::getLength()' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'udpMeta::udpMeta(ap_uint<16>, ap_uint<16>, ap_uint<16>, bool)' into 'void process_udp<64>(hls::stream<net_axis<64>, 0>&, hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'udpMeta::udpMeta()' into 'merge_rx_meta(hls::stream<ipv4Meta, 0>&, hls::stream<udpMeta, 0>&, hls::stream<ipUdpMeta, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'ipUdpMeta::ipUdpMeta(ap_uint<128>, ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'merge_rx_meta(hls::stream<ipv4Meta, 0>&, hls::stream<udpMeta, 0>&, hls::stream<ipUdpMeta, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'ipv4Meta::ipv4Meta(ap_uint<128>, ap_uint<16>)' into 'split_tx_meta(hls::stream<ipUdpMeta, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<udpMeta, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'udpMeta::udpMeta(ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'split_tx_meta(hls::stream<ipUdpMeta, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<udpMeta, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::setDstPort(ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:94:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::setSrcPort(ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:86:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'udpHeader<64>::setLength(ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.hpp:102:0)
INFO: [HLS 214-178] Inlining function 'udpMeta::udpMeta()' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::setDstPort(ap_uint<16>)' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::setSrcPort(ap_uint<16>)' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'udpHeader<64>::setLength(ap_uint<16>)' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 64>::consumeWord(ap_uint<64>&)' into 'void generate_udp<64>(hls::stream<udpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'ifStateReq::ifStateReq(ap_uint<24>)' into 'qp_interface(hls::stream<qpContext, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<ifMsnReq, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1906:0)
INFO: [HLS 214-178] Inlining function 'ifStateReq::ifStateReq(ap_uint<16>, qpState, ap_uint<24>, ap_uint<24>)' into 'qp_interface(hls::stream<qpContext, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<ifMsnReq, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1906:0)
INFO: [HLS 214-178] Inlining function 'ifMsnReq::ifMsnReq(ap_uint<16>, ap_uint<32>)' into 'qp_interface(hls::stream<qpContext, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<ifMsnReq, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1906:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> reverse<24>(ap_uint<24> const&) (.395.398)' into 'BaseTransportHeader<64>::getDstQP()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:371:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> reverse<24>(ap_uint<24> const&) (.395.398)' into 'BaseTransportHeader<64>::getPsn()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:363:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 96>::parseWord(ap_uint<64>&)' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 96>::isReady()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::getOpCode()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::getPartitionKey()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::getDstQP()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::getPsn()' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'ibhMeta::ibhMeta(ibOpCode, ap_uint<16>, ap_uint<24>, ap_uint<24>, bool)' into 'void rx_process_ibh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 224>::packetHeader() (.517.523.529.535)' into 'ExHeader<64>::ExHeader(AckExHeader<64>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:630:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::getRawHeader()' into 'ExHeader<64>::ExHeader(AckExHeader<64>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:630:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> reverse<32>(ap_uint<32> const&) (.499.561.567.573)' into 'RdmaExHeader<64>::getLength()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:469:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 224>::packetHeader() (.517.523.529.535)' into 'ExHeader<64>::ExHeader(RdmaExHeader<64>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::getRawHeader()' into 'ExHeader<64>::ExHeader(RdmaExHeader<64>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:626:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 224>::packetHeader() (.517.523.529.535)' into 'ExHeader<64>::ExHeader()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:623:0)
INFO: [HLS 214-178] Inlining function 'checkIfAethHeader(ibOpCode)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'checkIfRethHeader(ibOpCode)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::parseWord(ap_uint<64>&)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::isReady()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::isNAK()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'exhMeta::exhMeta(bool)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::ExHeader(AckExHeader<64>&)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::parseWord(ap_uint<64>&)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::isReady()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::getLength()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'exhMeta::exhMeta(bool, ap_uint<22>)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::ExHeader(RdmaExHeader<64>&)' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::ExHeader()' into 'void rx_process_exh<64>(hls::stream<net_axis<64>, 0>&, hls::stream<ibOpCode, 0>&, hls::stream<exhMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'checkIfResponse(ibOpCode)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'rxStateReq::rxStateReq(ap_uint<24>, bool)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'fwdPolicy::fwdPolicy(bool, bool)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'rxStateReq::rxStateReq(ap_uint<16>, ap_uint<24>, bool)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'checkIfWriteOrPartReq(ibOpCode)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'ackEvent::ackEvent(ap_uint<24>)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'ackEvent::ackEvent(ap_uint<24>, ap_uint<24>, bool)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'rxStateReq::rxStateReq(ap_uint<16>, ap_uint<24>, ap_uint<3>, bool)' into 'rx_ibh_fsm(hls::stream<ibhMeta, 0>&, hls::stream<exhMeta, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<rxStateReq, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<ackEvent, 0>&, hls::stream<bool, 0>&, hls::stream<fwdPolicy, 0>&, ap_uint<32>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:283:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::ExHeader()' into 'void ipUdpMetaHandler<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<fwdPolicy, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ExHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1854:0)
INFO: [HLS 214-178] Inlining function 'fwdPolicy::fwdPolicy()' into 'void ipUdpMetaHandler<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<fwdPolicy, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ExHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1854:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::packetHeader() (.1167.1193.1205.1231)' into 'RdmaExHeader<64>::RdmaExHeader() (.1155.1164.1190.1202.1228)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:446:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::RdmaExHeader() (.1155.1164.1190.1202.1228)' into 'ExHeader<64>::getRdmaHeader()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:638:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::setRawHeader(ap_uint<128>) (.1161.1187.1199.1225)' into 'ExHeader<64>::getRdmaHeader()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:638:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<64> reverse<64>(ap_uint<64> const&) (.741.1110.1116.1122)' into 'RdmaExHeader<64>::getVirtualAddress()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:453:0)
INFO: [HLS 214-178] Inlining function 'memCmd::memCmd(ap_uint<64>, ap_uint<32>) (.950.956.962.968.974.980.986)' into 'routedMemCmd::routedMemCmd(ap_uint<64>, ap_uint<32>, axiRoute)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../mem_utils.hpp:99:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::packetHeader() (.796.810.822.836)' into 'AckExHeader<64>::AckExHeader() (.784.793.807.819.833)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:486:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::AckExHeader() (.784.793.807.819.833)' into 'ExHeader<64>::getAckHeader()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:645:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::setRawHeader(ap_uint<32>) (.790.804.816.830)' into 'ExHeader<64>::getAckHeader()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:645:0)
INFO: [HLS 214-178] Inlining function 'memCmd::memCmd(ap_uint<64>, ap_uint<32>) (.950.956.962.968.974.980.986)' into 'routedMemCmd::routedMemCmd(ap_uint<64>, ap_uint<32>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../mem_utils.hpp:97:0)
INFO: [HLS 214-178] Inlining function 'rxMsnReq::rxMsnReq(ap_uint<16>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'mqPopReq::mqPopReq(ap_uint<16>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::getRdmaHeader()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::getLength()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::getVirtualAddress()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'routedMemCmd::routedMemCmd(ap_uint<64>, ap_uint<32>, axiRoute)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'rxMsnReq::rxMsnReq(ap_uint<16>, ap_uint<24>, ap_uint<64>, ap_uint<32>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'ackEvent::ackEvent(ap_uint<24>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'pkgSplitType::pkgSplitType(ibOpCode, axiRoute)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'readRequest::readRequest(ap_uint<24>, ap_uint<48>, ap_uint<32>, ap_uint<24>, axiRoute)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'rxMsnReq::rxMsnReq(ap_uint<16>, ap_uint<24>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'ExHeader<64>::getAckHeader()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::isNAK()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'rxReadReqUpdate::rxReadReqUpdate(ap_uint<16>, ap_uint<24>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'routedMemCmd::routedMemCmd(ap_uint<64>, ap_uint<32>)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'pkgSplitType::pkgSplitType(ibOpCode)' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::getSyndrome()' into 'void rx_exh_fsm<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<dmaState, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ExHeader<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<readRequest, 0>&, hls::stream<rxMsnReq, 0>&, hls::stream<rxReadReqUpdate, 0>&, hls::stream<mqPopReq, 0>&, hls::stream<ackEvent, 0>&, hls::stream<pkgSplitType, 0>&, hls::stream<pkgShiftType, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:541:0)
INFO: [HLS 214-178] Inlining function 'checkIfRethHeader(ibOpCode)' into 'void rx_exh_payload<64>(hls::stream<pkgSplitType, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:800:0)
INFO: [HLS 214-178] Inlining function 'routed_net_axis<64, 1>::routed_net_axis(net_axis<64>, ap_uint<1>)' into 'void rx_exh_payload<64>(hls::stream<pkgSplitType, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:800:0)
INFO: [HLS 214-178] Inlining function 'memCmdInternal::memCmdInternal(ap_uint<16>, ap_uint<64>, ap_uint<32>)' into 'handle_read_requests(hls::stream<readRequest, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:857:0)
INFO: [HLS 214-178] Inlining function 'event::event(ibOpCode, ap_uint<24>, ap_uint<32>, ap_uint<24>)' into 'handle_read_requests(hls::stream<readRequest, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:857:0)
INFO: [HLS 214-178] Inlining function 'void assignDest<routed_net_axis<64, 1> >(routed_net_axis<64, 1>&, routed_net_axis<64, 1>&)' into 'void rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>(unsigned short, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:492:0)
INFO: [HLS 214-178] Inlining function 'routed_net_axis<64, 1>::routed_net_axis(net_axis<64>, ap_uint<1>)' into 'void merge_rx_pkgs<64>(hls::stream<pkgShiftType, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2027:0)
INFO: [HLS 214-178] Inlining function 'event::event()' into 'local_req_handler(hls::stream<txMeta, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625:0)
INFO: [HLS 214-178] Inlining function 'retransEvent::retransEvent()' into 'local_req_handler(hls::stream<txMeta, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625:0)
INFO: [HLS 214-178] Inlining function 'event::event(ibOpCode, ap_uint<24>, ap_uint<48>, ap_uint<32>)' into 'local_req_handler(hls::stream<txMeta, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625:0)
INFO: [HLS 214-178] Inlining function 'mqInsertReq<ap_uint<64> >::mqInsertReq(ap_uint<16>, ap_uint<64>)' into 'local_req_handler(hls::stream<txMeta, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625:0)
INFO: [HLS 214-178] Inlining function 'memCmdInternal::memCmdInternal(ap_uint<16>, ap_uint<64>, ap_uint<32>)' into 'local_req_handler(hls::stream<txMeta, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1625:0)
INFO: [HLS 214-178] Inlining function 'event::event()' into 'meta_merger(hls::stream<ackEvent, 0>&, hls::stream<event, 0>&, hls::stream<event, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1787:0)
INFO: [HLS 214-178] Inlining function 'ibhMeta::ibhMeta(ibOpCode, ap_uint<16>, ap_uint<24>, ap_uint<24>, bool)' into 'meta_merger(hls::stream<ackEvent, 0>&, hls::stream<event, 0>&, hls::stream<event, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1787:0)
INFO: [HLS 214-178] Inlining function 'event::event(ackEvent&)' into 'meta_merger(hls::stream<ackEvent, 0>&, hls::stream<event, 0>&, hls::stream<event, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1787:0)
INFO: [HLS 214-178] Inlining function 'ibhMeta::ibhMeta(ibOpCode, ap_uint<16>, ap_uint<24>, ap_uint<22>)' into 'meta_merger(hls::stream<ackEvent, 0>&, hls::stream<event, 0>&, hls::stream<event, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ibhMeta, 0>&, hls::stream<event, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1787:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<64> reverse<64>(ap_uint<64> const&) (.741.1110.1116.1122)' into 'RdmaExHeader<64>::setVirtualAddress(ap_uint<64>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:449:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> reverse<32>(ap_uint<32> const&) (.499.561.567.573)' into 'RdmaExHeader<64>::setLength(ap_uint<32>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:465:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> reverse<32>(ap_uint<32> const&) (.499.561.567.573)' into 'RdmaExHeader<64>::setRemoteKey(ap_uint<32>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:457:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> reverse<24>(ap_uint<24> const&) (.395.398)' into 'AckExHeader<64>::setMsn(ap_uint<24>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:497:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> reverse<32>(ap_uint<32> const&) (.499.561.567.573)' into 'AckExHeader<64>::getMsn()' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:501:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::setVirtualAddress(ap_uint<64>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::setLength(ap_uint<32>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'RdmaExHeader<64>::setRemoteKey(ap_uint<32>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 128>::consumeWord(ap_uint<64>&)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'txReadReqUpdate::txReadReqUpdate(ap_uint<16>, ap_uint<24>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::setSyndrome(ap_uint<8>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::setMsn(ap_uint<24>)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'AckExHeader<64>::getMsn()' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 32>::consumeWord(ap_uint<64>&)' into 'void generate_exh<64>(hls::stream<event, 0>&, hls::stream<txMsnRsp, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txReadReqUpdate, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<txPacketInfo, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1037:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> reverse<24>(ap_uint<24> const&) (.395.398)' into 'BaseTransportHeader<64>::setPsn(ap_uint<24>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:359:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> reverse<24>(ap_uint<24> const&) (.395.398)' into 'BaseTransportHeader<64>::setDstQP(ap_uint<24>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:367:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::setOpCode(ibOpCode)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::setPartitionKey(ap_uint<16>)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::setPsn(ap_uint<24>)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::setDstQP(ap_uint<24>)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'txStateReq::txStateReq(ap_uint<24>)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'BaseTransportHeader<64>::setAckReq(bool)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'txStateReq::txStateReq(ap_uint<16>, ap_uint<24>)' into 'void generate_ibh<64>(hls::stream<ibhMeta, 0>&, hls::stream<ap_uint<24>, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<txStateReq, 0>&, hls::stream<BaseTransportHeader<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<64, 96>::consumeWord(ap_uint<64>&)' into 'void prepend_ibh_header<64>(hls::stream<BaseTransportHeader<64>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<net_axis<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1528:0)
INFO: [HLS 214-178] Inlining function 'ipUdpMeta::ipUdpMeta(ap_uint<128>, ap_uint<16>, ap_uint<16>, ap_uint<16>)' into 'tx_ipUdpMetaMerger(hls::stream<connTableEntry, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<ap_uint<24>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1885:0)
INFO: [HLS 214-178] Inlining function 'routedMemCmd::routedMemCmd(ap_uint<64>, ap_uint<32>, axiRoute)' into 'void mem_cmd_merger<64>(hls::stream<memCmdInternal, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<pkgInfo, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966:0)
INFO: [HLS 214-178] Inlining function 'pkgInfo::pkgInfo(pkgType, pkgSource, ap_uint<29>)' into 'void mem_cmd_merger<64>(hls::stream<memCmdInternal, 0>&, hls::stream<memCmdInternal, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<pkgInfo, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1966:0)
INFO: [HLS 214-178] Inlining function 'rxStateReq::rxStateReq()' into 'state_table(hls::stream<rxStateReq, 0>&, hls::stream<txStateReq, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<stateTableEntry, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'txStateReq::txStateReq()' into 'state_table(hls::stream<rxStateReq, 0>&, hls::stream<txStateReq, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<stateTableEntry, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'rxStateRsp::rxStateRsp(ap_uint<24>, ap_uint<24>, ap_uint<24>)' into 'state_table(hls::stream<rxStateReq, 0>&, hls::stream<txStateReq, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<stateTableEntry, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'rxStateRsp::rxStateRsp(ap_uint<24>, ap_uint<24>, ap_uint<24>, ap_uint<3>)' into 'state_table(hls::stream<rxStateReq, 0>&, hls::stream<txStateReq, 0>&, hls::stream<ifStateReq, 0>&, hls::stream<rxStateRsp, 0>&, hls::stream<stateTableEntry, 0>&, hls::stream<stateTableEntry, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'rxMsnReq::rxMsnReq()' into 'msn_table(hls::stream<rxMsnReq, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ifMsnReq, 0>&, hls::stream<dmaState, 0>&, hls::stream<txMsnRsp, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'txMsnRsp::txMsnRsp(ap_uint<24>, ap_uint<32>)' into 'msn_table(hls::stream<rxMsnReq, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ifMsnReq, 0>&, hls::stream<dmaState, 0>&, hls::stream<txMsnRsp, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'rxReadReqUpdate::rxReadReqUpdate()' into 'read_req_table(hls::stream<txReadReqUpdate, 0>&, hls::stream<rxReadReqUpdate, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'mqMetaEntry<ap_uint<64> >::mqMetaEntry(ap_uint<16>)' into 'mqMetaReq<ap_uint<64> >::mqMetaReq(ap_uint<16>, ap_uint<16>)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:88:0)
INFO: [HLS 214-178] Inlining function 'mqPointerReq::mqPointerReq(ap_uint<16>, bool)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqPointerReq::mqPointerReq(ap_uint<16>)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqMetaEntry<ap_uint<64> >::mqMetaEntry(mqInsertReq<ap_uint<64> >&)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqMetaReq<ap_uint<64> >::mqMetaReq(ap_uint<16>, mqMetaEntry<ap_uint<64> >)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqPointerUpdate::mqPointerUpdate(ap_uint<16>, mqPointerEntry)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqMetaReq<ap_uint<64> >::mqMetaReq(ap_uint<16>, ap_uint<16>)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-178] Inlining function 'mqMetaReq<ap_uint<64> >::mqMetaReq(ap_uint<16>)' into 'void mq_process_requests<ap_uint<64> >(hls::stream<mqPopReq, 0>&, hls::stream<mqInsertReq<ap_uint<64> >, 0>&, hls::stream<mqPointerReq, 0>&, hls::stream<mqPointerUpdate, 0>&, hls::stream<mqPointerEntry, 0>&, hls::stream<mqMetaReq<ap_uint<64> >, 0>&, hls::stream<mqMetaEntry<ap_uint<64> >, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<64>, 0>&)' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:245:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_axis_tx_meta' with compact=bit mode in 184-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:787:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 's_axis_qp_interface' with compact=bit mode in 168-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:787:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 's_axis_qp_conn_interface' with compact=bit mode in 184-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:787:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void udp<64>(hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipv4Meta, 0>&, hls::stream<net_axis<64>, 0>&, ap_uint<128>, ap_uint<16>)::rx_udpMetaFifo' with compact=bit mode in 49-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:219:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_ibh2fsm_MetaFifo' with compact=bit mode in 119-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2327:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_fsm2exh_MetaFifo' with compact=bit mode in 119-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2328:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_pkgSplitTypeFifo' with compact=bit mode in 64-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2334:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_pkgShiftTypeFifo' with compact=bit mode in 32-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2335:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_ibhEventFifo' with compact=bit mode in 50-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2354:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_exhEventMetaFifo' with compact=bit mode in 50-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2355:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_remoteMemCmd' with compact=bit mode in 144-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2356:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::tx_exhMetaFifo' with compact=bit mode in 162-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2373:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::tx_ibhHeaderFifo' with compact=bit mode in 113-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2380:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::tx_localMemCmdFifo' with compact=bit mode in 144-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2381:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::tx_packetInfoFifo' with compact=bit mode in 3-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2395:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_ibhDropMetaFifo' with compact=bit mode in 2-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2402:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rxIbh2stateTable_upd_req' with compact=bit mode in 45-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2417:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::txIbh2stateTable_upd_req' with compact=bit mode in 41-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2418:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::qpi2stateTable_upd_req' with compact=bit mode in 97-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2419:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::stateTable2rxIbh_rsp' with compact=bit mode in 75-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2420:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::stateTable2txIbh_rsp' with compact=bit mode in 123-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2421:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::stateTable2qpi_rsp' with compact=bit mode in 123-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2422:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rxExh2msnTable_upd_req' with compact=bit mode in 137-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2437:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::if2msnTable_init' with compact=bit mode in 48-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2439:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::msnTable2rxExh_rsp' with compact=bit mode in 152-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2440:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::msnTable2txExh_rsp' with compact=bit mode in 56-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2441:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readRequestFifo' with compact=bit mode in 160-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2453:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readEvenFifo' with compact=bit mode in 162-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2454:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_ackEventFifo' with compact=bit mode in 50-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2455:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::tx_readReqTable_upd' with compact=bit mode in 40-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2465:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readReqTable_upd_req' with compact=bit mode in 41-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2466:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readReqAddr_pop_req' with compact=bit mode in 48-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2478:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_readReqAddr_pop_rsp' with compact=bit mode in 64-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2479:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_ibh2exh_MetaFifo' with compact=bit mode in 32-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2520:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_exh2drop_MetaFifo' with compact=bit mode in 241-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2521:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_drop2exhFsm_MetaFifo' with compact=bit mode in 241-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2522:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void ib_transport_protocol<64>(hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<txMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<ipUdpMeta, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routedMemCmd, 0>&, hls::stream<routed_net_axis<64, 1>, 0>&, hls::stream<net_axis<64>, 0>&, hls::stream<qpContext, 0>&, hls::stream<ifConnReq, 0>&, ap_uint<32>&)::rx_exhMetaFifo' with compact=bit mode in 23-bits (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2523:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.19 seconds. CPU system time: 2.76 seconds. Elapsed time: 15.96 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.118 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top rocev2_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.0.bc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.76 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.1.bc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 2.72 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:368: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-24] /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:368: Index for bit vector operation is out of bound.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
Command           transform done; 0.35 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.314 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.g.1.bc to /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.o.1.bc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'rocev2_top' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:220:1), detected/extracted 48 process function(s): 
	 'entry_proc'
	 'process_ipv4<64>'
	 'ipv4_drop_optional_ip_header<64>'
	 'ipv4_lshiftWordByOctet<64, 2>'
	 'ipv4_generate_ipv4<64>3'
	 'process_udp<64>4'
	 'udp_rshiftWordByOctet<net_axis<64>, 64, 2>'
	 'merge_rx_meta'
	 'split_tx_meta'
	 'udp_lshiftWordByOctet<64, 1>'
	 'generate_udp<64>'
	 'qp_interface'
	 'rx_process_ibh<64>'
	 'rshiftWordByOctet<net_axis<64>, 64, 11>'
	 'rx_process_exh<64>'
	 'rx_ibh_fsm'
	 'drop_ooo_ibh<64>'
	 'ipUdpMetaHandler<64>'
	 'rx_exh_fsm<64>'
	 'rx_exh_payload<64>'
	 'handle_read_requests'
	 'stream_merger<ackEvent>'
	 'rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>'
	 'rshiftWordByOctet<net_axis<64>, 64, 13>'
	 'merge_rx_pkgs<64>'
	 'local_req_handler'
	 'tx_pkg_arbiter<64>'
	 'meta_merger'
	 'lshiftWordByOctet<64, 12>'
	 'lshiftWordByOctet<64, 13>'
	 'generate_exh<64>'
	 'append_payload<64>'
	 'lshiftWordByOctet<64, 11>'
	 'generate_ibh<64>'
	 'prepend_ibh_header<64>'
	 'tx_ipUdpMetaMerger'
	 'mem_cmd_merger<64>'
	 'conn_table'
	 'state_table'
	 'msn_table'
	 'read_req_table'
	 'mq_freelist_handler<2048>'
	 'mq_pointer_table<500>'
	 'mq_meta_table<ap_uint<64>, 2048>'
	 'mq_process_requests<ap_uint<64> >'
	 'Block_entry450_proc'
	 'extract_icrc<64>'
	 'insert_icrc<64>'.
Command           transform done; 4.86 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58:10) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:73:2) in function 'rx_process_exh<64>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1814:18) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1823:7) in function 'meta_merger'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2047:24) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2060:3) in function 'merge_rx_pkgs<64>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:591:9) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:623:8) in function 'lshiftWordByOctet<64, 12>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:591:9) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:623:8) in function 'lshiftWordByOctet<64, 11>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1260:9) to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../axi_utils.hpp:1292:8) in function 'ipv4_lshiftWordByOctet<64, 2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82:12) in function 'generate_exh<64>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1164:4) in function 'generate_exh<64>'... converting 3 basic blocks.
Command           transform done; 2.56 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.43 seconds; current allocated memory: 1.448 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.o.2.bc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.req_old_unack.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:56:46)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.resp_epsn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:60:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.retryCounter.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:61:45)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.req_next_psn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:83:44)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.resp_epsn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:98:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.resp_old_outstanding.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:99:52)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.req_next_psn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:100:44)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.req_old_unack.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:101:45)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.req_old_valid.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:102:45)
INFO: [HLS 200-472] Inferring partial write operation for 'state_table.retryCounter.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:103:44)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.msn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:55:33)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.vaddr.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:56:35)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.dma_length.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:57:39)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.msn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:73:32)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.vaddr.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74:34)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.dma_length.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:75:39)
INFO: [HLS 200-472] Inferring partial write operation for 'msn_table.r_key.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:76:34)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_table.head.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140:25)
INFO: [HLS 200-472] Inferring partial write operation for 'meta_table.value.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213:24)
INFO: [HLS 200-472] Inferring partial write operation for 'meta_table.next.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:217:29)
INFO: [HLS 200-472] Inferring partial write operation for 'meta_table.isTail' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:218:31)
INFO: [HLS 200-472] Inferring partial write operation for 'conn_table.remote_qpn.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:55:40)
INFO: [HLS 200-472] Inferring partial write operation for 'conn_table.remote_ip_address.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:56:47)
INFO: [HLS 200-472] Inferring partial write operation for 'conn_table.remote_udp_port.V' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:57:45)
WARNING: [HLS 200-657] Generating channel rx_crc2ipFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_udp2ipFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_udp2ipMetaFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_ipUdpMetaFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_ib2udpFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel stateTable2qpi_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel stateTable2rxIbh_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel msnTable2rxExh_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel rx_readReqAddr_pop_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_pkgInfoFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel msnTable2txExh_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_dstQpFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel stateTable2txIbh_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel tx_connTable2ibh_rsp that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel mq_releaseFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel mq_pointerUpdFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel mq_pointerReqFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel mq_metaReqFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process conn_table has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for rocev2_top because entry_proc has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for rocev2_top because Block_entry450_proc has non-FIFO I/O
Command           transform done; 5.79 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.59 seconds. CPU system time: 0.2 seconds. Elapsed time: 5.79 seconds; current allocated memory: 1.935 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 18.09 sec.
Command       elaborate done; 109.82 sec.
Execute       ap_eval exec zip -j /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.16 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'rocev2_top' ...
Execute         ap_set_top_model rocev2_top 
WARNING: [SYN 201-103] Legalizing function name 'process_ipv4<64>' to 'process_ipv4_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'ipv4_drop_optional_ip_header<64>' to 'ipv4_drop_optional_ip_header_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'ipv4_lshiftWordByOctet<64, 2>' to 'ipv4_lshiftWordByOctet_64_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'ipv4_generate_ipv4<64>3' to 'ipv4_generate_ipv4_64_3'.
WARNING: [SYN 201-103] Legalizing function name 'process_udp<64>4' to 'process_udp_64_4'.
WARNING: [SYN 201-103] Legalizing function name 'udp_rshiftWordByOctet<net_axis<64>, 64, 2>' to 'udp_rshiftWordByOctet_net_axis_64_64_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'udp_lshiftWordByOctet<64, 1>' to 'udp_lshiftWordByOctet_64_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'generate_udp<64>' to 'generate_udp_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_process_ibh<64>' to 'rx_process_ibh_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'rshiftWordByOctet<net_axis<64>, 64, 11>' to 'rshiftWordByOctet_net_axis_64_64_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_process_exh<64>' to 'rx_process_exh_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'drop_ooo_ibh<64>' to 'drop_ooo_ibh_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'ipUdpMetaHandler<64>' to 'ipUdpMetaHandler_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_exh_fsm<64>' to 'rx_exh_fsm_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'rx_exh_payload<64>' to 'rx_exh_payload_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'stream_merger<ackEvent>' to 'stream_merger_ackEvent_s'.
WARNING: [SYN 201-103] Legalizing function name 'rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>' to 'rshiftWordByOctet_routed_net_axis_64_1_64_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'rshiftWordByOctet<net_axis<64>, 64, 13>' to 'rshiftWordByOctet_net_axis_64_64_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'merge_rx_pkgs<64>' to 'merge_rx_pkgs_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'tx_pkg_arbiter<64>' to 'tx_pkg_arbiter_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'lshiftWordByOctet<64, 12>' to 'lshiftWordByOctet_64_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'lshiftWordByOctet<64, 13>' to 'lshiftWordByOctet_64_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'generate_exh<64>' to 'generate_exh_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'append_payload<64>' to 'append_payload_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'lshiftWordByOctet<64, 11>' to 'lshiftWordByOctet_64_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'generate_ibh<64>' to 'generate_ibh_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'prepend_ibh_header<64>' to 'prepend_ibh_header_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'mem_cmd_merger<64>' to 'mem_cmd_merger_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'mq_freelist_handler<2048>' to 'mq_freelist_handler_2048_s'.
WARNING: [SYN 201-103] Legalizing function name 'mq_pointer_table<500>' to 'mq_pointer_table_500_s'.
WARNING: [SYN 201-103] Legalizing function name 'mq_meta_table<ap_uint<64>, 2048>' to 'mq_meta_table_ap_uint_64_2048_s'.
WARNING: [SYN 201-103] Legalizing function name 'mq_process_requests<ap_uint<64> >' to 'mq_process_requests_ap_uint_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'extract_icrc<64>' to 'extract_icrc_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'insert_icrc<64>' to 'insert_icrc_64_s'.
Command         ap_set_top_model done; 0.17 sec.
Execute         get_model_list rocev2_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model rocev2_top 
Execute         preproc_iomode -model insert_icrc<64> 
Execute         preproc_iomode -model extract_icrc<64> 
Execute         preproc_iomode -model Block_entry450_proc 
Execute         preproc_iomode -model mq_process_requests<ap_uint<64> > 
Execute         preproc_iomode -model mq_meta_table<ap_uint<64>, 2048> 
Execute         preproc_iomode -model mq_pointer_table<500> 
Execute         preproc_iomode -model mq_freelist_handler<2048> 
Execute         preproc_iomode -model read_req_table 
Execute         preproc_iomode -model msn_table 
Execute         preproc_iomode -model state_table 
Execute         preproc_iomode -model conn_table 
Execute         preproc_iomode -model mem_cmd_merger<64> 
Execute         preproc_iomode -model tx_ipUdpMetaMerger 
Execute         preproc_iomode -model prepend_ibh_header<64> 
Execute         preproc_iomode -model generate_ibh<64> 
Execute         preproc_iomode -model lshiftWordByOctet<64, 11> 
Execute         preproc_iomode -model append_payload<64> 
Execute         preproc_iomode -model generate_exh<64> 
Execute         preproc_iomode -model lshiftWordByOctet<64, 13> 
Execute         preproc_iomode -model lshiftWordByOctet<64, 12> 
Execute         preproc_iomode -model meta_merger 
Execute         preproc_iomode -model tx_pkg_arbiter<64> 
Execute         preproc_iomode -model local_req_handler 
Execute         preproc_iomode -model merge_rx_pkgs<64> 
Execute         preproc_iomode -model rshiftWordByOctet<net_axis<64>, 64, 13> 
Execute         preproc_iomode -model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
Execute         preproc_iomode -model stream_merger<ackEvent> 
Execute         preproc_iomode -model handle_read_requests 
Execute         preproc_iomode -model rx_exh_payload<64> 
Execute         preproc_iomode -model rx_exh_fsm<64> 
Execute         preproc_iomode -model ipUdpMetaHandler<64> 
Execute         preproc_iomode -model drop_ooo_ibh<64> 
Execute         preproc_iomode -model rx_ibh_fsm 
Execute         preproc_iomode -model rx_process_exh<64> 
Execute         preproc_iomode -model rshiftWordByOctet<net_axis<64>, 64, 11> 
Execute         preproc_iomode -model rx_process_ibh<64> 
Execute         preproc_iomode -model qp_interface 
Execute         preproc_iomode -model generate_udp<64> 
Execute         preproc_iomode -model udp_lshiftWordByOctet<64, 1> 
Execute         preproc_iomode -model split_tx_meta 
Execute         preproc_iomode -model merge_rx_meta 
Execute         preproc_iomode -model udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
Execute         preproc_iomode -model process_udp<64>4 
Execute         preproc_iomode -model ipv4_generate_ipv4<64>3 
Execute         preproc_iomode -model ipv4_lshiftWordByOctet<64, 2> 
Execute         preproc_iomode -model ipv4_drop_optional_ip_header<64> 
Execute         preproc_iomode -model process_ipv4<64> 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list rocev2_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc process_ipv4<64> ipv4_drop_optional_ip_header<64> {ipv4_lshiftWordByOctet<64, 2>} ipv4_generate_ipv4<64>3 process_udp<64>4 {udp_rshiftWordByOctet<net_axis<64>, 64, 2>} merge_rx_meta split_tx_meta {udp_lshiftWordByOctet<64, 1>} generate_udp<64> qp_interface rx_process_ibh<64> {rshiftWordByOctet<net_axis<64>, 64, 11>} rx_process_exh<64> rx_ibh_fsm drop_ooo_ibh<64> ipUdpMetaHandler<64> rx_exh_fsm<64> rx_exh_payload<64> handle_read_requests stream_merger<ackEvent> {rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>} {rshiftWordByOctet<net_axis<64>, 64, 13>} merge_rx_pkgs<64> local_req_handler tx_pkg_arbiter<64> meta_merger {lshiftWordByOctet<64, 12>} {lshiftWordByOctet<64, 13>} generate_exh<64> append_payload<64> {lshiftWordByOctet<64, 11>} generate_ibh<64> prepend_ibh_header<64> tx_ipUdpMetaMerger mem_cmd_merger<64> conn_table state_table msn_table read_req_table mq_freelist_handler<2048> mq_pointer_table<500> {mq_meta_table<ap_uint<64>, 2048>} {mq_process_requests<ap_uint<64> >} Block_entry450_proc extract_icrc<64> insert_icrc<64> rocev2_top
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : process_ipv4<64> ...
Execute         set_default_model process_ipv4<64> 
Execute         apply_spec_resource_limit process_ipv4<64> 
INFO-FLOW: Configuring Module : ipv4_drop_optional_ip_header<64> ...
Execute         set_default_model ipv4_drop_optional_ip_header<64> 
Execute         apply_spec_resource_limit ipv4_drop_optional_ip_header<64> 
INFO-FLOW: Configuring Module : ipv4_lshiftWordByOctet<64, 2> ...
Execute         set_default_model ipv4_lshiftWordByOctet<64, 2> 
Execute         apply_spec_resource_limit ipv4_lshiftWordByOctet<64, 2> 
INFO-FLOW: Configuring Module : ipv4_generate_ipv4<64>3 ...
Execute         set_default_model ipv4_generate_ipv4<64>3 
Execute         apply_spec_resource_limit ipv4_generate_ipv4<64>3 
INFO-FLOW: Configuring Module : process_udp<64>4 ...
Execute         set_default_model process_udp<64>4 
Execute         apply_spec_resource_limit process_udp<64>4 
INFO-FLOW: Configuring Module : udp_rshiftWordByOctet<net_axis<64>, 64, 2> ...
Execute         set_default_model udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
Execute         apply_spec_resource_limit udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
INFO-FLOW: Configuring Module : merge_rx_meta ...
Execute         set_default_model merge_rx_meta 
Execute         apply_spec_resource_limit merge_rx_meta 
INFO-FLOW: Configuring Module : split_tx_meta ...
Execute         set_default_model split_tx_meta 
Execute         apply_spec_resource_limit split_tx_meta 
INFO-FLOW: Configuring Module : udp_lshiftWordByOctet<64, 1> ...
Execute         set_default_model udp_lshiftWordByOctet<64, 1> 
Execute         apply_spec_resource_limit udp_lshiftWordByOctet<64, 1> 
INFO-FLOW: Configuring Module : generate_udp<64> ...
Execute         set_default_model generate_udp<64> 
Execute         apply_spec_resource_limit generate_udp<64> 
INFO-FLOW: Configuring Module : qp_interface ...
Execute         set_default_model qp_interface 
Execute         apply_spec_resource_limit qp_interface 
INFO-FLOW: Configuring Module : rx_process_ibh<64> ...
Execute         set_default_model rx_process_ibh<64> 
Execute         apply_spec_resource_limit rx_process_ibh<64> 
INFO-FLOW: Configuring Module : rshiftWordByOctet<net_axis<64>, 64, 11> ...
Execute         set_default_model rshiftWordByOctet<net_axis<64>, 64, 11> 
Execute         apply_spec_resource_limit rshiftWordByOctet<net_axis<64>, 64, 11> 
INFO-FLOW: Configuring Module : rx_process_exh<64> ...
Execute         set_default_model rx_process_exh<64> 
Execute         apply_spec_resource_limit rx_process_exh<64> 
INFO-FLOW: Configuring Module : rx_ibh_fsm ...
Execute         set_default_model rx_ibh_fsm 
Execute         apply_spec_resource_limit rx_ibh_fsm 
INFO-FLOW: Configuring Module : drop_ooo_ibh<64> ...
Execute         set_default_model drop_ooo_ibh<64> 
Execute         apply_spec_resource_limit drop_ooo_ibh<64> 
INFO-FLOW: Configuring Module : ipUdpMetaHandler<64> ...
Execute         set_default_model ipUdpMetaHandler<64> 
Execute         apply_spec_resource_limit ipUdpMetaHandler<64> 
INFO-FLOW: Configuring Module : rx_exh_fsm<64> ...
Execute         set_default_model rx_exh_fsm<64> 
Execute         apply_spec_resource_limit rx_exh_fsm<64> 
INFO-FLOW: Configuring Module : rx_exh_payload<64> ...
Execute         set_default_model rx_exh_payload<64> 
Execute         apply_spec_resource_limit rx_exh_payload<64> 
INFO-FLOW: Configuring Module : handle_read_requests ...
Execute         set_default_model handle_read_requests 
Execute         apply_spec_resource_limit handle_read_requests 
INFO-FLOW: Configuring Module : stream_merger<ackEvent> ...
Execute         set_default_model stream_merger<ackEvent> 
Execute         apply_spec_resource_limit stream_merger<ackEvent> 
INFO-FLOW: Configuring Module : rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> ...
Execute         set_default_model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
Execute         apply_spec_resource_limit rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
INFO-FLOW: Configuring Module : rshiftWordByOctet<net_axis<64>, 64, 13> ...
Execute         set_default_model rshiftWordByOctet<net_axis<64>, 64, 13> 
Execute         apply_spec_resource_limit rshiftWordByOctet<net_axis<64>, 64, 13> 
INFO-FLOW: Configuring Module : merge_rx_pkgs<64> ...
Execute         set_default_model merge_rx_pkgs<64> 
Execute         apply_spec_resource_limit merge_rx_pkgs<64> 
INFO-FLOW: Configuring Module : local_req_handler ...
Execute         set_default_model local_req_handler 
Execute         apply_spec_resource_limit local_req_handler 
INFO-FLOW: Configuring Module : tx_pkg_arbiter<64> ...
Execute         set_default_model tx_pkg_arbiter<64> 
Execute         apply_spec_resource_limit tx_pkg_arbiter<64> 
INFO-FLOW: Configuring Module : meta_merger ...
Execute         set_default_model meta_merger 
Execute         apply_spec_resource_limit meta_merger 
INFO-FLOW: Configuring Module : lshiftWordByOctet<64, 12> ...
Execute         set_default_model lshiftWordByOctet<64, 12> 
Execute         apply_spec_resource_limit lshiftWordByOctet<64, 12> 
INFO-FLOW: Configuring Module : lshiftWordByOctet<64, 13> ...
Execute         set_default_model lshiftWordByOctet<64, 13> 
Execute         apply_spec_resource_limit lshiftWordByOctet<64, 13> 
INFO-FLOW: Configuring Module : generate_exh<64> ...
Execute         set_default_model generate_exh<64> 
Execute         apply_spec_resource_limit generate_exh<64> 
INFO-FLOW: Configuring Module : append_payload<64> ...
Execute         set_default_model append_payload<64> 
Execute         apply_spec_resource_limit append_payload<64> 
INFO-FLOW: Configuring Module : lshiftWordByOctet<64, 11> ...
Execute         set_default_model lshiftWordByOctet<64, 11> 
Execute         apply_spec_resource_limit lshiftWordByOctet<64, 11> 
INFO-FLOW: Configuring Module : generate_ibh<64> ...
Execute         set_default_model generate_ibh<64> 
Execute         apply_spec_resource_limit generate_ibh<64> 
INFO-FLOW: Configuring Module : prepend_ibh_header<64> ...
Execute         set_default_model prepend_ibh_header<64> 
Execute         apply_spec_resource_limit prepend_ibh_header<64> 
INFO-FLOW: Configuring Module : tx_ipUdpMetaMerger ...
Execute         set_default_model tx_ipUdpMetaMerger 
Execute         apply_spec_resource_limit tx_ipUdpMetaMerger 
INFO-FLOW: Configuring Module : mem_cmd_merger<64> ...
Execute         set_default_model mem_cmd_merger<64> 
Execute         apply_spec_resource_limit mem_cmd_merger<64> 
INFO-FLOW: Configuring Module : conn_table ...
Execute         set_default_model conn_table 
Execute         apply_spec_resource_limit conn_table 
INFO-FLOW: Configuring Module : state_table ...
Execute         set_default_model state_table 
Execute         apply_spec_resource_limit state_table 
INFO-FLOW: Configuring Module : msn_table ...
Execute         set_default_model msn_table 
Execute         apply_spec_resource_limit msn_table 
INFO-FLOW: Configuring Module : read_req_table ...
Execute         set_default_model read_req_table 
Execute         apply_spec_resource_limit read_req_table 
INFO-FLOW: Configuring Module : mq_freelist_handler<2048> ...
Execute         set_default_model mq_freelist_handler<2048> 
Execute         apply_spec_resource_limit mq_freelist_handler<2048> 
INFO-FLOW: Configuring Module : mq_pointer_table<500> ...
Execute         set_default_model mq_pointer_table<500> 
Execute         apply_spec_resource_limit mq_pointer_table<500> 
INFO-FLOW: Configuring Module : mq_meta_table<ap_uint<64>, 2048> ...
Execute         set_default_model mq_meta_table<ap_uint<64>, 2048> 
Execute         apply_spec_resource_limit mq_meta_table<ap_uint<64>, 2048> 
INFO-FLOW: Configuring Module : mq_process_requests<ap_uint<64> > ...
Execute         set_default_model mq_process_requests<ap_uint<64> > 
Execute         apply_spec_resource_limit mq_process_requests<ap_uint<64> > 
INFO-FLOW: Configuring Module : Block_entry450_proc ...
Execute         set_default_model Block_entry450_proc 
Execute         apply_spec_resource_limit Block_entry450_proc 
INFO-FLOW: Configuring Module : extract_icrc<64> ...
Execute         set_default_model extract_icrc<64> 
Execute         apply_spec_resource_limit extract_icrc<64> 
INFO-FLOW: Configuring Module : insert_icrc<64> ...
Execute         set_default_model insert_icrc<64> 
Execute         apply_spec_resource_limit insert_icrc<64> 
INFO-FLOW: Configuring Module : rocev2_top ...
Execute         set_default_model rocev2_top 
Execute         apply_spec_resource_limit rocev2_top 
INFO-FLOW: Model list for preprocess: entry_proc process_ipv4<64> ipv4_drop_optional_ip_header<64> {ipv4_lshiftWordByOctet<64, 2>} ipv4_generate_ipv4<64>3 process_udp<64>4 {udp_rshiftWordByOctet<net_axis<64>, 64, 2>} merge_rx_meta split_tx_meta {udp_lshiftWordByOctet<64, 1>} generate_udp<64> qp_interface rx_process_ibh<64> {rshiftWordByOctet<net_axis<64>, 64, 11>} rx_process_exh<64> rx_ibh_fsm drop_ooo_ibh<64> ipUdpMetaHandler<64> rx_exh_fsm<64> rx_exh_payload<64> handle_read_requests stream_merger<ackEvent> {rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>} {rshiftWordByOctet<net_axis<64>, 64, 13>} merge_rx_pkgs<64> local_req_handler tx_pkg_arbiter<64> meta_merger {lshiftWordByOctet<64, 12>} {lshiftWordByOctet<64, 13>} generate_exh<64> append_payload<64> {lshiftWordByOctet<64, 11>} generate_ibh<64> prepend_ibh_header<64> tx_ipUdpMetaMerger mem_cmd_merger<64> conn_table state_table msn_table read_req_table mq_freelist_handler<2048> mq_pointer_table<500> {mq_meta_table<ap_uint<64>, 2048>} {mq_process_requests<ap_uint<64> >} Block_entry450_proc extract_icrc<64> insert_icrc<64> rocev2_top
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: process_ipv4<64> ...
Execute         set_default_model process_ipv4<64> 
Execute         cdfg_preprocess -model process_ipv4<64> 
Execute         rtl_gen_preprocess process_ipv4<64> 
INFO-FLOW: Preprocessing Module: ipv4_drop_optional_ip_header<64> ...
Execute         set_default_model ipv4_drop_optional_ip_header<64> 
Execute         cdfg_preprocess -model ipv4_drop_optional_ip_header<64> 
Execute         rtl_gen_preprocess ipv4_drop_optional_ip_header<64> 
INFO-FLOW: Preprocessing Module: ipv4_lshiftWordByOctet<64, 2> ...
Execute         set_default_model ipv4_lshiftWordByOctet<64, 2> 
Execute         cdfg_preprocess -model ipv4_lshiftWordByOctet<64, 2> 
Execute         rtl_gen_preprocess ipv4_lshiftWordByOctet<64, 2> 
INFO-FLOW: Preprocessing Module: ipv4_generate_ipv4<64>3 ...
Execute         set_default_model ipv4_generate_ipv4<64>3 
Execute         cdfg_preprocess -model ipv4_generate_ipv4<64>3 
Execute         rtl_gen_preprocess ipv4_generate_ipv4<64>3 
INFO-FLOW: Preprocessing Module: process_udp<64>4 ...
Execute         set_default_model process_udp<64>4 
Execute         cdfg_preprocess -model process_udp<64>4 
Execute         rtl_gen_preprocess process_udp<64>4 
INFO-FLOW: Preprocessing Module: udp_rshiftWordByOctet<net_axis<64>, 64, 2> ...
Execute         set_default_model udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
Execute         cdfg_preprocess -model udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
Execute         rtl_gen_preprocess udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
INFO-FLOW: Preprocessing Module: merge_rx_meta ...
Execute         set_default_model merge_rx_meta 
Execute         cdfg_preprocess -model merge_rx_meta 
Execute         rtl_gen_preprocess merge_rx_meta 
INFO-FLOW: Preprocessing Module: split_tx_meta ...
Execute         set_default_model split_tx_meta 
Execute         cdfg_preprocess -model split_tx_meta 
Execute         rtl_gen_preprocess split_tx_meta 
INFO-FLOW: Preprocessing Module: udp_lshiftWordByOctet<64, 1> ...
Execute         set_default_model udp_lshiftWordByOctet<64, 1> 
Execute         cdfg_preprocess -model udp_lshiftWordByOctet<64, 1> 
Execute         rtl_gen_preprocess udp_lshiftWordByOctet<64, 1> 
INFO-FLOW: Preprocessing Module: generate_udp<64> ...
Execute         set_default_model generate_udp<64> 
Execute         cdfg_preprocess -model generate_udp<64> 
Execute         rtl_gen_preprocess generate_udp<64> 
INFO-FLOW: Preprocessing Module: qp_interface ...
Execute         set_default_model qp_interface 
Execute         cdfg_preprocess -model qp_interface 
Execute         rtl_gen_preprocess qp_interface 
INFO-FLOW: Preprocessing Module: rx_process_ibh<64> ...
Execute         set_default_model rx_process_ibh<64> 
Execute         cdfg_preprocess -model rx_process_ibh<64> 
Execute         rtl_gen_preprocess rx_process_ibh<64> 
INFO-FLOW: Preprocessing Module: rshiftWordByOctet<net_axis<64>, 64, 11> ...
Execute         set_default_model rshiftWordByOctet<net_axis<64>, 64, 11> 
Execute         cdfg_preprocess -model rshiftWordByOctet<net_axis<64>, 64, 11> 
Execute         rtl_gen_preprocess rshiftWordByOctet<net_axis<64>, 64, 11> 
INFO-FLOW: Preprocessing Module: rx_process_exh<64> ...
Execute         set_default_model rx_process_exh<64> 
Execute         cdfg_preprocess -model rx_process_exh<64> 
Execute         rtl_gen_preprocess rx_process_exh<64> 
INFO-FLOW: Preprocessing Module: rx_ibh_fsm ...
Execute         set_default_model rx_ibh_fsm 
Execute         cdfg_preprocess -model rx_ibh_fsm 
Execute         rtl_gen_preprocess rx_ibh_fsm 
INFO-FLOW: Preprocessing Module: drop_ooo_ibh<64> ...
Execute         set_default_model drop_ooo_ibh<64> 
Execute         cdfg_preprocess -model drop_ooo_ibh<64> 
Execute         rtl_gen_preprocess drop_ooo_ibh<64> 
INFO-FLOW: Preprocessing Module: ipUdpMetaHandler<64> ...
Execute         set_default_model ipUdpMetaHandler<64> 
Execute         cdfg_preprocess -model ipUdpMetaHandler<64> 
Execute         rtl_gen_preprocess ipUdpMetaHandler<64> 
INFO-FLOW: Preprocessing Module: rx_exh_fsm<64> ...
Execute         set_default_model rx_exh_fsm<64> 
Execute         cdfg_preprocess -model rx_exh_fsm<64> 
Execute         rtl_gen_preprocess rx_exh_fsm<64> 
INFO-FLOW: Preprocessing Module: rx_exh_payload<64> ...
Execute         set_default_model rx_exh_payload<64> 
Execute         cdfg_preprocess -model rx_exh_payload<64> 
Execute         rtl_gen_preprocess rx_exh_payload<64> 
INFO-FLOW: Preprocessing Module: handle_read_requests ...
Execute         set_default_model handle_read_requests 
Execute         cdfg_preprocess -model handle_read_requests 
Execute         rtl_gen_preprocess handle_read_requests 
INFO-FLOW: Preprocessing Module: stream_merger<ackEvent> ...
Execute         set_default_model stream_merger<ackEvent> 
Execute         cdfg_preprocess -model stream_merger<ackEvent> 
Execute         rtl_gen_preprocess stream_merger<ackEvent> 
INFO-FLOW: Preprocessing Module: rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> ...
Execute         set_default_model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
Execute         cdfg_preprocess -model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
Execute         rtl_gen_preprocess rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
INFO-FLOW: Preprocessing Module: rshiftWordByOctet<net_axis<64>, 64, 13> ...
Execute         set_default_model rshiftWordByOctet<net_axis<64>, 64, 13> 
Execute         cdfg_preprocess -model rshiftWordByOctet<net_axis<64>, 64, 13> 
Execute         rtl_gen_preprocess rshiftWordByOctet<net_axis<64>, 64, 13> 
INFO-FLOW: Preprocessing Module: merge_rx_pkgs<64> ...
Execute         set_default_model merge_rx_pkgs<64> 
Execute         cdfg_preprocess -model merge_rx_pkgs<64> 
Execute         rtl_gen_preprocess merge_rx_pkgs<64> 
INFO-FLOW: Preprocessing Module: local_req_handler ...
Execute         set_default_model local_req_handler 
Execute         cdfg_preprocess -model local_req_handler 
Execute         rtl_gen_preprocess local_req_handler 
INFO-FLOW: Preprocessing Module: tx_pkg_arbiter<64> ...
Execute         set_default_model tx_pkg_arbiter<64> 
Execute         cdfg_preprocess -model tx_pkg_arbiter<64> 
Execute         rtl_gen_preprocess tx_pkg_arbiter<64> 
INFO-FLOW: Preprocessing Module: meta_merger ...
Execute         set_default_model meta_merger 
Execute         cdfg_preprocess -model meta_merger 
Execute         rtl_gen_preprocess meta_merger 
INFO-FLOW: Preprocessing Module: lshiftWordByOctet<64, 12> ...
Execute         set_default_model lshiftWordByOctet<64, 12> 
Execute         cdfg_preprocess -model lshiftWordByOctet<64, 12> 
Execute         rtl_gen_preprocess lshiftWordByOctet<64, 12> 
INFO-FLOW: Preprocessing Module: lshiftWordByOctet<64, 13> ...
Execute         set_default_model lshiftWordByOctet<64, 13> 
Execute         cdfg_preprocess -model lshiftWordByOctet<64, 13> 
Execute         rtl_gen_preprocess lshiftWordByOctet<64, 13> 
INFO-FLOW: Preprocessing Module: generate_exh<64> ...
Execute         set_default_model generate_exh<64> 
Execute         cdfg_preprocess -model generate_exh<64> 
Execute         rtl_gen_preprocess generate_exh<64> 
INFO-FLOW: Preprocessing Module: append_payload<64> ...
Execute         set_default_model append_payload<64> 
Execute         cdfg_preprocess -model append_payload<64> 
Execute         rtl_gen_preprocess append_payload<64> 
INFO-FLOW: Preprocessing Module: lshiftWordByOctet<64, 11> ...
Execute         set_default_model lshiftWordByOctet<64, 11> 
Execute         cdfg_preprocess -model lshiftWordByOctet<64, 11> 
Execute         rtl_gen_preprocess lshiftWordByOctet<64, 11> 
INFO-FLOW: Preprocessing Module: generate_ibh<64> ...
Execute         set_default_model generate_ibh<64> 
Execute         cdfg_preprocess -model generate_ibh<64> 
Execute         rtl_gen_preprocess generate_ibh<64> 
INFO-FLOW: Preprocessing Module: prepend_ibh_header<64> ...
Execute         set_default_model prepend_ibh_header<64> 
Execute         cdfg_preprocess -model prepend_ibh_header<64> 
Execute         rtl_gen_preprocess prepend_ibh_header<64> 
INFO-FLOW: Preprocessing Module: tx_ipUdpMetaMerger ...
Execute         set_default_model tx_ipUdpMetaMerger 
Execute         cdfg_preprocess -model tx_ipUdpMetaMerger 
Execute         rtl_gen_preprocess tx_ipUdpMetaMerger 
INFO-FLOW: Preprocessing Module: mem_cmd_merger<64> ...
Execute         set_default_model mem_cmd_merger<64> 
Execute         cdfg_preprocess -model mem_cmd_merger<64> 
Execute         rtl_gen_preprocess mem_cmd_merger<64> 
INFO-FLOW: Preprocessing Module: conn_table ...
Execute         set_default_model conn_table 
Execute         cdfg_preprocess -model conn_table 
Execute         rtl_gen_preprocess conn_table 
INFO-FLOW: Preprocessing Module: state_table ...
Execute         set_default_model state_table 
Execute         cdfg_preprocess -model state_table 
Execute         rtl_gen_preprocess state_table 
INFO-FLOW: Preprocessing Module: msn_table ...
Execute         set_default_model msn_table 
Execute         cdfg_preprocess -model msn_table 
Execute         rtl_gen_preprocess msn_table 
INFO-FLOW: Preprocessing Module: read_req_table ...
Execute         set_default_model read_req_table 
Execute         cdfg_preprocess -model read_req_table 
Execute         rtl_gen_preprocess read_req_table 
INFO-FLOW: Preprocessing Module: mq_freelist_handler<2048> ...
Execute         set_default_model mq_freelist_handler<2048> 
Execute         cdfg_preprocess -model mq_freelist_handler<2048> 
Execute         rtl_gen_preprocess mq_freelist_handler<2048> 
INFO-FLOW: Preprocessing Module: mq_pointer_table<500> ...
Execute         set_default_model mq_pointer_table<500> 
Execute         cdfg_preprocess -model mq_pointer_table<500> 
Execute         rtl_gen_preprocess mq_pointer_table<500> 
INFO-FLOW: Preprocessing Module: mq_meta_table<ap_uint<64>, 2048> ...
Execute         set_default_model mq_meta_table<ap_uint<64>, 2048> 
Execute         cdfg_preprocess -model mq_meta_table<ap_uint<64>, 2048> 
Execute         rtl_gen_preprocess mq_meta_table<ap_uint<64>, 2048> 
INFO-FLOW: Preprocessing Module: mq_process_requests<ap_uint<64> > ...
Execute         set_default_model mq_process_requests<ap_uint<64> > 
Execute         cdfg_preprocess -model mq_process_requests<ap_uint<64> > 
Execute         rtl_gen_preprocess mq_process_requests<ap_uint<64> > 
INFO-FLOW: Preprocessing Module: Block_entry450_proc ...
Execute         set_default_model Block_entry450_proc 
Execute         cdfg_preprocess -model Block_entry450_proc 
Execute         rtl_gen_preprocess Block_entry450_proc 
INFO-FLOW: Preprocessing Module: extract_icrc<64> ...
Execute         set_default_model extract_icrc<64> 
Execute         cdfg_preprocess -model extract_icrc<64> 
Execute         rtl_gen_preprocess extract_icrc<64> 
INFO-FLOW: Preprocessing Module: insert_icrc<64> ...
Execute         set_default_model insert_icrc<64> 
Execute         cdfg_preprocess -model insert_icrc<64> 
Execute         rtl_gen_preprocess insert_icrc<64> 
INFO-FLOW: Preprocessing Module: rocev2_top ...
Execute         set_default_model rocev2_top 
Execute         cdfg_preprocess -model rocev2_top 
Execute         rtl_gen_preprocess rocev2_top 
INFO-FLOW: Model list for synthesis: entry_proc process_ipv4<64> ipv4_drop_optional_ip_header<64> {ipv4_lshiftWordByOctet<64, 2>} ipv4_generate_ipv4<64>3 process_udp<64>4 {udp_rshiftWordByOctet<net_axis<64>, 64, 2>} merge_rx_meta split_tx_meta {udp_lshiftWordByOctet<64, 1>} generate_udp<64> qp_interface rx_process_ibh<64> {rshiftWordByOctet<net_axis<64>, 64, 11>} rx_process_exh<64> rx_ibh_fsm drop_ooo_ibh<64> ipUdpMetaHandler<64> rx_exh_fsm<64> rx_exh_payload<64> handle_read_requests stream_merger<ackEvent> {rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>} {rshiftWordByOctet<net_axis<64>, 64, 13>} merge_rx_pkgs<64> local_req_handler tx_pkg_arbiter<64> meta_merger {lshiftWordByOctet<64, 12>} {lshiftWordByOctet<64, 13>} generate_exh<64> append_payload<64> {lshiftWordByOctet<64, 11>} generate_ibh<64> prepend_ibh_header<64> tx_ipUdpMetaMerger mem_cmd_merger<64> conn_table state_table msn_table read_req_table mq_freelist_handler<2048> mq_pointer_table<500> {mq_meta_table<ap_uint<64>, 2048>} {mq_process_requests<ap_uint<64> >} Block_entry450_proc extract_icrc<64> insert_icrc<64> rocev2_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.938 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.938 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_ipv4_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model process_ipv4<64> 
Execute         schedule -model process_ipv4<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process_ipv4<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'process_ipv4<64>'
WARNING: [HLS 200-871] Estimated clock period (4.8274ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'process_ipv4_64_s' consists of the following:	'load' operation ('header_idx_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58) on static variable 'header_idx' [34]  (0 ns)
	'shl' operation ('shl_ln368_9') [53]  (1.63 ns)
	'xor' operation ('xor_ln368_3') [54]  (0 ns)
	'and' operation ('and_ln368_5') [55]  (0 ns)
	'or' operation ('__Result__') [57]  (2.35 ns)
	'store' operation ('header_header_V_write_ln368') of variable '__Result__' on static variable 'header_header_V' [58]  (0.844 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.939 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling process_ipv4<64>.
Execute         set_default_model process_ipv4<64> 
Execute         bind -model process_ipv4<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.939 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.bind.adb -f 
INFO-FLOW: Finish binding process_ipv4<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipv4_drop_optional_ip_header_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ipv4_drop_optional_ip_header<64> 
Execute         schedule -model ipv4_drop_optional_ip_header<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipv4_drop_optional_ip_header<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ipv4_drop_optional_ip_header<64>'
WARNING: [HLS 200-871] Estimated clock period (5.834ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'ipv4_drop_optional_ip_header_64_s' consists of the following:	fifo read operation ('rx_process2dropLengthFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:216) on port 'rx_process2dropLengthFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:216) [117]  (2.34 ns)
	'icmp' operation ('icmp_ln1035') [120]  (0.677 ns)
	multiplexor before 'phi' operation ('storemerge_i') [130]  (0.844 ns)
	'phi' operation ('storemerge_i') [130]  (0 ns)
	'store' operation ('doh_state_write_ln224', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:224) of variable 'zext_ln224', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:224 on static variable 'doh_state' [132]  (0.886 ns)
	blocking operation 1.09 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.940 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling ipv4_drop_optional_ip_header<64>.
Execute         set_default_model ipv4_drop_optional_ip_header<64> 
Execute         bind -model ipv4_drop_optional_ip_header<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.940 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.bind.adb -f 
INFO-FLOW: Finish binding ipv4_drop_optional_ip_header<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipv4_lshiftWordByOctet_64_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ipv4_lshiftWordByOctet<64, 2> 
Execute         schedule -model ipv4_lshiftWordByOctet<64, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipv4_lshiftWordByOctet<64, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ipv4_lshiftWordByOctet<64, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.941 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling ipv4_lshiftWordByOctet<64, 2>.
Execute         set_default_model ipv4_lshiftWordByOctet<64, 2> 
Execute         bind -model ipv4_lshiftWordByOctet<64, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.941 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.bind.adb -f 
INFO-FLOW: Finish binding ipv4_lshiftWordByOctet<64, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipv4_generate_ipv4_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ipv4_generate_ipv4<64>3 
Execute         schedule -model ipv4_generate_ipv4<64>3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipv4_generate_ipv4<64>3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ipv4_generate_ipv4<64>3'
WARNING: [HLS 200-871] Estimated clock period (7.62054ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'ipv4_generate_ipv4_64_3' consists of the following:	'load' operation ('header_idx_2_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76) on static variable 'header_idx_2' [25]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79) [105]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [109]  (1.39 ns)
	'sub' operation ('sub_ln80_3', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [112]  (1.34 ns)
	'sub' operation ('sub_ln80_4', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [114]  (1.36 ns)
	'select' operation ('select_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [117]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [118]  (0.871 ns)
	multiplexor before 'phi' operation ('phi_ln1027') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [122]  (0.844 ns)
	'phi' operation ('phi_ln1027') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [122]  (0 ns)
	blocking operation 0.513 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.942 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.sched.adb -f 
INFO-FLOW: Finish scheduling ipv4_generate_ipv4<64>3.
Execute         set_default_model ipv4_generate_ipv4<64>3 
Execute         bind -model ipv4_generate_ipv4<64>3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.942 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.bind.adb -f 
INFO-FLOW: Finish binding ipv4_generate_ipv4<64>3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_udp_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model process_udp<64>4 
Execute         schedule -model process_udp<64>4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process_udp<64>4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'process_udp<64>4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.942 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.sched.adb -f 
INFO-FLOW: Finish scheduling process_udp<64>4.
Execute         set_default_model process_udp<64>4 
Execute         bind -model process_udp<64>4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.942 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.bind.adb -f 
INFO-FLOW: Finish binding process_udp<64>4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp_rshiftWordByOctet_net_axis_64_64_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
Execute         schedule -model udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udp_rshiftWordByOctet<net_axis<64>, 64, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'udp_rshiftWordByOctet<net_axis<64>, 64, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.943 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling udp_rshiftWordByOctet<net_axis<64>, 64, 2>.
Execute         set_default_model udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
Execute         bind -model udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.943 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.bind.adb -f 
INFO-FLOW: Finish binding udp_rshiftWordByOctet<net_axis<64>, 64, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_rx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model merge_rx_meta 
Execute         schedule -model merge_rx_meta 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'merge_rx_meta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'merge_rx_meta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.943 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.sched.adb -f 
INFO-FLOW: Finish scheduling merge_rx_meta.
Execute         set_default_model merge_rx_meta 
Execute         bind -model merge_rx_meta 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.943 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.bind.adb -f 
INFO-FLOW: Finish binding merge_rx_meta.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_tx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model split_tx_meta 
Execute         schedule -model split_tx_meta 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'split_tx_meta'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'split_tx_meta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.943 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.sched.adb -f 
INFO-FLOW: Finish scheduling split_tx_meta.
Execute         set_default_model split_tx_meta 
Execute         bind -model split_tx_meta 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.943 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.bind.adb -f 
INFO-FLOW: Finish binding split_tx_meta.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp_lshiftWordByOctet_64_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udp_lshiftWordByOctet<64, 1> 
Execute         schedule -model udp_lshiftWordByOctet<64, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udp_lshiftWordByOctet<64, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'udp_lshiftWordByOctet<64, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.944 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling udp_lshiftWordByOctet<64, 1>.
Execute         set_default_model udp_lshiftWordByOctet<64, 1> 
Execute         bind -model udp_lshiftWordByOctet<64, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.944 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.bind.adb -f 
INFO-FLOW: Finish binding udp_lshiftWordByOctet<64, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_udp_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generate_udp<64> 
Execute         schedule -model generate_udp<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_udp<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'generate_udp<64>'
WARNING: [HLS 200-871] Estimated clock period (7.62054ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'generate_udp_64_s' consists of the following:	'load' operation ('header_idx_3_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76) on static variable 'header_idx_3' [21]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79) [71]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [75]  (1.39 ns)
	'sub' operation ('sub_ln80_5', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [78]  (1.34 ns)
	'sub' operation ('sub_ln80_6', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [80]  (1.36 ns)
	'select' operation ('select_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [83]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [84]  (0.871 ns)
	blocking operation 1.36 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.944 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling generate_udp<64>.
Execute         set_default_model generate_udp<64> 
Execute         bind -model generate_udp<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.944 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.bind.adb -f 
INFO-FLOW: Finish binding generate_udp<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'qp_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model qp_interface 
Execute         schedule -model qp_interface 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'qp_interface'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'qp_interface'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.945 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.sched.adb -f 
INFO-FLOW: Finish scheduling qp_interface.
Execute         set_default_model qp_interface 
Execute         bind -model qp_interface 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.945 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.bind.adb -f 
INFO-FLOW: Finish binding qp_interface.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_process_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rx_process_ibh<64> 
Execute         schedule -model rx_process_ibh<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_process_ibh<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'rx_process_ibh<64>'
WARNING: [HLS 200-871] Estimated clock period (4.7802ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'rx_process_ibh_64_s' consists of the following:	'load' operation ('bth_idx_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) on static variable 'bth_idx' [33]  (0 ns)
	'shl' operation ('shl_ln368_3') [51]  (1.58 ns)
	'xor' operation ('xor_ln368_1') [52]  (0 ns)
	'and' operation ('and_ln368_1') [53]  (0 ns)
	'or' operation ('__Result__') [55]  (2.35 ns)
	'store' operation ('bth_header_V_write_ln368') of variable '__Result__' on static variable 'bth_header_V' [56]  (0.844 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.945 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling rx_process_ibh<64>.
Execute         set_default_model rx_process_ibh<64> 
Execute         bind -model rx_process_ibh<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.945 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.bind.adb -f 
INFO-FLOW: Finish binding rx_process_ibh<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rshiftWordByOctet_net_axis_64_64_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rshiftWordByOctet<net_axis<64>, 64, 11> 
Execute         schedule -model rshiftWordByOctet<net_axis<64>, 64, 11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rshiftWordByOctet<net_axis<64>, 64, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'rshiftWordByOctet<net_axis<64>, 64, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.946 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.sched.adb -f 
INFO-FLOW: Finish scheduling rshiftWordByOctet<net_axis<64>, 64, 11>.
Execute         set_default_model rshiftWordByOctet<net_axis<64>, 64, 11> 
Execute         bind -model rshiftWordByOctet<net_axis<64>, 64, 11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.946 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.bind.adb -f 
INFO-FLOW: Finish binding rshiftWordByOctet<net_axis<64>, 64, 11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_process_exh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rx_process_exh<64> 
Execute         schedule -model rx_process_exh<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_process_exh<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, function 'rx_process_exh<64>'
WARNING: [HLS 200-871] Estimated clock period (5.622ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'rx_process_exh_64_s' consists of the following:	'phi' operation ('__Result__') with incoming values : ('__Val2__') ('__Result__', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58) [86]  (0 ns)
	'add' operation ('ret.V') [111]  (1.51 ns)
	'mul' operation ('mul_ln1513') [113]  (4.11 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.948 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling rx_process_exh<64>.
Execute         set_default_model rx_process_exh<64> 
Execute         bind -model rx_process_exh<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.948 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.bind.adb -f 
INFO-FLOW: Finish binding rx_process_exh<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_ibh_fsm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rx_ibh_fsm 
Execute         schedule -model rx_ibh_fsm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_ibh_fsm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'rx_ibh_fsm'
WARNING: [HLS 200-871] Estimated clock period (5.0115ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'rx_ibh_fsm' consists of the following:	fifo read operation ('stateTable2rxIbh_rsp_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:317) on port 'stateTable2rxIbh_rsp' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:317) [104]  (2.34 ns)
	'icmp' operation ('icmp_ln1039_2') [117]  (1.22 ns)
	'xor' operation ('xor_ln1039_1') [118]  (0.485 ns)
	'or' operation ('or_ln328', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:328) [122]  (0 ns)
	'and' operation ('and_ln328_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:328) [124]  (0.485 ns)
	blocking operation 0.485 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.949 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.sched.adb -f 
INFO-FLOW: Finish scheduling rx_ibh_fsm.
Execute         set_default_model rx_ibh_fsm 
Execute         bind -model rx_ibh_fsm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.949 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.bind.adb -f 
INFO-FLOW: Finish binding rx_ibh_fsm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drop_ooo_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model drop_ooo_ibh<64> 
Execute         schedule -model drop_ooo_ibh<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'drop_ooo_ibh<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'drop_ooo_ibh<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.950 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling drop_ooo_ibh<64>.
Execute         set_default_model drop_ooo_ibh<64> 
Execute         bind -model drop_ooo_ibh<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.950 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.bind.adb -f 
INFO-FLOW: Finish binding drop_ooo_ibh<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ipUdpMetaHandler_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ipUdpMetaHandler<64> 
Execute         schedule -model ipUdpMetaHandler<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ipUdpMetaHandler<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'ipUdpMetaHandler<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.950 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling ipUdpMetaHandler<64>.
Execute         set_default_model ipUdpMetaHandler<64> 
Execute         bind -model ipUdpMetaHandler<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.950 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.bind.adb -f 
INFO-FLOW: Finish binding ipUdpMetaHandler<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_exh_fsm_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rx_exh_fsm<64> 
Execute         schedule -model rx_exh_fsm<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_exh_fsm<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'rx_exh_fsm<64>'
WARNING: [HLS 200-871] Estimated clock period (4.925ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'rx_exh_fsm_64_s' consists of the following:	fifo read operation ('rx_fsm2exh_MetaFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:567) on port 'rx_fsm2exh_MetaFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:567) [335]  (2.34 ns)
	'icmp' operation ('empty', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:567) [349]  (1.26 ns)
	'or' operation ('empty_161', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:567) [351]  (0.485 ns)
	multiplexor before 'phi' operation ('consumeReadAddr_new_0_i') [358]  (0.844 ns)
	'phi' operation ('consumeReadAddr_new_0_i') [358]  (0 ns)
	'store' operation ('consumeReadAddr_write_ln571', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:571) of variable 'consumeReadAddr_new_0_i' on static variable 'consumeReadAddr' [360]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.952 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling rx_exh_fsm<64>.
Execute         set_default_model rx_exh_fsm<64> 
Execute         bind -model rx_exh_fsm<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.953 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.bind.adb -f 
INFO-FLOW: Finish binding rx_exh_fsm<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rx_exh_payload_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rx_exh_payload<64> 
Execute         schedule -model rx_exh_payload<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rx_exh_payload<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'rx_exh_payload<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.953 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling rx_exh_payload<64>.
Execute         set_default_model rx_exh_payload<64> 
Execute         bind -model rx_exh_payload<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.953 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.bind.adb -f 
INFO-FLOW: Finish binding rx_exh_payload<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_read_requests' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model handle_read_requests 
Execute         schedule -model handle_read_requests 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'handle_read_requests'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'handle_read_requests'
WARNING: [HLS 200-871] Estimated clock period (5.63134ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'handle_read_requests' consists of the following:	fifo read operation ('rx_readRequestFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) on port 'rx_readRequestFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) [30]  (2.34 ns)
	'add' operation ('add_ln840_11') [40]  (1.59 ns)
	multiplexor before 'phi' operation ('readAddr.V') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') [45]  (0.844 ns)
	'phi' operation ('readAddr.V') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') [45]  (0 ns)
	multiplexor before 'phi' operation ('request_vaddr_V_new_3_i') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') ('add_ln840') [86]  (0.858 ns)
	'phi' operation ('request_vaddr_V_new_3_i') with incoming values : ('readAddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) ('add_ln840_11') ('add_ln840') [86]  (0 ns)
	'store' operation ('request_vaddr_V_write_ln879', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:879) of variable 'request_vaddr_V_new_3_i' on static variable 'request_vaddr_V' [91]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.954 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.sched.adb -f 
INFO-FLOW: Finish scheduling handle_read_requests.
Execute         set_default_model handle_read_requests 
Execute         bind -model handle_read_requests 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.954 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.bind.adb -f 
INFO-FLOW: Finish binding handle_read_requests.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_merger_ackEvent_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stream_merger<ackEvent> 
Execute         schedule -model stream_merger<ackEvent> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'stream_merger<ackEvent>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'stream_merger<ackEvent>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.954 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.sched.adb -f 
INFO-FLOW: Finish scheduling stream_merger<ackEvent>.
Execute         set_default_model stream_merger<ackEvent> 
Execute         bind -model stream_merger<ackEvent> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.954 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.bind.adb -f 
INFO-FLOW: Finish binding stream_merger<ackEvent>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rshiftWordByOctet_routed_net_axis_64_1_64_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
Execute         schedule -model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.954 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.sched.adb -f 
INFO-FLOW: Finish scheduling rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>.
Execute         set_default_model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
Execute         bind -model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.954 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.bind.adb -f 
INFO-FLOW: Finish binding rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rshiftWordByOctet_net_axis_64_64_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rshiftWordByOctet<net_axis<64>, 64, 13> 
Execute         schedule -model rshiftWordByOctet<net_axis<64>, 64, 13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rshiftWordByOctet<net_axis<64>, 64, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'rshiftWordByOctet<net_axis<64>, 64, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.955 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.sched.adb -f 
INFO-FLOW: Finish scheduling rshiftWordByOctet<net_axis<64>, 64, 13>.
Execute         set_default_model rshiftWordByOctet<net_axis<64>, 64, 13> 
Execute         bind -model rshiftWordByOctet<net_axis<64>, 64, 13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.955 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.bind.adb -f 
INFO-FLOW: Finish binding rshiftWordByOctet<net_axis<64>, 64, 13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_rx_pkgs_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model merge_rx_pkgs<64> 
Execute         schedule -model merge_rx_pkgs<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'merge_rx_pkgs<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'merge_rx_pkgs<64>'
WARNING: [HLS 200-871] Estimated clock period (4.934ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'merge_rx_pkgs_64_s' consists of the following:	fifo read operation ('type', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2047) on port 'rx_pkgShiftTypeFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2047) [78]  (2.34 ns)
	'icmp' operation ('icmp_ln2048_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048) [80]  (1.26 ns)
	'select' operation ('select_ln2048', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048) [81]  (0 ns)
	'select' operation ('select_ln2048_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048) [83]  (0.494 ns)
	'store' operation ('state_3_write_ln2050', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2050) of variable 'select_ln2048_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2048 on static variable 'state_3' [84]  (0.844 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.955 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling merge_rx_pkgs<64>.
Execute         set_default_model merge_rx_pkgs<64> 
Execute         bind -model merge_rx_pkgs<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.956 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.bind.adb -f 
INFO-FLOW: Finish binding merge_rx_pkgs<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'local_req_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model local_req_handler 
Execute         schedule -model local_req_handler 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'local_req_handler'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'local_req_handler'
WARNING: [HLS 200-871] Estimated clock period (5.63134ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'local_req_handler' consists of the following:	fifo read operation ('s_axis_tx_meta_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) on port 's_axis_tx_meta' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) [34]  (2.34 ns)
	'add' operation ('add_ln840_8') [69]  (1.59 ns)
	multiplexor before 'phi' operation ('laddr.V') with incoming values : ('laddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) ('add_ln840_8') [76]  (0.844 ns)
	'phi' operation ('laddr.V') with incoming values : ('laddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) ('add_ln840_8') [76]  (0 ns)
	multiplexor before 'phi' operation ('laddr.V') with incoming values : ('laddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) ('add_ln840_8') ('add_ln840') [119]  (0.858 ns)
	'phi' operation ('laddr.V') with incoming values : ('laddr.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1669) ('add_ln840_8') ('add_ln840') [119]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.956 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.sched.adb -f 
INFO-FLOW: Finish scheduling local_req_handler.
Execute         set_default_model local_req_handler 
Execute         bind -model local_req_handler 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.957 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.bind.adb -f 
INFO-FLOW: Finish binding local_req_handler.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_pkg_arbiter_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tx_pkg_arbiter<64> 
Execute         schedule -model tx_pkg_arbiter<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tx_pkg_arbiter<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'tx_pkg_arbiter<64>'
WARNING: [HLS 200-871] Estimated clock period (6.30761ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'tx_pkg_arbiter_64_s' consists of the following:	'load' operation ('info_words_V_load') on static variable 'info_words_V' [32]  (0 ns)
	'add' operation ('add_ln841_4') [45]  (1.48 ns)
	'icmp' operation ('icmp_ln1039_1') [48]  (1.25 ns)
	'and' operation ('and_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [49]  (0.485 ns)
	'or' operation ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [50]  (0.485 ns)
	multiplexor before 'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [53]  (0.844 ns)
	'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [53]  (0 ns)
	multiplexor before 'phi' operation ('state_flag_17_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [61]  (0.844 ns)
	'phi' operation ('state_flag_17_i', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) [61]  (0 ns)
	multiplexor before 'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2224) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2201) ('or_ln2213', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2213) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2184) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2161) ('or_ln2173', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269) ('or_ln2280', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280) [216]  (0.929 ns)
	'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2247) ('or_ln2258', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2258) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2224) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2201) ('or_ln2213', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2213) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2184) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2161) ('or_ln2173', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2173) ('currWord.last.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2269) ('or_ln2280', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2280) [216]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.958 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling tx_pkg_arbiter<64>.
Execute         set_default_model tx_pkg_arbiter<64> 
Execute         bind -model tx_pkg_arbiter<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.958 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.bind.adb -f 
INFO-FLOW: Finish binding tx_pkg_arbiter<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'meta_merger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model meta_merger 
Execute         schedule -model meta_merger 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'meta_merger'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, function 'meta_merger'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.959 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.sched.adb -f 
INFO-FLOW: Finish scheduling meta_merger.
Execute         set_default_model meta_merger 
Execute         bind -model meta_merger 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.959 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.bind.adb -f 
INFO-FLOW: Finish binding meta_merger.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lshiftWordByOctet_64_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lshiftWordByOctet<64, 12> 
Execute         schedule -model lshiftWordByOctet<64, 12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lshiftWordByOctet<64, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'lshiftWordByOctet<64, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.960 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.sched.adb -f 
INFO-FLOW: Finish scheduling lshiftWordByOctet<64, 12>.
Execute         set_default_model lshiftWordByOctet<64, 12> 
Execute         bind -model lshiftWordByOctet<64, 12> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.960 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.bind.adb -f 
INFO-FLOW: Finish binding lshiftWordByOctet<64, 12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lshiftWordByOctet_64_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lshiftWordByOctet<64, 13> 
Execute         schedule -model lshiftWordByOctet<64, 13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lshiftWordByOctet<64, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'lshiftWordByOctet<64, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.960 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.sched.adb -f 
INFO-FLOW: Finish scheduling lshiftWordByOctet<64, 13>.
Execute         set_default_model lshiftWordByOctet<64, 13> 
Execute         bind -model lshiftWordByOctet<64, 13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.960 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.bind.adb -f 
INFO-FLOW: Finish binding lshiftWordByOctet<64, 13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_exh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generate_exh<64> 
Execute         schedule -model generate_exh<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_exh<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'generate_exh<64>'
WARNING: [HLS 200-871] Estimated clock period (7.59664ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'generate_exh_64_s' consists of the following:	'load' operation ('rdmaHeader_idx_1_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76) on static variable 'rdmaHeader_idx_1' [51]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79) [271]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [275]  (1.39 ns)
	'sub' operation ('sub_ln80_7', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [278]  (1.34 ns)
	'sub' operation ('sub_ln80_8', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [280]  (1.36 ns)
	'select' operation ('remainingLength.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [282]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [283]  (0.861 ns)
	multiplexor before 'phi' operation ('phi_ln1019') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [287]  (0.844 ns)
	'phi' operation ('phi_ln1019') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [287]  (0 ns)
	blocking operation 0.499 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.961 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling generate_exh<64>.
Execute         set_default_model generate_exh<64> 
Execute         bind -model generate_exh<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.962 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.bind.adb -f 
INFO-FLOW: Finish binding generate_exh<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'append_payload_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model append_payload<64> 
Execute         schedule -model append_payload<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'append_payload<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'append_payload<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.963 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling append_payload<64>.
Execute         set_default_model append_payload<64> 
Execute         bind -model append_payload<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.963 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.bind.adb -f 
INFO-FLOW: Finish binding append_payload<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lshiftWordByOctet_64_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lshiftWordByOctet<64, 11> 
Execute         schedule -model lshiftWordByOctet<64, 11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lshiftWordByOctet<64, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'lshiftWordByOctet<64, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.963 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.sched.adb -f 
INFO-FLOW: Finish scheduling lshiftWordByOctet<64, 11>.
Execute         set_default_model lshiftWordByOctet<64, 11> 
Execute         bind -model lshiftWordByOctet<64, 11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.963 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.bind.adb -f 
INFO-FLOW: Finish binding lshiftWordByOctet<64, 11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generate_ibh<64> 
Execute         schedule -model generate_ibh<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_ibh<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'generate_ibh<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.964 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling generate_ibh<64>.
Execute         set_default_model generate_ibh<64> 
Execute         bind -model generate_ibh<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.964 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.bind.adb -f 
INFO-FLOW: Finish binding generate_ibh<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepend_ibh_header_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model prepend_ibh_header<64> 
Execute         schedule -model prepend_ibh_header<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'prepend_ibh_header<64>'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'prepend_ibh_header<64>'
WARNING: [HLS 200-871] Estimated clock period (7.62054ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'prepend_ibh_header_64_s' consists of the following:	'load' operation ('header_idx_1_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76) on static variable 'header_idx_1' [21]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79) [101]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [105]  (1.39 ns)
	'sub' operation ('sub_ln80_1', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [108]  (1.34 ns)
	'sub' operation ('sub_ln80_2', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [110]  (1.36 ns)
	'select' operation ('select_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [113]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [114]  (0.871 ns)
	multiplexor before 'phi' operation ('phi_ln1027') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [117]  (0.844 ns)
	'phi' operation ('phi_ln1027') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [117]  (0 ns)
	blocking operation 0.513 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.965 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling prepend_ibh_header<64>.
Execute         set_default_model prepend_ibh_header<64> 
Execute         bind -model prepend_ibh_header<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.966 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.bind.adb -f 
INFO-FLOW: Finish binding prepend_ibh_header<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tx_ipUdpMetaMerger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tx_ipUdpMetaMerger 
Execute         schedule -model tx_ipUdpMetaMerger 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tx_ipUdpMetaMerger'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'tx_ipUdpMetaMerger'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.966 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.sched.adb -f 
INFO-FLOW: Finish scheduling tx_ipUdpMetaMerger.
Execute         set_default_model tx_ipUdpMetaMerger 
Execute         bind -model tx_ipUdpMetaMerger 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.966 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.bind.adb -f 
INFO-FLOW: Finish binding tx_ipUdpMetaMerger.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_cmd_merger_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mem_cmd_merger<64> 
Execute         schedule -model mem_cmd_merger<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_cmd_merger<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'mem_cmd_merger<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.966 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling mem_cmd_merger<64>.
Execute         set_default_model mem_cmd_merger<64> 
Execute         bind -model mem_cmd_merger<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.966 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.bind.adb -f 
INFO-FLOW: Finish binding mem_cmd_merger<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conn_table 
Execute         schedule -model conn_table 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conn_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conn_table'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.967 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.sched.adb -f 
INFO-FLOW: Finish scheduling conn_table.
Execute         set_default_model conn_table 
Execute         bind -model conn_table 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.967 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.bind.adb -f 
INFO-FLOW: Finish binding conn_table.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model state_table 
Execute         schedule -model state_table 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'state_table'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'state_table'
WARNING: [HLS 200-871] Estimated clock period (5.087ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'state_table' consists of the following:	fifo read operation ('qpi2stateTable_upd_req_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92) on port 'qpi2stateTable_upd_req' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92) [53]  (2.34 ns)
	'store' operation ('state_table_resp_epsn_V_addr_3_write_ln98', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:98) of variable 'ifRequest.local_psn.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92 on array 'state_table_resp_epsn_V' [77]  (2.27 ns)
	blocking operation 0.485 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.968 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.sched.adb -f 
INFO-FLOW: Finish scheduling state_table.
Execute         set_default_model state_table 
Execute         bind -model state_table 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.968 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.bind.adb -f 
INFO-FLOW: Finish binding state_table.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'msn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model msn_table 
Execute         schedule -model msn_table 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'msn_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'msn_table'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.969 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.sched.adb -f 
INFO-FLOW: Finish scheduling msn_table.
Execute         set_default_model msn_table 
Execute         bind -model msn_table 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.969 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.bind.adb -f 
INFO-FLOW: Finish binding msn_table.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_req_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_req_table 
Execute         schedule -model read_req_table 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_req_table'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'read_req_table'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.969 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.sched.adb -f 
INFO-FLOW: Finish scheduling read_req_table.
Execute         set_default_model read_req_table 
Execute         bind -model read_req_table 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.969 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.bind.adb -f 
INFO-FLOW: Finish binding read_req_table.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_freelist_handler_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mq_freelist_handler<2048> 
Execute         schedule -model mq_freelist_handler<2048> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_freelist_handler<2048>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'mq_freelist_handler<2048>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.969 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.sched.adb -f 
INFO-FLOW: Finish scheduling mq_freelist_handler<2048>.
Execute         set_default_model mq_freelist_handler<2048> 
Execute         bind -model mq_freelist_handler<2048> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.969 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.bind.adb -f 
INFO-FLOW: Finish binding mq_freelist_handler<2048>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_pointer_table_500_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mq_pointer_table<500> 
Execute         schedule -model mq_pointer_table<500> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_pointer_table<500>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'mq_pointer_table<500>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.970 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.sched.adb -f 
INFO-FLOW: Finish scheduling mq_pointer_table<500>.
Execute         set_default_model mq_pointer_table<500> 
Execute         bind -model mq_pointer_table<500> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.971 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.bind.adb -f 
INFO-FLOW: Finish binding mq_pointer_table<500>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_meta_table_ap_uint_64_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mq_meta_table<ap_uint<64>, 2048> 
Execute         schedule -model mq_meta_table<ap_uint<64>, 2048> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_meta_table<ap_uint<64>, 2048>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'mq_meta_table<ap_uint<64>, 2048>'
WARNING: [HLS 200-871] Estimated clock period (5.087ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'mq_meta_table_ap_uint_64_2048_s' consists of the following:	fifo read operation ('mq_metaReqFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210) on port 'mq_metaReqFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210) [23]  (2.34 ns)
	'store' operation ('meta_table_next_V_addr_write_ln217', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:217) of variable 'req.entry.next.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210 on array 'meta_table_next_V' [49]  (2.27 ns)
	blocking operation 0.485 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.971 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.sched.adb -f 
INFO-FLOW: Finish scheduling mq_meta_table<ap_uint<64>, 2048>.
Execute         set_default_model mq_meta_table<ap_uint<64>, 2048> 
Execute         bind -model mq_meta_table<ap_uint<64>, 2048> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.971 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.bind.adb -f 
INFO-FLOW: Finish binding mq_meta_table<ap_uint<64>, 2048>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_process_requests_ap_uint_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model mq_process_requests<ap_uint<64> > 
Execute         schedule -model mq_process_requests<ap_uint<64> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mq_process_requests<ap_uint<64> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'mq_process_requests<ap_uint<64> >'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.972 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling mq_process_requests<ap_uint<64> >.
Execute         set_default_model mq_process_requests<ap_uint<64> > 
Execute         bind -model mq_process_requests<ap_uint<64> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.972 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.bind.adb -f 
INFO-FLOW: Finish binding mq_process_requests<ap_uint<64> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry450_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry450_proc 
Execute         schedule -model Block_entry450_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.972 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry450_proc.
Execute         set_default_model Block_entry450_proc 
Execute         bind -model Block_entry450_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.972 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry450_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_icrc_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model extract_icrc<64> 
Execute         schedule -model extract_icrc<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_icrc<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'extract_icrc<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.973 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling extract_icrc<64>.
Execute         set_default_model extract_icrc<64> 
Execute         bind -model extract_icrc<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.973 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.bind.adb -f 
INFO-FLOW: Finish binding extract_icrc<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_icrc_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model insert_icrc<64> 
Execute         schedule -model insert_icrc<64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert_icrc<64>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'insert_icrc<64>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.974 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling insert_icrc<64>.
Execute         set_default_model insert_icrc<64> 
Execute         bind -model insert_icrc<64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.974 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.bind.adb -f 
INFO-FLOW: Finish binding insert_icrc<64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rocev2_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rocev2_top 
Execute         schedule -model rocev2_top 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.934ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 1.728ns, effective delay budget: 4.672ns).
WARNING: [HLS 200-1016] The critical path in module 'rocev2_top' consists of the following:	'call' operation ('_ln2615', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2615) to 'merge_rx_pkgs<64>' [491]  (4.93 ns)

INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_ip2udpMetaFifo (from process_ipv4_64_U0 to merge_rx_meta_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO qpi2stateTable_upd_req (from qp_interface_U0 to state_table_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO if2msnTable_init (from qp_interface_U0 to msn_table_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_ibh2fsm_MetaFifo (from rx_process_ibh_64_U0 to rx_ibh_fsm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_ibh2exh_MetaFifo (from rx_process_ibh_64_U0 to rx_process_exh_64_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rxIbh2stateTable_upd_req (from rx_ibh_fsm_U0 to state_table_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_fsm2exh_MetaFifo (from rx_ibh_fsm_U0 to rx_exh_fsm_64_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_ibhEventFifo (from rx_ibh_fsm_U0 to stream_merger_ackEvent_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rxExh2msnTable_upd_req (from rx_exh_fsm_64_U0 to msn_table_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_pkgShiftTypeFifo (from rx_exh_fsm_64_U0 to merge_rx_pkgs_64_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO rx_readReqTable_upd_req (from rx_exh_fsm_64_U0 to read_req_table_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_readReqAddr_push (from local_req_handler_U0 to mq_process_requests_ap_uint_64_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_localMemCmdFifo (from local_req_handler_U0 to mem_cmd_merger_64_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_rawPayFifo (from tx_pkg_arbiter_64_U0 to append_payload_64_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_aethShift2payFifo (from lshiftWordByOctet_64_12_U0 to append_payload_64_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_rethShift2payFifo (from lshiftWordByOctet_64_13_U0 to append_payload_64_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tx_ibhHeaderFifo (from generate_ibh_64_U0 to prepend_ibh_header_64_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO mq_pointerRspFifo (from mq_pointer_table_500_U0 to mq_process_requests_ap_uint_64_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO mq_metaRspFifo (from mq_meta_table_ap_uint_64_2048_U0 to mq_process_requests_ap_uint_64_U0) to 11 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.975 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.sched.adb -f 
INFO-FLOW: Finish scheduling rocev2_top.
Execute         set_default_model rocev2_top 
Execute         bind -model rocev2_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.976 GB.
Execute         syn_report -verbosereport -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.67 sec.
Execute         db_write -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.bind.adb -f 
INFO-FLOW: Finish binding rocev2_top.
Execute         get_model_list rocev2_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess process_ipv4<64> 
Execute         rtl_gen_preprocess ipv4_drop_optional_ip_header<64> 
Execute         rtl_gen_preprocess ipv4_lshiftWordByOctet<64, 2> 
Execute         rtl_gen_preprocess ipv4_generate_ipv4<64>3 
Execute         rtl_gen_preprocess process_udp<64>4 
Execute         rtl_gen_preprocess udp_rshiftWordByOctet<net_axis<64>, 64, 2> 
Execute         rtl_gen_preprocess merge_rx_meta 
Execute         rtl_gen_preprocess split_tx_meta 
Execute         rtl_gen_preprocess udp_lshiftWordByOctet<64, 1> 
Execute         rtl_gen_preprocess generate_udp<64> 
Execute         rtl_gen_preprocess qp_interface 
Execute         rtl_gen_preprocess rx_process_ibh<64> 
Execute         rtl_gen_preprocess rshiftWordByOctet<net_axis<64>, 64, 11> 
Execute         rtl_gen_preprocess rx_process_exh<64> 
Execute         rtl_gen_preprocess rx_ibh_fsm 
Execute         rtl_gen_preprocess drop_ooo_ibh<64> 
Execute         rtl_gen_preprocess ipUdpMetaHandler<64> 
Execute         rtl_gen_preprocess rx_exh_fsm<64> 
Execute         rtl_gen_preprocess rx_exh_payload<64> 
Execute         rtl_gen_preprocess handle_read_requests 
Execute         rtl_gen_preprocess stream_merger<ackEvent> 
Execute         rtl_gen_preprocess rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> 
Execute         rtl_gen_preprocess rshiftWordByOctet<net_axis<64>, 64, 13> 
Execute         rtl_gen_preprocess merge_rx_pkgs<64> 
Execute         rtl_gen_preprocess local_req_handler 
Execute         rtl_gen_preprocess tx_pkg_arbiter<64> 
Execute         rtl_gen_preprocess meta_merger 
Execute         rtl_gen_preprocess lshiftWordByOctet<64, 12> 
Execute         rtl_gen_preprocess lshiftWordByOctet<64, 13> 
Execute         rtl_gen_preprocess generate_exh<64> 
Execute         rtl_gen_preprocess append_payload<64> 
Execute         rtl_gen_preprocess lshiftWordByOctet<64, 11> 
Execute         rtl_gen_preprocess generate_ibh<64> 
Execute         rtl_gen_preprocess prepend_ibh_header<64> 
Execute         rtl_gen_preprocess tx_ipUdpMetaMerger 
Execute         rtl_gen_preprocess mem_cmd_merger<64> 
Execute         rtl_gen_preprocess conn_table 
Execute         rtl_gen_preprocess state_table 
Execute         rtl_gen_preprocess msn_table 
Execute         rtl_gen_preprocess read_req_table 
Execute         rtl_gen_preprocess mq_freelist_handler<2048> 
Execute         rtl_gen_preprocess mq_pointer_table<500> 
Execute         rtl_gen_preprocess mq_meta_table<ap_uint<64>, 2048> 
Execute         rtl_gen_preprocess mq_process_requests<ap_uint<64> > 
Execute         rtl_gen_preprocess Block_entry450_proc 
Execute         rtl_gen_preprocess extract_icrc<64> 
Execute         rtl_gen_preprocess insert_icrc<64> 
Execute         rtl_gen_preprocess rocev2_top 
INFO-FLOW: Model list for RTL generation: entry_proc process_ipv4<64> ipv4_drop_optional_ip_header<64> {ipv4_lshiftWordByOctet<64, 2>} ipv4_generate_ipv4<64>3 process_udp<64>4 {udp_rshiftWordByOctet<net_axis<64>, 64, 2>} merge_rx_meta split_tx_meta {udp_lshiftWordByOctet<64, 1>} generate_udp<64> qp_interface rx_process_ibh<64> {rshiftWordByOctet<net_axis<64>, 64, 11>} rx_process_exh<64> rx_ibh_fsm drop_ooo_ibh<64> ipUdpMetaHandler<64> rx_exh_fsm<64> rx_exh_payload<64> handle_read_requests stream_merger<ackEvent> {rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>} {rshiftWordByOctet<net_axis<64>, 64, 13>} merge_rx_pkgs<64> local_req_handler tx_pkg_arbiter<64> meta_merger {lshiftWordByOctet<64, 12>} {lshiftWordByOctet<64, 13>} generate_exh<64> append_payload<64> {lshiftWordByOctet<64, 11>} generate_ibh<64> prepend_ibh_header<64> tx_ipUdpMetaMerger mem_cmd_merger<64> conn_table state_table msn_table read_req_table mq_freelist_handler<2048> mq_pointer_table<500> {mq_meta_table<ap_uint<64>, 2048>} {mq_process_requests<ap_uint<64> >} Block_entry450_proc extract_icrc<64> insert_icrc<64> rocev2_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.977 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model entry_proc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute         syn_report -verbosereport -model entry_proc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model entry_proc -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_ipv4_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model process_ipv4<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'header_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'headerWordsDropped_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_ipv4_64_s' pipeline 'process_ipv4<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_ipv4_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.977 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl process_ipv4<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_process_ipv4_64_s 
Execute         gen_rtl process_ipv4<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_process_ipv4_64_s 
Execute         syn_report -csynth -model process_ipv4<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/process_ipv4_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model process_ipv4<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/process_ipv4_64_s_csynth.xml 
Execute         syn_report -verbosereport -model process_ipv4<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model process_ipv4<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.adb 
Execute         db_write -model process_ipv4<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info process_ipv4<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipv4_drop_optional_ip_header_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ipv4_drop_optional_ip_header<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'doh_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'length_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ipv4_drop_optional_ip_header_64_s' pipeline 'ipv4_drop_optional_ip_header<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipv4_drop_optional_ip_header_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.979 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ipv4_drop_optional_ip_header<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_ipv4_drop_optional_ip_header_64_s 
Execute         gen_rtl ipv4_drop_optional_ip_header<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_ipv4_drop_optional_ip_header_64_s 
Execute         syn_report -csynth -model ipv4_drop_optional_ip_header<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/ipv4_drop_optional_ip_header_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model ipv4_drop_optional_ip_header<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/ipv4_drop_optional_ip_header_64_s_csynth.xml 
Execute         syn_report -verbosereport -model ipv4_drop_optional_ip_header<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model ipv4_drop_optional_ip_header<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.adb 
Execute         db_write -model ipv4_drop_optional_ip_header<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ipv4_drop_optional_ip_header<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipv4_lshiftWordByOctet_64_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ipv4_lshiftWordByOctet<64, 2> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ipv4_lshiftWordByOctet_64_2_s' pipeline 'ipv4_lshiftWordByOctet<64, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipv4_lshiftWordByOctet_64_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.981 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ipv4_lshiftWordByOctet<64, 2> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_ipv4_lshiftWordByOctet_64_2_s 
Execute         gen_rtl ipv4_lshiftWordByOctet<64, 2> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_ipv4_lshiftWordByOctet_64_2_s 
Execute         syn_report -csynth -model ipv4_lshiftWordByOctet<64, 2> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/ipv4_lshiftWordByOctet_64_2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model ipv4_lshiftWordByOctet<64, 2> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/ipv4_lshiftWordByOctet_64_2_s_csynth.xml 
Execute         syn_report -verbosereport -model ipv4_lshiftWordByOctet<64, 2> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model ipv4_lshiftWordByOctet<64, 2> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.adb 
Execute         db_write -model ipv4_lshiftWordByOctet<64, 2> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ipv4_lshiftWordByOctet<64, 2> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipv4_generate_ipv4_64_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ipv4_generate_ipv4<64>3 -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'gi_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ipv4_generate_ipv4_64_3' pipeline 'ipv4_generate_ipv4<64>3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipv4_generate_ipv4_64_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.983 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ipv4_generate_ipv4<64>3 -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_ipv4_generate_ipv4_64_3 
Execute         gen_rtl ipv4_generate_ipv4<64>3 -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_ipv4_generate_ipv4_64_3 
Execute         syn_report -csynth -model ipv4_generate_ipv4<64>3 -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/ipv4_generate_ipv4_64_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model ipv4_generate_ipv4<64>3 -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/ipv4_generate_ipv4_64_3_csynth.xml 
Execute         syn_report -verbosereport -model ipv4_generate_ipv4<64>3 -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model ipv4_generate_ipv4<64>3 -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.adb 
Execute         db_write -model ipv4_generate_ipv4<64>3 -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ipv4_generate_ipv4<64>3 -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_udp_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model process_udp<64>4 -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pu_header_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pu_header_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pu_header_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_udp_64_4' pipeline 'process_udp<64>4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_udp_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.986 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl process_udp<64>4 -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_process_udp_64_4 
Execute         gen_rtl process_udp<64>4 -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_process_udp_64_4 
Execute         syn_report -csynth -model process_udp<64>4 -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/process_udp_64_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model process_udp<64>4 -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/process_udp_64_4_csynth.xml 
Execute         syn_report -verbosereport -model process_udp<64>4 -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model process_udp<64>4 -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.adb 
Execute         db_write -model process_udp<64>4 -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info process_udp<64>4 -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp_rshiftWordByOctet_net_axis_64_64_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model udp_rshiftWordByOctet<net_axis<64>, 64, 2> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'udp_rshiftWordByOctet_net_axis_64_64_2_s' pipeline 'udp_rshiftWordByOctet<net_axis<64>, 64, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp_rshiftWordByOctet_net_axis_64_64_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.987 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl udp_rshiftWordByOctet<net_axis<64>, 64, 2> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_udp_rshiftWordByOctet_net_axis_64_64_2_s 
Execute         gen_rtl udp_rshiftWordByOctet<net_axis<64>, 64, 2> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_udp_rshiftWordByOctet_net_axis_64_64_2_s 
Execute         syn_report -csynth -model udp_rshiftWordByOctet<net_axis<64>, 64, 2> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/udp_rshiftWordByOctet_net_axis_64_64_2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model udp_rshiftWordByOctet<net_axis<64>, 64, 2> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/udp_rshiftWordByOctet_net_axis_64_64_2_s_csynth.xml 
Execute         syn_report -verbosereport -model udp_rshiftWordByOctet<net_axis<64>, 64, 2> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model udp_rshiftWordByOctet<net_axis<64>, 64, 2> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.adb 
Execute         db_write -model udp_rshiftWordByOctet<net_axis<64>, 64, 2> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info udp_rshiftWordByOctet<net_axis<64>, 64, 2> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_rx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model merge_rx_meta -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_rx_meta' pipeline 'merge_rx_meta' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_rx_meta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.987 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl merge_rx_meta -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_merge_rx_meta 
Execute         gen_rtl merge_rx_meta -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_merge_rx_meta 
Execute         syn_report -csynth -model merge_rx_meta -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/merge_rx_meta_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model merge_rx_meta -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/merge_rx_meta_csynth.xml 
Execute         syn_report -verbosereport -model merge_rx_meta -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model merge_rx_meta -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.adb 
Execute         db_write -model merge_rx_meta -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info merge_rx_meta -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_tx_meta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model split_tx_meta -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_tx_meta' pipeline 'split_tx_meta' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_tx_meta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.988 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl split_tx_meta -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_split_tx_meta 
Execute         gen_rtl split_tx_meta -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_split_tx_meta 
Execute         syn_report -csynth -model split_tx_meta -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/split_tx_meta_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model split_tx_meta -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/split_tx_meta_csynth.xml 
Execute         syn_report -verbosereport -model split_tx_meta -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model split_tx_meta -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.adb 
Execute         db_write -model split_tx_meta -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info split_tx_meta -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp_lshiftWordByOctet_64_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model udp_lshiftWordByOctet<64, 1> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'udp_lshiftWordByOctet_64_1_s' pipeline 'udp_lshiftWordByOctet<64, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp_lshiftWordByOctet_64_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.989 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl udp_lshiftWordByOctet<64, 1> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_udp_lshiftWordByOctet_64_1_s 
Execute         gen_rtl udp_lshiftWordByOctet<64, 1> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_udp_lshiftWordByOctet_64_1_s 
Execute         syn_report -csynth -model udp_lshiftWordByOctet<64, 1> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/udp_lshiftWordByOctet_64_1_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model udp_lshiftWordByOctet<64, 1> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/udp_lshiftWordByOctet_64_1_s_csynth.xml 
Execute         syn_report -verbosereport -model udp_lshiftWordByOctet<64, 1> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model udp_lshiftWordByOctet<64, 1> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.adb 
Execute         db_write -model udp_lshiftWordByOctet<64, 1> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info udp_lshiftWordByOctet<64, 1> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_udp_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model generate_udp<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generate_udp_64_s' pipeline 'generate_udp<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_udp_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.989 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl generate_udp<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_generate_udp_64_s 
Execute         gen_rtl generate_udp<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_generate_udp_64_s 
Execute         syn_report -csynth -model generate_udp<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/generate_udp_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model generate_udp<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/generate_udp_64_s_csynth.xml 
Execute         syn_report -verbosereport -model generate_udp<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model generate_udp<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.adb 
Execute         db_write -model generate_udp<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info generate_udp<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'qp_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model qp_interface -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'qp_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_newState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_qp_num_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_remote_psn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_local_psn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'context_r_key_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'qp_interface' pipeline 'qp_interface' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'qp_interface'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.992 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl qp_interface -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_qp_interface 
Execute         gen_rtl qp_interface -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_qp_interface 
Execute         syn_report -csynth -model qp_interface -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/qp_interface_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model qp_interface -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/qp_interface_csynth.xml 
Execute         syn_report -verbosereport -model qp_interface -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model qp_interface -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.adb 
Execute         db_write -model qp_interface -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info qp_interface -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_process_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rx_process_ibh<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'bth_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bth_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bth_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_process_ibh_64_s' pipeline 'rx_process_ibh<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_process_ibh_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.993 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl rx_process_ibh<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_rx_process_ibh_64_s 
Execute         gen_rtl rx_process_ibh<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_rx_process_ibh_64_s 
Execute         syn_report -csynth -model rx_process_ibh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rx_process_ibh_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rx_process_ibh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rx_process_ibh_64_s_csynth.xml 
Execute         syn_report -verbosereport -model rx_process_ibh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model rx_process_ibh<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.adb 
Execute         db_write -model rx_process_ibh<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rx_process_ibh<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rshiftWordByOctet_net_axis_64_64_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rshiftWordByOctet<net_axis<64>, 64, 11> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'fsmState_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rshiftWordByOctet_net_axis_64_64_11_s' pipeline 'rshiftWordByOctet<net_axis<64>, 64, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rshiftWordByOctet_net_axis_64_64_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.995 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl rshiftWordByOctet<net_axis<64>, 64, 11> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_rshiftWordByOctet_net_axis_64_64_11_s 
Execute         gen_rtl rshiftWordByOctet<net_axis<64>, 64, 11> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_rshiftWordByOctet_net_axis_64_64_11_s 
Execute         syn_report -csynth -model rshiftWordByOctet<net_axis<64>, 64, 11> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rshiftWordByOctet_net_axis_64_64_11_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rshiftWordByOctet<net_axis<64>, 64, 11> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rshiftWordByOctet_net_axis_64_64_11_s_csynth.xml 
Execute         syn_report -verbosereport -model rshiftWordByOctet<net_axis<64>, 64, 11> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model rshiftWordByOctet<net_axis<64>, 64, 11> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.adb 
Execute         db_write -model rshiftWordByOctet<net_axis<64>, 64, 11> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rshiftWordByOctet<net_axis<64>, 64, 11> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_process_exh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rx_process_exh<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'opCode' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_header_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_process_exh_64_s' pipeline 'rx_process_exh<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_35ns_66_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_process_exh_64_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.997 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl rx_process_exh<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_rx_process_exh_64_s 
Execute         gen_rtl rx_process_exh<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_rx_process_exh_64_s 
Execute         syn_report -csynth -model rx_process_exh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rx_process_exh_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rx_process_exh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rx_process_exh_64_s_csynth.xml 
Execute         syn_report -verbosereport -model rx_process_exh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model rx_process_exh<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.adb 
Execute         db_write -model rx_process_exh<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rx_process_exh<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_ibh_fsm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rx_ibh_fsm -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'fsmState_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_partition_key_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_dest_qp_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_psn_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_validPSN' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_numPkg_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'emeta_isNak' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'isResponse' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'emeta_numPkg_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'droppedPackets_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_ibh_fsm' pipeline 'rx_ibh_fsm' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_ibh_fsm'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.001 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl rx_ibh_fsm -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_rx_ibh_fsm 
Execute         gen_rtl rx_ibh_fsm -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_rx_ibh_fsm 
Execute         syn_report -csynth -model rx_ibh_fsm -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rx_ibh_fsm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rx_ibh_fsm -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rx_ibh_fsm_csynth.xml 
Execute         syn_report -verbosereport -model rx_ibh_fsm -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -model rx_ibh_fsm -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.adb 
Execute         db_write -model rx_ibh_fsm -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rx_ibh_fsm -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drop_ooo_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model drop_ooo_ibh<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_5' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'drop_ooo_ibh_64_s' pipeline 'drop_ooo_ibh<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'drop_ooo_ibh_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.004 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl drop_ooo_ibh<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_drop_ooo_ibh_64_s 
Execute         gen_rtl drop_ooo_ibh<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_drop_ooo_ibh_64_s 
Execute         syn_report -csynth -model drop_ooo_ibh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/drop_ooo_ibh_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model drop_ooo_ibh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/drop_ooo_ibh_64_s_csynth.xml 
Execute         syn_report -verbosereport -model drop_ooo_ibh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model drop_ooo_ibh<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.adb 
Execute         db_write -model drop_ooo_ibh<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info drop_ooo_ibh<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ipUdpMetaHandler_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ipUdpMetaHandler<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ipUdpMetaHandler_64_s' pipeline 'ipUdpMetaHandler<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ipUdpMetaHandler_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.005 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ipUdpMetaHandler<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_ipUdpMetaHandler_64_s 
Execute         gen_rtl ipUdpMetaHandler<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_ipUdpMetaHandler_64_s 
Execute         syn_report -csynth -model ipUdpMetaHandler<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/ipUdpMetaHandler_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model ipUdpMetaHandler<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/ipUdpMetaHandler_64_s_csynth.xml 
Execute         syn_report -verbosereport -model ipUdpMetaHandler<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model ipUdpMetaHandler<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.adb 
Execute         db_write -model ipUdpMetaHandler<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ipUdpMetaHandler<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_exh_fsm_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rx_exh_fsm<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pe_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_dest_qp_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_psn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'exHeader_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'consumeReadAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dmaMeta_msn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dmaMeta_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'udpLength_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dmaMeta_dma_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'readReqAddr_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_exh_fsm_64_s' pipeline 'rx_exh_fsm<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_exh_fsm_64_s'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.008 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl rx_exh_fsm<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_rx_exh_fsm_64_s 
Execute         gen_rtl rx_exh_fsm<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_rx_exh_fsm_64_s 
Execute         syn_report -csynth -model rx_exh_fsm<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rx_exh_fsm_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rx_exh_fsm<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rx_exh_fsm_64_s_csynth.xml 
Execute         syn_report -verbosereport -model rx_exh_fsm<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model rx_exh_fsm<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.adb 
Execute         db_write -model rx_exh_fsm<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rx_exh_fsm<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rx_exh_payload_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rx_exh_payload<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'rep_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_route' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rx_exh_payload_64_s' pipeline 'rx_exh_payload<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rx_exh_payload_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.013 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl rx_exh_payload<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_rx_exh_payload_64_s 
Execute         gen_rtl rx_exh_payload<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_rx_exh_payload_64_s 
Execute         syn_report -csynth -model rx_exh_payload<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rx_exh_payload_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rx_exh_payload<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rx_exh_payload_64_s_csynth.xml 
Execute         syn_report -verbosereport -model rx_exh_payload<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model rx_exh_payload<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.adb 
Execute         db_write -model rx_exh_payload<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rx_exh_payload<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_read_requests' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model handle_read_requests -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'hrr_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_dma_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_qpn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'request_psn_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'handle_read_requests' pipeline 'handle_read_requests' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_read_requests'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.014 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl handle_read_requests -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_handle_read_requests 
Execute         gen_rtl handle_read_requests -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_handle_read_requests 
Execute         syn_report -csynth -model handle_read_requests -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/handle_read_requests_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model handle_read_requests -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/handle_read_requests_csynth.xml 
Execute         syn_report -verbosereport -model handle_read_requests -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model handle_read_requests -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.adb 
Execute         db_write -model handle_read_requests -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info handle_read_requests -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_merger_ackEvent_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stream_merger<ackEvent> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_merger_ackEvent_s' pipeline 'stream_merger<ackEvent>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_merger_ackEvent_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.015 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl stream_merger<ackEvent> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_stream_merger_ackEvent_s 
Execute         gen_rtl stream_merger<ackEvent> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_stream_merger_ackEvent_s 
Execute         syn_report -csynth -model stream_merger<ackEvent> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/stream_merger_ackEvent_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model stream_merger<ackEvent> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/stream_merger_ackEvent_s_csynth.xml 
Execute         syn_report -verbosereport -model stream_merger<ackEvent> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model stream_merger<ackEvent> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.adb 
Execute         db_write -model stream_merger<ackEvent> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stream_merger<ackEvent> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rshiftWordByOctet_routed_net_axis_64_1_64_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rshiftWordByOctet_routed_net_axis_64_1_64_12_s' pipeline 'rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rshiftWordByOctet_routed_net_axis_64_1_64_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.016 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_rshiftWordByOctet_routed_net_axis_64_1_64_12_s 
Execute         gen_rtl rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_rshiftWordByOctet_routed_net_axis_64_1_64_12_s 
Execute         syn_report -csynth -model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rshiftWordByOctet_routed_net_axis_64_1_64_12_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rshiftWordByOctet_routed_net_axis_64_1_64_12_s_csynth.xml 
Execute         syn_report -verbosereport -model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.adb 
Execute         db_write -model rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rshiftWordByOctet_net_axis_64_64_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rshiftWordByOctet<net_axis<64>, 64, 13> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rshiftWordByOctet_net_axis_64_64_13_s' pipeline 'rshiftWordByOctet<net_axis<64>, 64, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rshiftWordByOctet_net_axis_64_64_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.017 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl rshiftWordByOctet<net_axis<64>, 64, 13> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_rshiftWordByOctet_net_axis_64_64_13_s 
Execute         gen_rtl rshiftWordByOctet<net_axis<64>, 64, 13> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_rshiftWordByOctet_net_axis_64_64_13_s 
Execute         syn_report -csynth -model rshiftWordByOctet<net_axis<64>, 64, 13> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rshiftWordByOctet_net_axis_64_64_13_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rshiftWordByOctet<net_axis<64>, 64, 13> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rshiftWordByOctet_net_axis_64_64_13_s_csynth.xml 
Execute         syn_report -verbosereport -model rshiftWordByOctet<net_axis<64>, 64, 13> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model rshiftWordByOctet<net_axis<64>, 64, 13> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.adb 
Execute         db_write -model rshiftWordByOctet<net_axis<64>, 64, 13> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rshiftWordByOctet<net_axis<64>, 64, 13> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_rx_pkgs_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model merge_rx_pkgs<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_rx_pkgs_64_s' pipeline 'merge_rx_pkgs<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_rx_pkgs_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.018 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl merge_rx_pkgs<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_merge_rx_pkgs_64_s 
Execute         gen_rtl merge_rx_pkgs<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_merge_rx_pkgs_64_s 
Execute         syn_report -csynth -model merge_rx_pkgs<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/merge_rx_pkgs_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model merge_rx_pkgs<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/merge_rx_pkgs_64_s_csynth.xml 
Execute         syn_report -verbosereport -model merge_rx_pkgs<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model merge_rx_pkgs<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.adb 
Execute         db_write -model merge_rx_pkgs<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info merge_rx_pkgs<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'local_req_handler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model local_req_handler -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'lrh_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_local_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_remote_vaddr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_length_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_qpn_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'local_req_handler' pipeline 'local_req_handler' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'local_req_handler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.020 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl local_req_handler -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_local_req_handler 
Execute         gen_rtl local_req_handler -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_local_req_handler 
Execute         syn_report -csynth -model local_req_handler -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/local_req_handler_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model local_req_handler -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/local_req_handler_csynth.xml 
Execute         syn_report -verbosereport -model local_req_handler -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model local_req_handler -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.adb 
Execute         db_write -model local_req_handler -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info local_req_handler -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_pkg_arbiter_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tx_pkg_arbiter<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_type' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_words_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wordCounter_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_pkg_arbiter_64_s' pipeline 'tx_pkg_arbiter<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_pkg_arbiter_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.023 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl tx_pkg_arbiter<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_tx_pkg_arbiter_64_s 
Execute         gen_rtl tx_pkg_arbiter<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_tx_pkg_arbiter_64_s 
Execute         syn_report -csynth -model tx_pkg_arbiter<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/tx_pkg_arbiter_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model tx_pkg_arbiter<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/tx_pkg_arbiter_64_s_csynth.xml 
Execute         syn_report -verbosereport -model tx_pkg_arbiter<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model tx_pkg_arbiter<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.adb 
Execute         db_write -model tx_pkg_arbiter<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tx_pkg_arbiter<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'meta_merger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model meta_merger -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'meta_merger' pipeline 'meta_merger' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_35ns_66_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'meta_merger'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.027 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl meta_merger -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_meta_merger 
Execute         gen_rtl meta_merger -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_meta_merger 
Execute         syn_report -csynth -model meta_merger -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/meta_merger_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model meta_merger -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/meta_merger_csynth.xml 
Execute         syn_report -verbosereport -model meta_merger -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model meta_merger -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.adb 
Execute         db_write -model meta_merger -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info meta_merger -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lshiftWordByOctet_64_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model lshiftWordByOctet<64, 12> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lshiftWordByOctet_64_12_s' pipeline 'lshiftWordByOctet<64, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lshiftWordByOctet_64_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.029 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl lshiftWordByOctet<64, 12> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_lshiftWordByOctet_64_12_s 
Execute         gen_rtl lshiftWordByOctet<64, 12> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_lshiftWordByOctet_64_12_s 
Execute         syn_report -csynth -model lshiftWordByOctet<64, 12> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/lshiftWordByOctet_64_12_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model lshiftWordByOctet<64, 12> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/lshiftWordByOctet_64_12_s_csynth.xml 
Execute         syn_report -verbosereport -model lshiftWordByOctet<64, 12> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model lshiftWordByOctet<64, 12> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.adb 
Execute         db_write -model lshiftWordByOctet<64, 12> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lshiftWordByOctet<64, 12> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lshiftWordByOctet_64_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model lshiftWordByOctet<64, 13> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lshiftWordByOctet_64_13_s' pipeline 'lshiftWordByOctet<64, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lshiftWordByOctet_64_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.030 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl lshiftWordByOctet<64, 13> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_lshiftWordByOctet_64_13_s 
Execute         gen_rtl lshiftWordByOctet<64, 13> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_lshiftWordByOctet_64_13_s 
Execute         syn_report -csynth -model lshiftWordByOctet<64, 13> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/lshiftWordByOctet_64_13_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model lshiftWordByOctet<64, 13> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/lshiftWordByOctet_64_13_s_csynth.xml 
Execute         syn_report -verbosereport -model lshiftWordByOctet<64, 13> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model lshiftWordByOctet<64, 13> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.adb 
Execute         db_write -model lshiftWordByOctet<64, 13> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lshiftWordByOctet<64, 13> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_exh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model generate_exh<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ge_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rdmaHeader_idx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ackHeader_idx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_addr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_length_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_isNak' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'msnMeta_msn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'msnMeta_r_key_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_qpn_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_psn_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generate_exh_64_s' pipeline 'generate_exh<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_exh_64_s'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.032 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl generate_exh<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_generate_exh_64_s 
Execute         gen_rtl generate_exh<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_generate_exh_64_s 
Execute         syn_report -csynth -model generate_exh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/generate_exh_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model generate_exh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/generate_exh_64_s_csynth.xml 
Execute         syn_report -verbosereport -model generate_exh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -model generate_exh<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.adb 
Execute         db_write -model generate_exh<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info generate_exh<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'append_payload_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model append_payload<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'firstPayload' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_isAETH' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'info_hasPayload' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'append_payload_64_s' pipeline 'append_payload<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'append_payload_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.037 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl append_payload<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_append_payload_64_s 
Execute         gen_rtl append_payload<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_append_payload_64_s 
Execute         syn_report -csynth -model append_payload<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/append_payload_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model append_payload<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/append_payload_64_s_csynth.xml 
Execute         syn_report -verbosereport -model append_payload<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model append_payload<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.adb 
Execute         db_write -model append_payload<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info append_payload<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lshiftWordByOctet_64_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model lshiftWordByOctet<64, 11> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lshiftWordByOctet_64_11_s' pipeline 'lshiftWordByOctet<64, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lshiftWordByOctet_64_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.039 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl lshiftWordByOctet<64, 11> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_lshiftWordByOctet_64_11_s 
Execute         gen_rtl lshiftWordByOctet<64, 11> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_lshiftWordByOctet_64_11_s 
Execute         syn_report -csynth -model lshiftWordByOctet<64, 11> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/lshiftWordByOctet_64_11_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model lshiftWordByOctet<64, 11> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/lshiftWordByOctet_64_11_s_csynth.xml 
Execute         syn_report -verbosereport -model lshiftWordByOctet<64, 11> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model lshiftWordByOctet<64, 11> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.adb 
Execute         db_write -model lshiftWordByOctet<64, 11> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lshiftWordByOctet<64, 11> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_ibh_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model generate_ibh<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'gi_state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_op_code_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_dest_qp_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'meta_numPkg_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generate_ibh_64_s' pipeline 'generate_ibh<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_ibh_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.040 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl generate_ibh<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_generate_ibh_64_s 
Execute         gen_rtl generate_ibh<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_generate_ibh_64_s 
Execute         syn_report -csynth -model generate_ibh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/generate_ibh_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model generate_ibh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/generate_ibh_64_s_csynth.xml 
Execute         syn_report -verbosereport -model generate_ibh<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model generate_ibh<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.adb 
Execute         db_write -model generate_ibh<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info generate_ibh<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepend_ibh_header_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model prepend_ibh_header<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepend_ibh_header_64_s' pipeline 'prepend_ibh_header<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepend_ibh_header_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.042 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl prepend_ibh_header<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_prepend_ibh_header_64_s 
Execute         gen_rtl prepend_ibh_header<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_prepend_ibh_header_64_s 
Execute         syn_report -csynth -model prepend_ibh_header<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/prepend_ibh_header_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model prepend_ibh_header<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/prepend_ibh_header_64_s_csynth.xml 
Execute         syn_report -verbosereport -model prepend_ibh_header<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model prepend_ibh_header<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.adb 
Execute         db_write -model prepend_ibh_header<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info prepend_ibh_header<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tx_ipUdpMetaMerger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tx_ipUdpMetaMerger -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tx_ipUdpMetaMerger' pipeline 'tx_ipUdpMetaMerger' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tx_ipUdpMetaMerger'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.045 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl tx_ipUdpMetaMerger -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_tx_ipUdpMetaMerger 
Execute         gen_rtl tx_ipUdpMetaMerger -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_tx_ipUdpMetaMerger 
Execute         syn_report -csynth -model tx_ipUdpMetaMerger -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/tx_ipUdpMetaMerger_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model tx_ipUdpMetaMerger -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/tx_ipUdpMetaMerger_csynth.xml 
Execute         syn_report -verbosereport -model tx_ipUdpMetaMerger -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model tx_ipUdpMetaMerger -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.adb 
Execute         db_write -model tx_ipUdpMetaMerger -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tx_ipUdpMetaMerger -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_cmd_merger_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model mem_cmd_merger<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mem_cmd_merger_64_s' pipeline 'mem_cmd_merger<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_cmd_merger_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.046 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl mem_cmd_merger<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_mem_cmd_merger_64_s 
Execute         gen_rtl mem_cmd_merger<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_mem_cmd_merger_64_s 
Execute         syn_report -csynth -model mem_cmd_merger<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/mem_cmd_merger_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model mem_cmd_merger<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/mem_cmd_merger_64_s_csynth.xml 
Execute         syn_report -verbosereport -model mem_cmd_merger<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model mem_cmd_merger<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.adb 
Execute         db_write -model mem_cmd_merger<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info mem_cmd_merger<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conn_table -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conn_table' pipeline 'conn_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conn_table'.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_conn_table_conn_table_remote_qpn_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_conn_table_conn_table_remote_ip_address_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_conn_table_conn_table_remote_udp_port_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.047 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conn_table -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_conn_table 
Execute         gen_rtl conn_table -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_conn_table 
Execute         syn_report -csynth -model conn_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/conn_table_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model conn_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/conn_table_csynth.xml 
Execute         syn_report -verbosereport -model conn_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model conn_table -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.adb 
Execute         db_write -model conn_table -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conn_table -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model state_table -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_table' pipeline 'state_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_table'.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.049 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl state_table -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_state_table 
Execute         gen_rtl state_table -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_state_table 
Execute         syn_report -csynth -model state_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/state_table_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model state_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/state_table_csynth.xml 
Execute         syn_report -verbosereport -model state_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model state_table -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.adb 
Execute         db_write -model state_table -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info state_table -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'msn_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model msn_table -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'msn_table' pipeline 'msn_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'msn_table'.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.051 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl msn_table -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_msn_table 
Execute         gen_rtl msn_table -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_msn_table 
Execute         syn_report -csynth -model msn_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/msn_table_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model msn_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/msn_table_csynth.xml 
Execute         syn_report -verbosereport -model msn_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model msn_table -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.adb 
Execute         db_write -model msn_table -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info msn_table -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_req_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_req_table -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_req_table' pipeline 'read_req_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_req_table'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.052 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_req_table -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_read_req_table 
Execute         gen_rtl read_req_table -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_read_req_table 
Execute         syn_report -csynth -model read_req_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/read_req_table_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model read_req_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/read_req_table_csynth.xml 
Execute         syn_report -verbosereport -model read_req_table -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model read_req_table -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.adb 
Execute         db_write -model read_req_table -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_req_table -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_freelist_handler_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model mq_freelist_handler<2048> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'freeListCounter_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mq_freelist_handler_2048_s' pipeline 'mq_freelist_handler<2048>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_freelist_handler_2048_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.053 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl mq_freelist_handler<2048> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_mq_freelist_handler_2048_s 
Execute         gen_rtl mq_freelist_handler<2048> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_mq_freelist_handler_2048_s 
Execute         syn_report -csynth -model mq_freelist_handler<2048> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/mq_freelist_handler_2048_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model mq_freelist_handler<2048> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/mq_freelist_handler_2048_s_csynth.xml 
Execute         syn_report -verbosereport -model mq_freelist_handler<2048> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model mq_freelist_handler<2048> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.adb 
Execute         db_write -model mq_freelist_handler<2048> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info mq_freelist_handler<2048> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_pointer_table_500_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model mq_pointer_table<500> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'mq_lockedKey_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mq_isLocked' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mq_wait' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mq_request_key_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mq_pointer_table_500_s' pipeline 'mq_pointer_table<500>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_pointer_table_500_s'.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.054 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl mq_pointer_table<500> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_mq_pointer_table_500_s 
Execute         gen_rtl mq_pointer_table<500> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_mq_pointer_table_500_s 
Execute         syn_report -csynth -model mq_pointer_table<500> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/mq_pointer_table_500_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model mq_pointer_table<500> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/mq_pointer_table_500_s_csynth.xml 
Execute         syn_report -verbosereport -model mq_pointer_table<500> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model mq_pointer_table<500> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.adb 
Execute         db_write -model mq_pointer_table<500> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info mq_pointer_table<500> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_meta_table_ap_uint_64_2048_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model mq_meta_table<ap_uint<64>, 2048> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mq_meta_table_ap_uint_64_2048_s' pipeline 'mq_meta_table<ap_uint<64>, 2048>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_meta_table_ap_uint_64_2048_s'.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.056 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl mq_meta_table<ap_uint<64>, 2048> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_mq_meta_table_ap_uint_64_2048_s 
Execute         gen_rtl mq_meta_table<ap_uint<64>, 2048> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_mq_meta_table_ap_uint_64_2048_s 
Execute         syn_report -csynth -model mq_meta_table<ap_uint<64>, 2048> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/mq_meta_table_ap_uint_64_2048_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model mq_meta_table<ap_uint<64>, 2048> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/mq_meta_table_ap_uint_64_2048_s_csynth.xml 
Execute         syn_report -verbosereport -model mq_meta_table<ap_uint<64>, 2048> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model mq_meta_table<ap_uint<64>, 2048> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.adb 
Execute         db_write -model mq_meta_table<ap_uint<64>, 2048> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info mq_meta_table<ap_uint<64>, 2048> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_process_requests_ap_uint_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model mq_process_requests<ap_uint<64> > -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'rt_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newMetaIdx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'insert_key_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'insert_value_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'popRequest_op' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ptrMeta_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ptrMeta_tail_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ptrMeta_valid' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'popRequest_key_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mq_process_requests_ap_uint_64_s' pipeline 'mq_process_requests<ap_uint<64> >' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_process_requests_ap_uint_64_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.058 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl mq_process_requests<ap_uint<64> > -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_mq_process_requests_ap_uint_64_s 
Execute         gen_rtl mq_process_requests<ap_uint<64> > -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_mq_process_requests_ap_uint_64_s 
Execute         syn_report -csynth -model mq_process_requests<ap_uint<64> > -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/mq_process_requests_ap_uint_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model mq_process_requests<ap_uint<64> > -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/mq_process_requests_ap_uint_64_s_csynth.xml 
Execute         syn_report -verbosereport -model mq_process_requests<ap_uint<64> > -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model mq_process_requests<ap_uint<64> > -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.adb 
Execute         db_write -model mq_process_requests<ap_uint<64> > -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info mq_process_requests<ap_uint<64> > -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry450_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry450_proc -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry450_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.060 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry450_proc -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_Block_entry450_proc 
Execute         gen_rtl Block_entry450_proc -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_Block_entry450_proc 
Execute         syn_report -csynth -model Block_entry450_proc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/Block_entry450_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model Block_entry450_proc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/Block_entry450_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_entry450_proc -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model Block_entry450_proc -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.adb 
Execute         db_write -model Block_entry450_proc -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry450_proc -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_icrc_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model extract_icrc<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ei_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ei_prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ei_prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ei_prevWord_last_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_icrc_64_s' pipeline 'extract_icrc<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_icrc_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.061 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl extract_icrc<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_extract_icrc_64_s 
Execute         gen_rtl extract_icrc<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_extract_icrc_64_s 
Execute         syn_report -csynth -model extract_icrc<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/extract_icrc_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model extract_icrc<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/extract_icrc_64_s_csynth.xml 
Execute         syn_report -verbosereport -model extract_icrc<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model extract_icrc<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.adb 
Execute         db_write -model extract_icrc<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info extract_icrc<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_icrc_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model insert_icrc<64> -top_prefix rocev2_top_ -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ii_state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_icrc_64_s' pipeline 'insert_icrc<64>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_icrc_64_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.062 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl insert_icrc<64> -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top_insert_icrc_64_s 
Execute         gen_rtl insert_icrc<64> -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top_insert_icrc_64_s 
Execute         syn_report -csynth -model insert_icrc<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/insert_icrc_64_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model insert_icrc<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/insert_icrc_64_s_csynth.xml 
Execute         syn_report -verbosereport -model insert_icrc<64> -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model insert_icrc<64> -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.adb 
Execute         db_write -model insert_icrc<64> -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info insert_icrc<64> -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rocev2_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model rocev2_top -top_prefix  -sub_prefix rocev2_top_ -mg_file /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_rx_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_tx_meta' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_tx_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_tx_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_write_cmd' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_read_cmd' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/m_axis_mem_write_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_mem_read_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_qp_interface' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/s_axis_qp_conn_interface' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/local_ip_address' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/regCrcDropPkgCount' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rocev2_top/regInvalidPsnDropCount' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rocev2_top' to 'ap_ctrl_none'.
WARNING: [HLS 200-656] Deadlocks can occur since process process_ipv4<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ipv4_drop_optional_ip_header<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ipv4_lshiftWordByOctet<64, 2> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ipv4_generate_ipv4<64>3 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process process_udp<64>4 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process udp_rshiftWordByOctet<net_axis<64>, 64, 2> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process merge_rx_meta is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process split_tx_meta is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process udp_lshiftWordByOctet<64, 1> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process generate_udp<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process qp_interface is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_process_ibh<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rshiftWordByOctet<net_axis<64>, 64, 11> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_process_exh<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_ibh_fsm is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process drop_ooo_ibh<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process ipUdpMetaHandler<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_exh_fsm<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rx_exh_payload<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process handle_read_requests is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process stream_merger<ackEvent> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process rshiftWordByOctet<net_axis<64>, 64, 13> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process merge_rx_pkgs<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process local_req_handler is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process tx_pkg_arbiter<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process meta_merger is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process lshiftWordByOctet<64, 12> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process lshiftWordByOctet<64, 13> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process generate_exh<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process append_payload<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process lshiftWordByOctet<64, 11> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process generate_ibh<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process prepend_ibh_header<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process tx_ipUdpMetaMerger is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process mem_cmd_merger<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process conn_table is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process state_table is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process msn_table is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process read_req_table is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_freelist_handler<2048> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_pointer_table<500> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_meta_table<ap_uint<64>, 2048> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process mq_process_requests<ap_uint<64> > is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process extract_icrc<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process insert_icrc<64> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rocev2_top'.
INFO: [RTMG 210-285] Implementing FIFO 'local_ip_address_c_U(rocev2_top_fifo_w128_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_crc2ipFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_process2dropFifo_U(rocev2_top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_process2dropLengthFifo_U(rocev2_top_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ip2udpMetaFifo_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ip2udpFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2ipv4Fifo_U(rocev2_top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udp2ipFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udp2ipMetaFifo_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ip2crcFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udp2shiftFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udpMetaFifo_U(rocev2_top_fifo_w49_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_udp2ibFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ipUdpMetaFifo_U(rocev2_top_fifo_w256_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ipUdpMetaFifo_U(rocev2_top_fifo_w256_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_udpMetaFifo_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ib2udpFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2udpFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qpi2stateTable_upd_req_U(rocev2_top_fifo_w97_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stateTable2qpi_rsp_U(rocev2_top_fifo_w123_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'if2msnTable_init_U(rocev2_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2shiftFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2fsm_MetaFifo_U(rocev2_top_fifo_w119_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibh2exh_MetaFifo_U(rocev2_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_shift2exhFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2dropFifo_U(rocev2_top_fifo_w128_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhMetaFifo_U(rocev2_top_fifo_w23_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2drop_MetaFifo_U(rocev2_top_fifo_w241_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rxIbh2stateTable_upd_req_U(rocev2_top_fifo_w45_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stateTable2rxIbh_rsp_U(rocev2_top_fifo_w75_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDropFifo_U(rocev2_top_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDropMetaFifo_U(rocev2_top_fifo_w2_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_fsm2exh_MetaFifo_U(rocev2_top_fifo_w119_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhEventFifo_U(rocev2_top_fifo_w50_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ibhDrop2exhFifo_U(rocev2_top_fifo_w128_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'exh_lengthFifo_U(rocev2_top_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_drop2exhFsm_MetaFifo_U(rocev2_top_fifo_w241_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rxExh2msnTable_upd_req_U(rocev2_top_fifo_w137_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readReqAddr_pop_req_U(rocev2_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msnTable2rxExh_rsp_U(rocev2_top_fifo_w152_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readReqAddr_pop_rsp_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhEventMetaFifo_U(rocev2_top_fifo_w50_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_pkgSplitTypeFifo_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_pkgShiftTypeFifo_U(rocev2_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readRequestFifo_U(rocev2_top_fifo_w160_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readReqTable_upd_req_U(rocev2_top_fifo_w41_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2rethShiftFifo_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exh2aethShiftFifo_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_exhNoShiftFifo_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_remoteMemCmd_U(rocev2_top_fifo_w144_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_readEvenFifo_U(rocev2_top_fifo_w162_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rx_ackEventFifo_U(rocev2_top_fifo_w50_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_rethSift2mergerFifo_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rx_aethSift2mergerFifo_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_appMetaFifo_U(rocev2_top_fifo_w256_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_readReqAddr_push_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_localMemCmdFifo_U(rocev2_top_fifo_w144_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_pkgInfoFifo_U(rocev2_top_fifo_w96_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_split2aethShift_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rethMerge2rethShift_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rawPayFifo_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ibhconnTable_req_U(rocev2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ibhMetaFifo_U(rocev2_top_fifo_w192_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tx_exhMetaFifo_U(rocev2_top_fifo_w162_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_aethShift2payFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_rethShift2payFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'txExh2msnTable_req_U(rocev2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msnTable2txExh_rsp_U(rocev2_top_fifo_w56_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_exh2payFifo_U(rocev2_top_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_packetInfoFifo_U(rocev2_top_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_lengthFifo_U(rocev2_top_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_readReqTable_upd_U(rocev2_top_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_exh2shiftFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_shift2ibhFifo_U(rocev2_top_fifo_w128_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_dstQpFifo_U(rocev2_top_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_ibhHeaderFifo_U(rocev2_top_fifo_w113_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'txIbh2stateTable_upd_req_U(rocev2_top_fifo_w41_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stateTable2txIbh_rsp_U(rocev2_top_fifo_w123_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tx_connTable2ibh_rsp_U(rocev2_top_fifo_w384_d8_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mq_releaseFifo_U(rocev2_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mq_freeListFifo_U(rocev2_top_fifo_w16_d2048_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mq_pointerUpdFifo_U(rocev2_top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mq_pointerReqFifo_U(rocev2_top_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mq_pointerRspFifo_U(rocev2_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mq_metaReqFifo_U(rocev2_top_fifo_w256_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mq_metaRspFifo_U(rocev2_top_fifo_w128_d2_S)' using Shift Registers.
Command         create_rtl_model done; 1.67 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.070 GB.
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl rocev2_top -istop -style xilinx -f -lang vhdl -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/vhdl/rocev2_top 
Execute         gen_rtl rocev2_top -istop -style xilinx -f -lang vlog -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/verilog/rocev2_top 
Execute         syn_report -csynth -model rocev2_top -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rocev2_top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model rocev2_top -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/rocev2_top_csynth.xml 
Execute         syn_report -verbosereport -model rocev2_top -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.68 sec.
Execute         db_write -model rocev2_top -f -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.adb 
Execute         db_write -model rocev2_top -bindview -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info rocev2_top -p /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top 
Execute         export_constraint_db -f -tool general -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.constraint.tcl 
Execute         syn_report -designview -model rocev2_top -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.design.xml 
Command         syn_report done; 1.58 sec.
Execute         syn_report -csynthDesign -model rocev2_top -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model rocev2_top -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model rocev2_top -o /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.protoinst 
Execute         sc_get_clocks rocev2_top 
Execute         sc_get_portdomain rocev2_top 
INFO-FLOW: Model list for RTL component generation: entry_proc process_ipv4<64> ipv4_drop_optional_ip_header<64> {ipv4_lshiftWordByOctet<64, 2>} ipv4_generate_ipv4<64>3 process_udp<64>4 {udp_rshiftWordByOctet<net_axis<64>, 64, 2>} merge_rx_meta split_tx_meta {udp_lshiftWordByOctet<64, 1>} generate_udp<64> qp_interface rx_process_ibh<64> {rshiftWordByOctet<net_axis<64>, 64, 11>} rx_process_exh<64> rx_ibh_fsm drop_ooo_ibh<64> ipUdpMetaHandler<64> rx_exh_fsm<64> rx_exh_payload<64> handle_read_requests stream_merger<ackEvent> {rshiftWordByOctet<routed_net_axis<64, 1>, 64, 12>} {rshiftWordByOctet<net_axis<64>, 64, 13>} merge_rx_pkgs<64> local_req_handler tx_pkg_arbiter<64> meta_merger {lshiftWordByOctet<64, 12>} {lshiftWordByOctet<64, 13>} generate_exh<64> append_payload<64> {lshiftWordByOctet<64, 11>} generate_ibh<64> prepend_ibh_header<64> tx_ipUdpMetaMerger mem_cmd_merger<64> conn_table state_table msn_table read_req_table mq_freelist_handler<2048> mq_pointer_table<500> {mq_meta_table<ap_uint<64>, 2048>} {mq_process_requests<ap_uint<64> >} Block_entry450_proc extract_icrc<64> insert_icrc<64> rocev2_top
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [process_ipv4_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [ipv4_drop_optional_ip_header_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [ipv4_lshiftWordByOctet_64_2_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [ipv4_generate_ipv4_64_3] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.compgen.tcl 
INFO-FLOW: Handling components in module [process_udp_64_4] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.compgen.tcl 
INFO-FLOW: Handling components in module [udp_rshiftWordByOctet_net_axis_64_64_2_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [merge_rx_meta] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.compgen.tcl 
INFO-FLOW: Handling components in module [split_tx_meta] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.compgen.tcl 
INFO-FLOW: Handling components in module [udp_lshiftWordByOctet_64_1_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [generate_udp_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [qp_interface] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.compgen.tcl 
INFO-FLOW: Found component rocev2_top_regslice_both.
INFO-FLOW: Append model rocev2_top_regslice_both
INFO-FLOW: Handling components in module [rx_process_ibh_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [rshiftWordByOctet_net_axis_64_64_11_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.compgen.tcl 
INFO-FLOW: Handling components in module [rx_process_exh_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.compgen.tcl 
INFO-FLOW: Found component rocev2_top_mul_33ns_35ns_66_3_1.
INFO-FLOW: Append model rocev2_top_mul_33ns_35ns_66_3_1
INFO-FLOW: Handling components in module [rx_ibh_fsm] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.compgen.tcl 
INFO-FLOW: Handling components in module [drop_ooo_ibh_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [ipUdpMetaHandler_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [rx_exh_fsm_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.compgen.tcl 
INFO-FLOW: Found component rocev2_top_regslice_both.
INFO-FLOW: Append model rocev2_top_regslice_both
INFO-FLOW: Handling components in module [rx_exh_payload_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [handle_read_requests] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.compgen.tcl 
INFO-FLOW: Handling components in module [stream_merger_ackEvent_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.compgen.tcl 
INFO-FLOW: Handling components in module [rshiftWordByOctet_routed_net_axis_64_1_64_12_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.compgen.tcl 
INFO-FLOW: Handling components in module [rshiftWordByOctet_net_axis_64_64_13_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.compgen.tcl 
INFO-FLOW: Handling components in module [merge_rx_pkgs_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.compgen.tcl 
INFO-FLOW: Found component rocev2_top_regslice_both.
INFO-FLOW: Append model rocev2_top_regslice_both
INFO-FLOW: Handling components in module [local_req_handler] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.compgen.tcl 
INFO-FLOW: Handling components in module [tx_pkg_arbiter_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.compgen.tcl 
INFO-FLOW: Found component rocev2_top_regslice_both.
INFO-FLOW: Append model rocev2_top_regslice_both
INFO-FLOW: Found component rocev2_top_regslice_both.
INFO-FLOW: Append model rocev2_top_regslice_both
INFO-FLOW: Handling components in module [meta_merger] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.compgen.tcl 
INFO-FLOW: Handling components in module [lshiftWordByOctet_64_12_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.compgen.tcl 
INFO-FLOW: Handling components in module [lshiftWordByOctet_64_13_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.compgen.tcl 
INFO-FLOW: Handling components in module [generate_exh_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [append_payload_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [lshiftWordByOctet_64_11_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.compgen.tcl 
INFO-FLOW: Handling components in module [generate_ibh_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [prepend_ibh_header_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [tx_ipUdpMetaMerger] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.compgen.tcl 
INFO-FLOW: Handling components in module [mem_cmd_merger_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.compgen.tcl 
INFO-FLOW: Found component rocev2_top_regslice_both.
INFO-FLOW: Append model rocev2_top_regslice_both
INFO-FLOW: Handling components in module [conn_table] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.compgen.tcl 
INFO-FLOW: Found component rocev2_top_conn_table_conn_table_remote_qpn_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model rocev2_top_conn_table_conn_table_remote_qpn_V_RAM_AUTO_1R1W
INFO-FLOW: Found component rocev2_top_conn_table_conn_table_remote_ip_address_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model rocev2_top_conn_table_conn_table_remote_ip_address_V_RAM_AUTO_1R1W
INFO-FLOW: Found component rocev2_top_conn_table_conn_table_remote_udp_port_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model rocev2_top_conn_table_conn_table_remote_udp_port_V_RAM_AUTO_1R1W
INFO-FLOW: Found component rocev2_top_regslice_both.
INFO-FLOW: Append model rocev2_top_regslice_both
INFO-FLOW: Handling components in module [state_table] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.compgen.tcl 
INFO-FLOW: Found component rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component rocev2_top_state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model rocev2_top_state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W
INFO-FLOW: Handling components in module [msn_table] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.compgen.tcl 
INFO-FLOW: Found component rocev2_top_msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model rocev2_top_msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W
INFO-FLOW: Handling components in module [read_req_table] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.compgen.tcl 
INFO-FLOW: Handling components in module [mq_freelist_handler_2048_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.compgen.tcl 
INFO-FLOW: Handling components in module [mq_pointer_table_500_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.compgen.tcl 
INFO-FLOW: Found component rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W
INFO-FLOW: Handling components in module [mq_meta_table_ap_uint_64_2048_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.compgen.tcl 
INFO-FLOW: Found component rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W
INFO-FLOW: Handling components in module [mq_process_requests_ap_uint_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry450_proc] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.compgen.tcl 
INFO-FLOW: Handling components in module [extract_icrc_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.compgen.tcl 
INFO-FLOW: Found component rocev2_top_regslice_both.
INFO-FLOW: Append model rocev2_top_regslice_both
INFO-FLOW: Handling components in module [insert_icrc_64_s] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.compgen.tcl 
INFO-FLOW: Found component rocev2_top_regslice_both.
INFO-FLOW: Append model rocev2_top_regslice_both
INFO-FLOW: Handling components in module [rocev2_top] ... 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.compgen.tcl 
INFO-FLOW: Found component rocev2_top_fifo_w128_d3_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d3_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d8_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d8_S
INFO-FLOW: Found component rocev2_top_fifo_w4_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w4_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w64_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w64_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d8_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d8_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w64_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w64_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w49_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w49_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w256_d8_A.
INFO-FLOW: Append model rocev2_top_fifo_w256_d8_A
INFO-FLOW: Found component rocev2_top_fifo_w256_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w256_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w64_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w64_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w97_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w97_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w123_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w123_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w48_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w48_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w119_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w119_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w32_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w32_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d32_A.
INFO-FLOW: Append model rocev2_top_fifo_w128_d32_A
INFO-FLOW: Found component rocev2_top_fifo_w23_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w23_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w241_d8_A.
INFO-FLOW: Append model rocev2_top_fifo_w241_d8_A
INFO-FLOW: Found component rocev2_top_fifo_w45_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w45_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w75_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w75_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w1_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w1_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w2_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w2_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w119_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w119_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w50_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w50_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d32_A.
INFO-FLOW: Append model rocev2_top_fifo_w128_d32_A
INFO-FLOW: Found component rocev2_top_fifo_w16_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w16_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w241_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w241_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w137_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w137_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w48_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w48_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w152_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w152_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w64_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w64_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w50_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w50_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w64_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w64_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w32_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w32_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w160_d8_A.
INFO-FLOW: Append model rocev2_top_fifo_w160_d8_A
INFO-FLOW: Found component rocev2_top_fifo_w41_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w41_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w144_d512_A.
INFO-FLOW: Append model rocev2_top_fifo_w144_d512_A
INFO-FLOW: Found component rocev2_top_fifo_w162_d512_A.
INFO-FLOW: Append model rocev2_top_fifo_w162_d512_A
INFO-FLOW: Found component rocev2_top_fifo_w50_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w50_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w256_d32_A.
INFO-FLOW: Append model rocev2_top_fifo_w256_d32_A
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w144_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w144_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w96_d128_A.
INFO-FLOW: Append model rocev2_top_fifo_w96_d128_A
INFO-FLOW: Found component rocev2_top_fifo_w128_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w16_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w16_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w192_d8_A.
INFO-FLOW: Append model rocev2_top_fifo_w192_d8_A
INFO-FLOW: Found component rocev2_top_fifo_w162_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w162_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w16_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w16_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w56_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w56_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w3_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w3_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w16_d4_S.
INFO-FLOW: Append model rocev2_top_fifo_w16_d4_S
INFO-FLOW: Found component rocev2_top_fifo_w40_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w40_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d8_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d8_S
INFO-FLOW: Found component rocev2_top_fifo_w24_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w24_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w113_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w113_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w41_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w41_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w123_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w123_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w384_d8_A.
INFO-FLOW: Append model rocev2_top_fifo_w384_d8_A
INFO-FLOW: Found component rocev2_top_fifo_w16_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w16_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w16_d2048_A.
INFO-FLOW: Append model rocev2_top_fifo_w16_d2048_A
INFO-FLOW: Found component rocev2_top_fifo_w64_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w64_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w32_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w32_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w48_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w48_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w256_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w256_d2_S
INFO-FLOW: Found component rocev2_top_fifo_w128_d2_S.
INFO-FLOW: Append model rocev2_top_fifo_w128_d2_S
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model process_ipv4_64_s
INFO-FLOW: Append model ipv4_drop_optional_ip_header_64_s
INFO-FLOW: Append model ipv4_lshiftWordByOctet_64_2_s
INFO-FLOW: Append model ipv4_generate_ipv4_64_3
INFO-FLOW: Append model process_udp_64_4
INFO-FLOW: Append model udp_rshiftWordByOctet_net_axis_64_64_2_s
INFO-FLOW: Append model merge_rx_meta
INFO-FLOW: Append model split_tx_meta
INFO-FLOW: Append model udp_lshiftWordByOctet_64_1_s
INFO-FLOW: Append model generate_udp_64_s
INFO-FLOW: Append model qp_interface
INFO-FLOW: Append model rx_process_ibh_64_s
INFO-FLOW: Append model rshiftWordByOctet_net_axis_64_64_11_s
INFO-FLOW: Append model rx_process_exh_64_s
INFO-FLOW: Append model rx_ibh_fsm
INFO-FLOW: Append model drop_ooo_ibh_64_s
INFO-FLOW: Append model ipUdpMetaHandler_64_s
INFO-FLOW: Append model rx_exh_fsm_64_s
INFO-FLOW: Append model rx_exh_payload_64_s
INFO-FLOW: Append model handle_read_requests
INFO-FLOW: Append model stream_merger_ackEvent_s
INFO-FLOW: Append model rshiftWordByOctet_routed_net_axis_64_1_64_12_s
INFO-FLOW: Append model rshiftWordByOctet_net_axis_64_64_13_s
INFO-FLOW: Append model merge_rx_pkgs_64_s
INFO-FLOW: Append model local_req_handler
INFO-FLOW: Append model tx_pkg_arbiter_64_s
INFO-FLOW: Append model meta_merger
INFO-FLOW: Append model lshiftWordByOctet_64_12_s
INFO-FLOW: Append model lshiftWordByOctet_64_13_s
INFO-FLOW: Append model generate_exh_64_s
INFO-FLOW: Append model append_payload_64_s
INFO-FLOW: Append model lshiftWordByOctet_64_11_s
INFO-FLOW: Append model generate_ibh_64_s
INFO-FLOW: Append model prepend_ibh_header_64_s
INFO-FLOW: Append model tx_ipUdpMetaMerger
INFO-FLOW: Append model mem_cmd_merger_64_s
INFO-FLOW: Append model conn_table
INFO-FLOW: Append model state_table
INFO-FLOW: Append model msn_table
INFO-FLOW: Append model read_req_table
INFO-FLOW: Append model mq_freelist_handler_2048_s
INFO-FLOW: Append model mq_pointer_table_500_s
INFO-FLOW: Append model mq_meta_table_ap_uint_64_2048_s
INFO-FLOW: Append model mq_process_requests_ap_uint_64_s
INFO-FLOW: Append model Block_entry450_proc
INFO-FLOW: Append model extract_icrc_64_s
INFO-FLOW: Append model insert_icrc_64_s
INFO-FLOW: Append model rocev2_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: rocev2_top_regslice_both rocev2_top_mul_33ns_35ns_66_3_1 rocev2_top_regslice_both rocev2_top_regslice_both rocev2_top_regslice_both rocev2_top_regslice_both rocev2_top_regslice_both rocev2_top_conn_table_conn_table_remote_qpn_V_RAM_AUTO_1R1W rocev2_top_conn_table_conn_table_remote_ip_address_V_RAM_AUTO_1R1W rocev2_top_conn_table_conn_table_remote_udp_port_V_RAM_AUTO_1R1W rocev2_top_regslice_both rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W rocev2_top_state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W rocev2_top_msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W rocev2_top_regslice_both rocev2_top_regslice_both rocev2_top_fifo_w128_d3_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w128_d8_S rocev2_top_fifo_w4_d2_S rocev2_top_fifo_w64_d2_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w128_d8_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w64_d2_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w49_d2_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w256_d8_A rocev2_top_fifo_w256_d2_S rocev2_top_fifo_w64_d2_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w97_d2_S rocev2_top_fifo_w123_d2_S rocev2_top_fifo_w48_d2_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w119_d2_S rocev2_top_fifo_w32_d2_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w128_d32_A rocev2_top_fifo_w23_d2_S rocev2_top_fifo_w241_d8_A rocev2_top_fifo_w45_d2_S rocev2_top_fifo_w75_d2_S rocev2_top_fifo_w1_d2_S rocev2_top_fifo_w2_d2_S rocev2_top_fifo_w119_d2_S rocev2_top_fifo_w50_d2_S rocev2_top_fifo_w128_d32_A rocev2_top_fifo_w16_d4_S rocev2_top_fifo_w241_d2_S rocev2_top_fifo_w137_d2_S rocev2_top_fifo_w48_d2_S rocev2_top_fifo_w152_d2_S rocev2_top_fifo_w64_d2_S rocev2_top_fifo_w50_d2_S rocev2_top_fifo_w64_d2_S rocev2_top_fifo_w32_d2_S rocev2_top_fifo_w160_d8_A rocev2_top_fifo_w41_d2_S rocev2_top_fifo_w128_d4_S rocev2_top_fifo_w128_d4_S rocev2_top_fifo_w128_d4_S rocev2_top_fifo_w144_d512_A rocev2_top_fifo_w162_d512_A rocev2_top_fifo_w50_d4_S rocev2_top_fifo_w128_d4_S rocev2_top_fifo_w128_d4_S rocev2_top_fifo_w256_d32_A rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w144_d2_S rocev2_top_fifo_w96_d128_A rocev2_top_fifo_w128_d4_S rocev2_top_fifo_w128_d4_S rocev2_top_fifo_w128_d4_S rocev2_top_fifo_w16_d2_S rocev2_top_fifo_w192_d8_A rocev2_top_fifo_w162_d4_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w16_d2_S rocev2_top_fifo_w56_d2_S rocev2_top_fifo_w128_d4_S rocev2_top_fifo_w3_d2_S rocev2_top_fifo_w16_d4_S rocev2_top_fifo_w40_d2_S rocev2_top_fifo_w128_d2_S rocev2_top_fifo_w128_d8_S rocev2_top_fifo_w24_d2_S rocev2_top_fifo_w113_d2_S rocev2_top_fifo_w41_d2_S rocev2_top_fifo_w123_d2_S rocev2_top_fifo_w384_d8_A rocev2_top_fifo_w16_d2_S rocev2_top_fifo_w16_d2048_A rocev2_top_fifo_w64_d2_S rocev2_top_fifo_w32_d2_S rocev2_top_fifo_w48_d2_S rocev2_top_fifo_w256_d2_S rocev2_top_fifo_w128_d2_S entry_proc process_ipv4_64_s ipv4_drop_optional_ip_header_64_s ipv4_lshiftWordByOctet_64_2_s ipv4_generate_ipv4_64_3 process_udp_64_4 udp_rshiftWordByOctet_net_axis_64_64_2_s merge_rx_meta split_tx_meta udp_lshiftWordByOctet_64_1_s generate_udp_64_s qp_interface rx_process_ibh_64_s rshiftWordByOctet_net_axis_64_64_11_s rx_process_exh_64_s rx_ibh_fsm drop_ooo_ibh_64_s ipUdpMetaHandler_64_s rx_exh_fsm_64_s rx_exh_payload_64_s handle_read_requests stream_merger_ackEvent_s rshiftWordByOctet_routed_net_axis_64_1_64_12_s rshiftWordByOctet_net_axis_64_64_13_s merge_rx_pkgs_64_s local_req_handler tx_pkg_arbiter_64_s meta_merger lshiftWordByOctet_64_12_s lshiftWordByOctet_64_13_s generate_exh_64_s append_payload_64_s lshiftWordByOctet_64_11_s generate_ibh_64_s prepend_ibh_header_64_s tx_ipUdpMetaMerger mem_cmd_merger_64_s conn_table state_table msn_table read_req_table mq_freelist_handler_2048_s mq_pointer_table_500_s mq_meta_table_ap_uint_64_2048_s mq_process_requests_ap_uint_64_s Block_entry450_proc extract_icrc_64_s insert_icrc_64_s rocev2_top
INFO-FLOW: Generating /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model rocev2_top_regslice_both
INFO-FLOW: To file: write model rocev2_top_mul_33ns_35ns_66_3_1
INFO-FLOW: To file: write model rocev2_top_regslice_both
INFO-FLOW: To file: write model rocev2_top_regslice_both
INFO-FLOW: To file: write model rocev2_top_regslice_both
INFO-FLOW: To file: write model rocev2_top_regslice_both
INFO-FLOW: To file: write model rocev2_top_regslice_both
INFO-FLOW: To file: write model rocev2_top_conn_table_conn_table_remote_qpn_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rocev2_top_conn_table_conn_table_remote_ip_address_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rocev2_top_conn_table_conn_table_remote_udp_port_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model rocev2_top_regslice_both
INFO-FLOW: To file: write model rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model rocev2_top_state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model rocev2_top_msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model rocev2_top_regslice_both
INFO-FLOW: To file: write model rocev2_top_regslice_both
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d3_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d8_S
INFO-FLOW: To file: write model rocev2_top_fifo_w4_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w64_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d8_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w64_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w49_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w256_d8_A
INFO-FLOW: To file: write model rocev2_top_fifo_w256_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w64_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w97_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w123_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w48_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w119_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w32_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d32_A
INFO-FLOW: To file: write model rocev2_top_fifo_w23_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w241_d8_A
INFO-FLOW: To file: write model rocev2_top_fifo_w45_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w75_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w1_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w2_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w119_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w50_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d32_A
INFO-FLOW: To file: write model rocev2_top_fifo_w16_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w241_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w137_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w48_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w152_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w64_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w50_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w64_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w32_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w160_d8_A
INFO-FLOW: To file: write model rocev2_top_fifo_w41_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w144_d512_A
INFO-FLOW: To file: write model rocev2_top_fifo_w162_d512_A
INFO-FLOW: To file: write model rocev2_top_fifo_w50_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w256_d32_A
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w144_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w96_d128_A
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w16_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w192_d8_A
INFO-FLOW: To file: write model rocev2_top_fifo_w162_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w16_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w56_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w3_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w16_d4_S
INFO-FLOW: To file: write model rocev2_top_fifo_w40_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d8_S
INFO-FLOW: To file: write model rocev2_top_fifo_w24_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w113_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w41_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w123_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w384_d8_A
INFO-FLOW: To file: write model rocev2_top_fifo_w16_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w16_d2048_A
INFO-FLOW: To file: write model rocev2_top_fifo_w64_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w32_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w48_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w256_d2_S
INFO-FLOW: To file: write model rocev2_top_fifo_w128_d2_S
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model process_ipv4_64_s
INFO-FLOW: To file: write model ipv4_drop_optional_ip_header_64_s
INFO-FLOW: To file: write model ipv4_lshiftWordByOctet_64_2_s
INFO-FLOW: To file: write model ipv4_generate_ipv4_64_3
INFO-FLOW: To file: write model process_udp_64_4
INFO-FLOW: To file: write model udp_rshiftWordByOctet_net_axis_64_64_2_s
INFO-FLOW: To file: write model merge_rx_meta
INFO-FLOW: To file: write model split_tx_meta
INFO-FLOW: To file: write model udp_lshiftWordByOctet_64_1_s
INFO-FLOW: To file: write model generate_udp_64_s
INFO-FLOW: To file: write model qp_interface
INFO-FLOW: To file: write model rx_process_ibh_64_s
INFO-FLOW: To file: write model rshiftWordByOctet_net_axis_64_64_11_s
INFO-FLOW: To file: write model rx_process_exh_64_s
INFO-FLOW: To file: write model rx_ibh_fsm
INFO-FLOW: To file: write model drop_ooo_ibh_64_s
INFO-FLOW: To file: write model ipUdpMetaHandler_64_s
INFO-FLOW: To file: write model rx_exh_fsm_64_s
INFO-FLOW: To file: write model rx_exh_payload_64_s
INFO-FLOW: To file: write model handle_read_requests
INFO-FLOW: To file: write model stream_merger_ackEvent_s
INFO-FLOW: To file: write model rshiftWordByOctet_routed_net_axis_64_1_64_12_s
INFO-FLOW: To file: write model rshiftWordByOctet_net_axis_64_64_13_s
INFO-FLOW: To file: write model merge_rx_pkgs_64_s
INFO-FLOW: To file: write model local_req_handler
INFO-FLOW: To file: write model tx_pkg_arbiter_64_s
INFO-FLOW: To file: write model meta_merger
INFO-FLOW: To file: write model lshiftWordByOctet_64_12_s
INFO-FLOW: To file: write model lshiftWordByOctet_64_13_s
INFO-FLOW: To file: write model generate_exh_64_s
INFO-FLOW: To file: write model append_payload_64_s
INFO-FLOW: To file: write model lshiftWordByOctet_64_11_s
INFO-FLOW: To file: write model generate_ibh_64_s
INFO-FLOW: To file: write model prepend_ibh_header_64_s
INFO-FLOW: To file: write model tx_ipUdpMetaMerger
INFO-FLOW: To file: write model mem_cmd_merger_64_s
INFO-FLOW: To file: write model conn_table
INFO-FLOW: To file: write model state_table
INFO-FLOW: To file: write model msn_table
INFO-FLOW: To file: write model read_req_table
INFO-FLOW: To file: write model mq_freelist_handler_2048_s
INFO-FLOW: To file: write model mq_pointer_table_500_s
INFO-FLOW: To file: write model mq_meta_table_ap_uint_64_2048_s
INFO-FLOW: To file: write model mq_process_requests_ap_uint_64_s
INFO-FLOW: To file: write model Block_entry450_proc
INFO-FLOW: To file: write model extract_icrc_64_s
INFO-FLOW: To file: write model insert_icrc_64_s
INFO-FLOW: To file: write model rocev2_top
INFO-FLOW: Generating /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.400 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/vlog' tclDir='/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db' modelList='rocev2_top_regslice_both
rocev2_top_mul_33ns_35ns_66_3_1
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_conn_table_conn_table_remote_qpn_V_RAM_AUTO_1R1W
rocev2_top_conn_table_conn_table_remote_ip_address_V_RAM_AUTO_1R1W
rocev2_top_conn_table_conn_table_remote_udp_port_V_RAM_AUTO_1R1W
rocev2_top_regslice_both
rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W
rocev2_top_state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W
rocev2_top_msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W
rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W
rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W
rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W
rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W
rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W
rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_fifo_w128_d3_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d8_S
rocev2_top_fifo_w4_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d8_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w49_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w256_d8_A
rocev2_top_fifo_w256_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w97_d2_S
rocev2_top_fifo_w123_d2_S
rocev2_top_fifo_w48_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w119_d2_S
rocev2_top_fifo_w32_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d32_A
rocev2_top_fifo_w23_d2_S
rocev2_top_fifo_w241_d8_A
rocev2_top_fifo_w45_d2_S
rocev2_top_fifo_w75_d2_S
rocev2_top_fifo_w1_d2_S
rocev2_top_fifo_w2_d2_S
rocev2_top_fifo_w119_d2_S
rocev2_top_fifo_w50_d2_S
rocev2_top_fifo_w128_d32_A
rocev2_top_fifo_w16_d4_S
rocev2_top_fifo_w241_d2_S
rocev2_top_fifo_w137_d2_S
rocev2_top_fifo_w48_d2_S
rocev2_top_fifo_w152_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w50_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w32_d2_S
rocev2_top_fifo_w160_d8_A
rocev2_top_fifo_w41_d2_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w144_d512_A
rocev2_top_fifo_w162_d512_A
rocev2_top_fifo_w50_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w256_d32_A
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w144_d2_S
rocev2_top_fifo_w96_d128_A
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w16_d2_S
rocev2_top_fifo_w192_d8_A
rocev2_top_fifo_w162_d4_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w16_d2_S
rocev2_top_fifo_w56_d2_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w3_d2_S
rocev2_top_fifo_w16_d4_S
rocev2_top_fifo_w40_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d8_S
rocev2_top_fifo_w24_d2_S
rocev2_top_fifo_w113_d2_S
rocev2_top_fifo_w41_d2_S
rocev2_top_fifo_w123_d2_S
rocev2_top_fifo_w384_d8_A
rocev2_top_fifo_w16_d2_S
rocev2_top_fifo_w16_d2048_A
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w32_d2_S
rocev2_top_fifo_w48_d2_S
rocev2_top_fifo_w256_d2_S
rocev2_top_fifo_w128_d2_S
entry_proc
process_ipv4_64_s
ipv4_drop_optional_ip_header_64_s
ipv4_lshiftWordByOctet_64_2_s
ipv4_generate_ipv4_64_3
process_udp_64_4
udp_rshiftWordByOctet_net_axis_64_64_2_s
merge_rx_meta
split_tx_meta
udp_lshiftWordByOctet_64_1_s
generate_udp_64_s
qp_interface
rx_process_ibh_64_s
rshiftWordByOctet_net_axis_64_64_11_s
rx_process_exh_64_s
rx_ibh_fsm
drop_ooo_ibh_64_s
ipUdpMetaHandler_64_s
rx_exh_fsm_64_s
rx_exh_payload_64_s
handle_read_requests
stream_merger_ackEvent_s
rshiftWordByOctet_routed_net_axis_64_1_64_12_s
rshiftWordByOctet_net_axis_64_64_13_s
merge_rx_pkgs_64_s
local_req_handler
tx_pkg_arbiter_64_s
meta_merger
lshiftWordByOctet_64_12_s
lshiftWordByOctet_64_13_s
generate_exh_64_s
append_payload_64_s
lshiftWordByOctet_64_11_s
generate_ibh_64_s
prepend_ibh_header_64_s
tx_ipUdpMetaMerger
mem_cmd_merger_64_s
conn_table
state_table
msn_table
read_req_table
mq_freelist_handler_2048_s
mq_pointer_table_500_s
mq_meta_table_ap_uint_64_2048_s
mq_process_requests_ap_uint_64_s
Block_entry450_proc
extract_icrc_64_s
insert_icrc_64_s
rocev2_top
' expOnly='0'
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.compgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.57 seconds; current allocated memory: 2.073 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='rocev2_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name ipv4_lshiftWordByOctet_64_2_s
INFO-FLOW: No bind nodes found for module_name udp_rshiftWordByOctet_net_axis_64_64_2_s
INFO-FLOW: No bind nodes found for module_name merge_rx_meta
INFO-FLOW: No bind nodes found for module_name udp_lshiftWordByOctet_64_1_s
INFO-FLOW: No bind nodes found for module_name qp_interface
INFO-FLOW: No bind nodes found for module_name rshiftWordByOctet_net_axis_64_64_11_s
INFO-FLOW: No bind nodes found for module_name drop_ooo_ibh_64_s
INFO-FLOW: No bind nodes found for module_name ipUdpMetaHandler_64_s
INFO-FLOW: No bind nodes found for module_name rx_exh_payload_64_s
INFO-FLOW: No bind nodes found for module_name stream_merger_ackEvent_s
INFO-FLOW: No bind nodes found for module_name rshiftWordByOctet_routed_net_axis_64_1_64_12_s
INFO-FLOW: No bind nodes found for module_name rshiftWordByOctet_net_axis_64_64_13_s
INFO-FLOW: No bind nodes found for module_name merge_rx_pkgs_64_s
INFO-FLOW: No bind nodes found for module_name lshiftWordByOctet_64_12_s
INFO-FLOW: No bind nodes found for module_name lshiftWordByOctet_64_13_s
INFO-FLOW: No bind nodes found for module_name append_payload_64_s
INFO-FLOW: No bind nodes found for module_name lshiftWordByOctet_64_11_s
INFO-FLOW: No bind nodes found for module_name tx_ipUdpMetaMerger
INFO-FLOW: No bind nodes found for module_name read_req_table
INFO-FLOW: No bind nodes found for module_name mq_process_requests_ap_uint_64_s
INFO-FLOW: No bind nodes found for module_name Block_entry450_proc
INFO-FLOW: No bind nodes found for module_name extract_icrc_64_s
INFO-FLOW: No bind nodes found for module_name insert_icrc_64_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='rocev2_top_regslice_both
rocev2_top_mul_33ns_35ns_66_3_1
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_conn_table_conn_table_remote_qpn_V_RAM_AUTO_1R1W
rocev2_top_conn_table_conn_table_remote_ip_address_V_RAM_AUTO_1R1W
rocev2_top_conn_table_conn_table_remote_udp_port_V_RAM_AUTO_1R1W
rocev2_top_regslice_both
rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W
rocev2_top_state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W
rocev2_top_msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W
rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W
rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W
rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W
rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W
rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W
rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_fifo_w128_d3_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d8_S
rocev2_top_fifo_w4_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d8_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w49_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w256_d8_A
rocev2_top_fifo_w256_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w97_d2_S
rocev2_top_fifo_w123_d2_S
rocev2_top_fifo_w48_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w119_d2_S
rocev2_top_fifo_w32_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d32_A
rocev2_top_fifo_w23_d2_S
rocev2_top_fifo_w241_d8_A
rocev2_top_fifo_w45_d2_S
rocev2_top_fifo_w75_d2_S
rocev2_top_fifo_w1_d2_S
rocev2_top_fifo_w2_d2_S
rocev2_top_fifo_w119_d2_S
rocev2_top_fifo_w50_d2_S
rocev2_top_fifo_w128_d32_A
rocev2_top_fifo_w16_d4_S
rocev2_top_fifo_w241_d2_S
rocev2_top_fifo_w137_d2_S
rocev2_top_fifo_w48_d2_S
rocev2_top_fifo_w152_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w50_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w32_d2_S
rocev2_top_fifo_w160_d8_A
rocev2_top_fifo_w41_d2_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w144_d512_A
rocev2_top_fifo_w162_d512_A
rocev2_top_fifo_w50_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w256_d32_A
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w144_d2_S
rocev2_top_fifo_w96_d128_A
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w16_d2_S
rocev2_top_fifo_w192_d8_A
rocev2_top_fifo_w162_d4_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w16_d2_S
rocev2_top_fifo_w56_d2_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w3_d2_S
rocev2_top_fifo_w16_d4_S
rocev2_top_fifo_w40_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d8_S
rocev2_top_fifo_w24_d2_S
rocev2_top_fifo_w113_d2_S
rocev2_top_fifo_w41_d2_S
rocev2_top_fifo_w123_d2_S
rocev2_top_fifo_w384_d8_A
rocev2_top_fifo_w16_d2_S
rocev2_top_fifo_w16_d2048_A
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w32_d2_S
rocev2_top_fifo_w48_d2_S
rocev2_top_fifo_w256_d2_S
rocev2_top_fifo_w128_d2_S
entry_proc
process_ipv4_64_s
ipv4_drop_optional_ip_header_64_s
ipv4_lshiftWordByOctet_64_2_s
ipv4_generate_ipv4_64_3
process_udp_64_4
udp_rshiftWordByOctet_net_axis_64_64_2_s
merge_rx_meta
split_tx_meta
udp_lshiftWordByOctet_64_1_s
generate_udp_64_s
qp_interface
rx_process_ibh_64_s
rshiftWordByOctet_net_axis_64_64_11_s
rx_process_exh_64_s
rx_ibh_fsm
drop_ooo_ibh_64_s
ipUdpMetaHandler_64_s
rx_exh_fsm_64_s
rx_exh_payload_64_s
handle_read_requests
stream_merger_ackEvent_s
rshiftWordByOctet_routed_net_axis_64_1_64_12_s
rshiftWordByOctet_net_axis_64_64_13_s
merge_rx_pkgs_64_s
local_req_handler
tx_pkg_arbiter_64_s
meta_merger
lshiftWordByOctet_64_12_s
lshiftWordByOctet_64_13_s
generate_exh_64_s
append_payload_64_s
lshiftWordByOctet_64_11_s
generate_ibh_64_s
prepend_ibh_header_64_s
tx_ipUdpMetaMerger
mem_cmd_merger_64_s
conn_table
state_table
msn_table
read_req_table
mq_freelist_handler_2048_s
mq_pointer_table_500_s
mq_meta_table_ap_uint_64_2048_s
mq_process_requests_ap_uint_64_s
Block_entry450_proc
extract_icrc_64_s
insert_icrc_64_s
rocev2_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.compgen.dataonly.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.constraint.tcl 
Execute         sc_get_clocks rocev2_top 
Execute         source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST rocev2_top MODULE2INSTS {rocev2_top rocev2_top process_ipv4_64_s process_ipv4_64_U0 local_req_handler local_req_handler_U0 entry_proc entry_proc_U0 tx_pkg_arbiter_64_s tx_pkg_arbiter_64_U0 ipv4_drop_optional_ip_header_64_s ipv4_drop_optional_ip_header_64_U0 process_udp_64_4 process_udp_64_4_U0 udp_rshiftWordByOctet_net_axis_64_64_2_s udp_rshiftWordByOctet_net_axis_64_64_2_U0 merge_rx_meta merge_rx_meta_U0 rx_process_ibh_64_s rx_process_ibh_64_U0 rshiftWordByOctet_net_axis_64_64_11_s rshiftWordByOctet_net_axis_64_64_11_U0 rx_process_exh_64_s rx_process_exh_64_U0 rx_ibh_fsm rx_ibh_fsm_U0 ipUdpMetaHandler_64_s ipUdpMetaHandler_64_U0 rx_exh_fsm_64_s rx_exh_fsm_64_U0 handle_read_requests handle_read_requests_U0 stream_merger_ackEvent_s stream_merger_ackEvent_U0 meta_merger meta_merger_U0 ipv4_lshiftWordByOctet_64_2_s ipv4_lshiftWordByOctet_64_2_U0 drop_ooo_ibh_64_s drop_ooo_ibh_64_U0 ipv4_generate_ipv4_64_3 ipv4_generate_ipv4_64_3_U0 rx_exh_payload_64_s rx_exh_payload_64_U0 lshiftWordByOctet_64_12_s lshiftWordByOctet_64_12_U0 lshiftWordByOctet_64_13_s lshiftWordByOctet_64_13_U0 generate_exh_64_s generate_exh_64_U0 qp_interface qp_interface_U0 generate_ibh_64_s generate_ibh_64_U0 split_tx_meta split_tx_meta_U0 rshiftWordByOctet_routed_net_axis_64_1_64_12_s rshiftWordByOctet_routed_net_axis_64_1_64_12_U0 rshiftWordByOctet_net_axis_64_64_13_s rshiftWordByOctet_net_axis_64_64_13_U0 append_payload_64_s append_payload_64_U0 mq_pointer_table_500_s mq_pointer_table_500_U0 mem_cmd_merger_64_s mem_cmd_merger_64_U0 state_table state_table_U0 udp_lshiftWordByOctet_64_1_s udp_lshiftWordByOctet_64_1_U0 merge_rx_pkgs_64_s merge_rx_pkgs_64_U0 lshiftWordByOctet_64_11_s lshiftWordByOctet_64_11_U0 tx_ipUdpMetaMerger tx_ipUdpMetaMerger_U0 msn_table msn_table_U0 mq_freelist_handler_2048_s mq_freelist_handler_2048_U0 mq_meta_table_ap_uint_64_2048_s mq_meta_table_ap_uint_64_2048_U0 insert_icrc_64_s insert_icrc_64_U0 generate_udp_64_s generate_udp_64_U0 prepend_ibh_header_64_s prepend_ibh_header_64_U0 conn_table conn_table_U0 read_req_table read_req_table_U0 mq_process_requests_ap_uint_64_s mq_process_requests_ap_uint_64_U0 extract_icrc_64_s extract_icrc_64_U0 Block_entry450_proc Block_entry450_proc_U0} INST2MODULE {rocev2_top rocev2_top process_ipv4_64_U0 process_ipv4_64_s local_req_handler_U0 local_req_handler entry_proc_U0 entry_proc tx_pkg_arbiter_64_U0 tx_pkg_arbiter_64_s ipv4_drop_optional_ip_header_64_U0 ipv4_drop_optional_ip_header_64_s process_udp_64_4_U0 process_udp_64_4 udp_rshiftWordByOctet_net_axis_64_64_2_U0 udp_rshiftWordByOctet_net_axis_64_64_2_s merge_rx_meta_U0 merge_rx_meta rx_process_ibh_64_U0 rx_process_ibh_64_s rshiftWordByOctet_net_axis_64_64_11_U0 rshiftWordByOctet_net_axis_64_64_11_s rx_process_exh_64_U0 rx_process_exh_64_s rx_ibh_fsm_U0 rx_ibh_fsm ipUdpMetaHandler_64_U0 ipUdpMetaHandler_64_s rx_exh_fsm_64_U0 rx_exh_fsm_64_s handle_read_requests_U0 handle_read_requests stream_merger_ackEvent_U0 stream_merger_ackEvent_s meta_merger_U0 meta_merger ipv4_lshiftWordByOctet_64_2_U0 ipv4_lshiftWordByOctet_64_2_s drop_ooo_ibh_64_U0 drop_ooo_ibh_64_s ipv4_generate_ipv4_64_3_U0 ipv4_generate_ipv4_64_3 rx_exh_payload_64_U0 rx_exh_payload_64_s lshiftWordByOctet_64_12_U0 lshiftWordByOctet_64_12_s lshiftWordByOctet_64_13_U0 lshiftWordByOctet_64_13_s generate_exh_64_U0 generate_exh_64_s qp_interface_U0 qp_interface generate_ibh_64_U0 generate_ibh_64_s split_tx_meta_U0 split_tx_meta rshiftWordByOctet_routed_net_axis_64_1_64_12_U0 rshiftWordByOctet_routed_net_axis_64_1_64_12_s rshiftWordByOctet_net_axis_64_64_13_U0 rshiftWordByOctet_net_axis_64_64_13_s append_payload_64_U0 append_payload_64_s mq_pointer_table_500_U0 mq_pointer_table_500_s mem_cmd_merger_64_U0 mem_cmd_merger_64_s state_table_U0 state_table udp_lshiftWordByOctet_64_1_U0 udp_lshiftWordByOctet_64_1_s merge_rx_pkgs_64_U0 merge_rx_pkgs_64_s lshiftWordByOctet_64_11_U0 lshiftWordByOctet_64_11_s tx_ipUdpMetaMerger_U0 tx_ipUdpMetaMerger msn_table_U0 msn_table mq_freelist_handler_2048_U0 mq_freelist_handler_2048_s mq_meta_table_ap_uint_64_2048_U0 mq_meta_table_ap_uint_64_2048_s insert_icrc_64_U0 insert_icrc_64_s generate_udp_64_U0 generate_udp_64_s prepend_ibh_header_64_U0 prepend_ibh_header_64_s conn_table_U0 conn_table read_req_table_U0 read_req_table mq_process_requests_ap_uint_64_U0 mq_process_requests_ap_uint_64_s extract_icrc_64_U0 extract_icrc_64_s Block_entry450_proc_U0 Block_entry450_proc} INSTDATA {rocev2_top {DEPTH 1 CHILDREN {process_ipv4_64_U0 local_req_handler_U0 entry_proc_U0 tx_pkg_arbiter_64_U0 ipv4_drop_optional_ip_header_64_U0 process_udp_64_4_U0 udp_rshiftWordByOctet_net_axis_64_64_2_U0 merge_rx_meta_U0 rx_process_ibh_64_U0 rshiftWordByOctet_net_axis_64_64_11_U0 rx_process_exh_64_U0 rx_ibh_fsm_U0 ipUdpMetaHandler_64_U0 rx_exh_fsm_64_U0 handle_read_requests_U0 stream_merger_ackEvent_U0 meta_merger_U0 ipv4_lshiftWordByOctet_64_2_U0 drop_ooo_ibh_64_U0 ipv4_generate_ipv4_64_3_U0 rx_exh_payload_64_U0 lshiftWordByOctet_64_12_U0 lshiftWordByOctet_64_13_U0 generate_exh_64_U0 qp_interface_U0 generate_ibh_64_U0 split_tx_meta_U0 rshiftWordByOctet_routed_net_axis_64_1_64_12_U0 rshiftWordByOctet_net_axis_64_64_13_U0 append_payload_64_U0 mq_pointer_table_500_U0 mem_cmd_merger_64_U0 state_table_U0 udp_lshiftWordByOctet_64_1_U0 merge_rx_pkgs_64_U0 lshiftWordByOctet_64_11_U0 tx_ipUdpMetaMerger_U0 msn_table_U0 mq_freelist_handler_2048_U0 mq_meta_table_ap_uint_64_2048_U0 insert_icrc_64_U0 generate_udp_64_U0 prepend_ibh_header_64_U0 conn_table_U0 read_req_table_U0 mq_process_requests_ap_uint_64_U0 extract_icrc_64_U0 Block_entry450_proc_U0}} process_ipv4_64_U0 {DEPTH 2 CHILDREN {}} local_req_handler_U0 {DEPTH 2 CHILDREN {}} entry_proc_U0 {DEPTH 2 CHILDREN {}} tx_pkg_arbiter_64_U0 {DEPTH 2 CHILDREN {}} ipv4_drop_optional_ip_header_64_U0 {DEPTH 2 CHILDREN {}} process_udp_64_4_U0 {DEPTH 2 CHILDREN {}} udp_rshiftWordByOctet_net_axis_64_64_2_U0 {DEPTH 2 CHILDREN {}} merge_rx_meta_U0 {DEPTH 2 CHILDREN {}} rx_process_ibh_64_U0 {DEPTH 2 CHILDREN {}} rshiftWordByOctet_net_axis_64_64_11_U0 {DEPTH 2 CHILDREN {}} rx_process_exh_64_U0 {DEPTH 2 CHILDREN {}} rx_ibh_fsm_U0 {DEPTH 2 CHILDREN {}} ipUdpMetaHandler_64_U0 {DEPTH 2 CHILDREN {}} rx_exh_fsm_64_U0 {DEPTH 2 CHILDREN {}} handle_read_requests_U0 {DEPTH 2 CHILDREN {}} stream_merger_ackEvent_U0 {DEPTH 2 CHILDREN {}} meta_merger_U0 {DEPTH 2 CHILDREN {}} ipv4_lshiftWordByOctet_64_2_U0 {DEPTH 2 CHILDREN {}} drop_ooo_ibh_64_U0 {DEPTH 2 CHILDREN {}} ipv4_generate_ipv4_64_3_U0 {DEPTH 2 CHILDREN {}} rx_exh_payload_64_U0 {DEPTH 2 CHILDREN {}} lshiftWordByOctet_64_12_U0 {DEPTH 2 CHILDREN {}} lshiftWordByOctet_64_13_U0 {DEPTH 2 CHILDREN {}} generate_exh_64_U0 {DEPTH 2 CHILDREN {}} qp_interface_U0 {DEPTH 2 CHILDREN {}} generate_ibh_64_U0 {DEPTH 2 CHILDREN {}} split_tx_meta_U0 {DEPTH 2 CHILDREN {}} rshiftWordByOctet_routed_net_axis_64_1_64_12_U0 {DEPTH 2 CHILDREN {}} rshiftWordByOctet_net_axis_64_64_13_U0 {DEPTH 2 CHILDREN {}} append_payload_64_U0 {DEPTH 2 CHILDREN {}} mq_pointer_table_500_U0 {DEPTH 2 CHILDREN {}} mem_cmd_merger_64_U0 {DEPTH 2 CHILDREN {}} state_table_U0 {DEPTH 2 CHILDREN {}} udp_lshiftWordByOctet_64_1_U0 {DEPTH 2 CHILDREN {}} merge_rx_pkgs_64_U0 {DEPTH 2 CHILDREN {}} lshiftWordByOctet_64_11_U0 {DEPTH 2 CHILDREN {}} tx_ipUdpMetaMerger_U0 {DEPTH 2 CHILDREN {}} msn_table_U0 {DEPTH 2 CHILDREN {}} mq_freelist_handler_2048_U0 {DEPTH 2 CHILDREN {}} mq_meta_table_ap_uint_64_2048_U0 {DEPTH 2 CHILDREN {}} insert_icrc_64_U0 {DEPTH 2 CHILDREN {}} generate_udp_64_U0 {DEPTH 2 CHILDREN {}} prepend_ibh_header_64_U0 {DEPTH 2 CHILDREN {}} conn_table_U0 {DEPTH 2 CHILDREN {}} read_req_table_U0 {DEPTH 2 CHILDREN {}} mq_process_requests_ap_uint_64_U0 {DEPTH 2 CHILDREN {}} extract_icrc_64_U0 {DEPTH 2 CHILDREN {}} Block_entry450_proc_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {process_ipv4_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_256_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_271_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:67 VARIABLE add_ln67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME rx_process2dropLengthFifo_din SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE sub_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_481_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ipv4_drop_optional_ip_header_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln841_fu_256_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ipv4_generate_ipv4_64_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_2_fu_290_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76 VARIABLE add_ln76_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_244_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85 VARIABLE add_ln85_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_244_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79 VARIABLE add_ln79_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_442_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76 VARIABLE add_ln76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_244_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85 VARIABLE add_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_244_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79 VARIABLE add_ln79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_fu_556_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80 VARIABLE sub_ln80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_3_fu_574_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80 VARIABLE sub_ln80_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_4_fu_590_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80 VARIABLE sub_ln80_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_V_fu_663_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE len_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} process_udp_64_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_185_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:67 VARIABLE add_ln67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} split_tx_meta {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tempLen_V_fu_108_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE tempLen_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} generate_udp_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_3_fu_216_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76 VARIABLE add_ln76_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_181_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79 VARIABLE add_ln79_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_282_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76 VARIABLE add_ln76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_181_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79 VARIABLE add_ln79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_fu_318_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80 VARIABLE sub_ln80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_5_fu_336_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80 VARIABLE sub_ln80_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_6_fu_352_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80 VARIABLE sub_ln80_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} rx_process_ibh_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_268_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_283_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67 VARIABLE add_ln67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rx_process_exh_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_490_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_1_fu_633_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67 VARIABLE add_ln67_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_728_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_35ns_66_3_1_U43 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513 VARIABLE mul_ln1513 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_784_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:67 VARIABLE add_ln67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} rx_ibh_fsm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_440_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp:34 VARIABLE add_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_288_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_288_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_721_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rx_exh_fsm_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME payLoadLength_V_2_fu_681_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE payLoadLength_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_475_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_1_fu_950_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME payLoadLength_V_fu_713_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE payLoadLength_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_7_fu_1011_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_475_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME payLoadLength_V_5_fu_759_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE payLoadLength_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME remainingLength_V_fu_1131_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE remainingLength_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_fu_765_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:666 VARIABLE add_ln666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_475_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_4_fu_1160_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME payLoadLength_V_4_fu_815_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE payLoadLength_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME remainingLength_V_1_fu_1223_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE remainingLength_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_475_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_9_fu_1395_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} handle_read_requests {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_11_fu_321_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln841_6_fu_328_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_357_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln841_fu_364_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_10_fu_432_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} local_req_handler {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_8_fu_433_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_9_fu_440_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln841_5_fu_447_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_498_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_7_fu_505_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln841_fu_512_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tx_pkg_arbiter_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_693_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_709_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_693_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_709_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_693_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_709_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_693_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_693_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_709_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_693_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_709_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE add_ln841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} meta_merger {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_327_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_35ns_66_3_1_U114 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513 VARIABLE mul_ln1513 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 3 BRAM 0 URAM 0}} generate_exh_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_407_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85 VARIABLE add_ln85_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_536_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_407_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85 VARIABLE add_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_14_fu_1483_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_4_fu_833_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76 VARIABLE add_ln76_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_526_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85 VARIABLE add_ln85_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_531_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79 VARIABLE add_ln79_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_9_fu_933_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80 VARIABLE sub_ln80_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_10_fu_951_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80 VARIABLE sub_ln80_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_11_fu_967_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80 VARIABLE sub_ln80_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_536_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_1076_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76 VARIABLE add_ln76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_526_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85 VARIABLE add_ln85_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_531_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79 VARIABLE add_ln79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_fu_1176_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80 VARIABLE sub_ln80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_7_fu_1194_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80 VARIABLE sub_ln80_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_8_fu_1210_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80 VARIABLE sub_ln80_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_12_fu_1612_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} generate_ibh_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nextPsn_V_fu_581_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE nextPsn_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME psn_V_fu_489_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE psn_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} prepend_ibh_header_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_240_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76 VARIABLE add_ln76_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_198_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85 VARIABLE add_ln85_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_198_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79 VARIABLE add_ln79_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_392_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76 VARIABLE add_ln76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_198_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85 VARIABLE add_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_198_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79 VARIABLE add_ln79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_fu_506_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80 VARIABLE sub_ln80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_1_fu_524_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80 VARIABLE sub_ln80_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln80_2_fu_540_p2 SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80 VARIABLE sub_ln80_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} mem_cmd_merger_64_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_112_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513 VARIABLE add_ln1513_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_112_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513 VARIABLE add_ln1513_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1513_fu_155_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513 VARIABLE add_ln1513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conn_table {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conn_table_remote_qpn_V_U SOURCE {} VARIABLE conn_table_remote_qpn_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conn_table_remote_ip_address_V_U SOURCE {} VARIABLE conn_table_remote_ip_address_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conn_table_remote_udp_port_V_U SOURCE {} VARIABLE conn_table_remote_udp_port_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 6 URAM 0}} state_table {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_614_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME state_table_req_old_unack_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43 VARIABLE state_table_req_old_unack_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME state_table_resp_epsn_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43 VARIABLE state_table_resp_epsn_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME state_table_retryCounter_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43 VARIABLE state_table_retryCounter_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME state_table_resp_old_outstanding_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43 VARIABLE state_table_resp_old_outstanding_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME state_table_req_next_psn_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43 VARIABLE state_table_req_next_psn_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME state_table_req_old_valid_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43 VARIABLE state_table_req_old_valid_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}}} AREA {DSP 0 BRAM 6 URAM 0}} msn_table {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME msn_table_msn_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42 VARIABLE msn_table_msn_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME msn_table_vaddr_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42 VARIABLE msn_table_vaddr_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME msn_table_dma_length_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42 VARIABLE msn_table_dma_length_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME msn_table_r_key_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp:42 VARIABLE msn_table_r_key_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}}} AREA {DSP 0 BRAM 5 URAM 0}} mq_freelist_handler_2048_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_84_p2 SOURCE /home/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mq_pointer_table_500_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME ptr_table_head_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127 VARIABLE ptr_table_head_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME ptr_table_tail_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127 VARIABLE ptr_table_tail_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME ptr_table_valid_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127 VARIABLE ptr_table_valid LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 3 URAM 0}} mq_meta_table_ap_uint_64_2048_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME meta_table_value_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204 VARIABLE meta_table_value_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME meta_table_next_V_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204 VARIABLE meta_table_next_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME meta_table_valid_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204 VARIABLE meta_table_valid LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME meta_table_isTail_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204 VARIABLE meta_table_isTail LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 12 URAM 0}} rocev2_top {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME local_ip_address_c_U SOURCE /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp:788 VARIABLE local_ip_address_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 6 BRAM 159 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} ipv4_lshiftWordByOctet_64_2_s {AREA {DSP 0 BRAM 0 URAM 0}} udp_rshiftWordByOctet_net_axis_64_64_2_s {AREA {DSP 0 BRAM 0 URAM 0}} merge_rx_meta {AREA {DSP 0 BRAM 0 URAM 0}} udp_lshiftWordByOctet_64_1_s {AREA {DSP 0 BRAM 0 URAM 0}} qp_interface {AREA {DSP 0 BRAM 0 URAM 0}} rshiftWordByOctet_net_axis_64_64_11_s {AREA {DSP 0 BRAM 0 URAM 0}} drop_ooo_ibh_64_s {AREA {DSP 0 BRAM 0 URAM 0}} ipUdpMetaHandler_64_s {AREA {DSP 0 BRAM 0 URAM 0}} rx_exh_payload_64_s {AREA {DSP 0 BRAM 0 URAM 0}} stream_merger_ackEvent_s {AREA {DSP 0 BRAM 0 URAM 0}} rshiftWordByOctet_routed_net_axis_64_1_64_12_s {AREA {DSP 0 BRAM 0 URAM 0}} rshiftWordByOctet_net_axis_64_64_13_s {AREA {DSP 0 BRAM 0 URAM 0}} merge_rx_pkgs_64_s {AREA {DSP 0 BRAM 0 URAM 0}} lshiftWordByOctet_64_12_s {AREA {DSP 0 BRAM 0 URAM 0}} lshiftWordByOctet_64_13_s {AREA {DSP 0 BRAM 0 URAM 0}} append_payload_64_s {AREA {DSP 0 BRAM 0 URAM 0}} lshiftWordByOctet_64_11_s {AREA {DSP 0 BRAM 0 URAM 0}} tx_ipUdpMetaMerger {AREA {DSP 0 BRAM 0 URAM 0}} read_req_table {AREA {DSP 0 BRAM 0 URAM 0}} mq_process_requests_ap_uint_64_s {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry450_proc {AREA {DSP 0 BRAM 0 URAM 0}} extract_icrc_64_s {AREA {DSP 0 BRAM 0 URAM 0}} insert_icrc_64_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.5 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.88 seconds; current allocated memory: 2.093 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for rocev2_top.
INFO: [VLOG 209-307] Generating Verilog RTL for rocev2_top.
Execute         syn_report -model rocev2_top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 131.22 MHz
Command       autosyn done; 27.81 sec.
Command     csynth_design done; 137.8 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 124.68 seconds. CPU system time: 13.11 seconds. Elapsed time: 137.8 seconds; current allocated memory: 1.025 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.13 sec.
INFO-FLOW: Workspace /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1 opened at Tue Aug 15 18:30:31 EDT 2023
Execute       ap_set_clock -name default -period 6.4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
Execute       set_part xc7vx690t-ffg1761-2 
Execute         create_platform xc7vx690t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
Command         create_platform done; 2.23 sec.
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.32 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 2.39 sec.
Execute     set_part xc7vx690tffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7vx690tffg1761-2 
Execute       create_platform xc7vx690tffg1761-2 -board  
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 6.4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
Execute     set_top rocev2_top 
INFO: [HLS 200-1510] Running: set_top rocev2_top 
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' to the project
Execute     add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding test bench file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp' to the project
Execute     export_design -format ip_catalog -ipname rocev2 -display_name RoCEv2 Endpoint -description  -vendor ethz.systems.fpga -version 0.82 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -ipname rocev2 -display_name RoCEv2 Endpoint -description  -vendor ethz.systems.fpga -version 0.82 
Execute       config_export -description  -display_name RoCEv2 Endpoint -format=ip_catalog -ipname=rocev2 -vendor=ethz.systems.fpga -version=0.82 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor ethz.systems.fpga -version 0.82 -ipname rocev2 -display_name {RoCEv2 Endpoint}
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.400 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=rocev2_top xml_exists=0
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to rocev2_top
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=13
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=157 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='rocev2_top_regslice_both
rocev2_top_mul_33ns_35ns_66_3_1
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_conn_table_conn_table_remote_qpn_V_RAM_AUTO_1R1W
rocev2_top_conn_table_conn_table_remote_ip_address_V_RAM_AUTO_1R1W
rocev2_top_conn_table_conn_table_remote_udp_port_V_RAM_AUTO_1R1W
rocev2_top_regslice_both
rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W
rocev2_top_state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W
rocev2_top_msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W
rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W
rocev2_top_mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W
rocev2_top_mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W
rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_value_V_RAM_T2P_BRAM_1R1W
rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_next_V_RAM_T2P_BRAM_1R1W
rocev2_top_mq_meta_table_ap_uint_64_2048_s_meta_table_valid_RAM_T2P_BRAM_1R1W
rocev2_top_regslice_both
rocev2_top_regslice_both
rocev2_top_fifo_w128_d3_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d8_S
rocev2_top_fifo_w4_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d8_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w49_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w256_d8_A
rocev2_top_fifo_w256_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w97_d2_S
rocev2_top_fifo_w123_d2_S
rocev2_top_fifo_w48_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w119_d2_S
rocev2_top_fifo_w32_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d32_A
rocev2_top_fifo_w23_d2_S
rocev2_top_fifo_w241_d8_A
rocev2_top_fifo_w45_d2_S
rocev2_top_fifo_w75_d2_S
rocev2_top_fifo_w1_d2_S
rocev2_top_fifo_w2_d2_S
rocev2_top_fifo_w119_d2_S
rocev2_top_fifo_w50_d2_S
rocev2_top_fifo_w128_d32_A
rocev2_top_fifo_w16_d4_S
rocev2_top_fifo_w241_d2_S
rocev2_top_fifo_w137_d2_S
rocev2_top_fifo_w48_d2_S
rocev2_top_fifo_w152_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w50_d2_S
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w32_d2_S
rocev2_top_fifo_w160_d8_A
rocev2_top_fifo_w41_d2_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w144_d512_A
rocev2_top_fifo_w162_d512_A
rocev2_top_fifo_w50_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w256_d32_A
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w144_d2_S
rocev2_top_fifo_w96_d128_A
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w16_d2_S
rocev2_top_fifo_w192_d8_A
rocev2_top_fifo_w162_d4_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w16_d2_S
rocev2_top_fifo_w56_d2_S
rocev2_top_fifo_w128_d4_S
rocev2_top_fifo_w3_d2_S
rocev2_top_fifo_w16_d4_S
rocev2_top_fifo_w40_d2_S
rocev2_top_fifo_w128_d2_S
rocev2_top_fifo_w128_d8_S
rocev2_top_fifo_w24_d2_S
rocev2_top_fifo_w113_d2_S
rocev2_top_fifo_w41_d2_S
rocev2_top_fifo_w123_d2_S
rocev2_top_fifo_w384_d8_A
rocev2_top_fifo_w16_d2_S
rocev2_top_fifo_w16_d2048_A
rocev2_top_fifo_w64_d2_S
rocev2_top_fifo_w32_d2_S
rocev2_top_fifo_w48_d2_S
rocev2_top_fifo_w256_d2_S
rocev2_top_fifo_w128_d2_S
entry_proc
process_ipv4_64_s
ipv4_drop_optional_ip_header_64_s
ipv4_lshiftWordByOctet_64_2_s
ipv4_generate_ipv4_64_3
process_udp_64_4
udp_rshiftWordByOctet_net_axis_64_64_2_s
merge_rx_meta
split_tx_meta
udp_lshiftWordByOctet_64_1_s
generate_udp_64_s
qp_interface
rx_process_ibh_64_s
rshiftWordByOctet_net_axis_64_64_11_s
rx_process_exh_64_s
rx_ibh_fsm
drop_ooo_ibh_64_s
ipUdpMetaHandler_64_s
rx_exh_fsm_64_s
rx_exh_payload_64_s
handle_read_requests
stream_merger_ackEvent_s
rshiftWordByOctet_routed_net_axis_64_1_64_12_s
rshiftWordByOctet_net_axis_64_64_13_s
merge_rx_pkgs_64_s
local_req_handler
tx_pkg_arbiter_64_s
meta_merger
lshiftWordByOctet_64_12_s
lshiftWordByOctet_64_13_s
generate_exh_64_s
append_payload_64_s
lshiftWordByOctet_64_11_s
generate_ibh_64_s
prepend_ibh_header_64_s
tx_ipUdpMetaMerger
mem_cmd_merger_64_s
conn_table
state_table
msn_table
read_req_table
mq_freelist_handler_2048_s
mq_pointer_table_500_s
mq_meta_table_ap_uint_64_2048_s
mq_process_requests_ap_uint_64_s
Block_entry450_proc
extract_icrc_64_s
insert_icrc_64_s
rocev2_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.compgen.dataonly.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_ipv4_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_drop_optional_ip_header_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_lshiftWordByOctet_64_2_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipv4_generate_ipv4_64_3.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/process_udp_64_4.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_rshiftWordByOctet_net_axis_64_64_2_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_meta.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/split_tx_meta.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/udp_lshiftWordByOctet_64_1_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_udp_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/qp_interface.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_ibh_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_11_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_process_exh_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_ibh_fsm.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/drop_ooo_ibh_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/ipUdpMetaHandler_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_fsm_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rx_exh_payload_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/handle_read_requests.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/stream_merger_ackEvent_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_routed_net_axis_64_1_64_12_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rshiftWordByOctet_net_axis_64_64_13_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/merge_rx_pkgs_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/local_req_handler.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_pkg_arbiter_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/meta_merger.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_12_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_13_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_exh_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/append_payload_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/lshiftWordByOctet_64_11_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/generate_ibh_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/prepend_ibh_header_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/tx_ipUdpMetaMerger.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mem_cmd_merger_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/conn_table.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/state_table.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/msn_table.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/read_req_table.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_freelist_handler_2048_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_pointer_table_500_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_meta_table_ap_uint_64_2048_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/mq_process_requests_ap_uint_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/Block_entry450_proc.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/extract_icrc_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/insert_icrc_64_s.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.constraint.tcl 
Execute       sc_get_clocks rocev2_top 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to rocev2_top
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=rocev2_top
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.rtl_wrap.cfg.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.constraint.tcl 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/rocev2_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s rocev2_prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file rocev2_prj/solution1/impl/export.zip
Command     export_design done; 16.75 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.55 seconds. CPU system time: 1.11 seconds. Elapsed time: 16.75 seconds; current allocated memory: 13.355 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1 opened at Tue Aug 15 18:31:02 EDT 2023
Execute       ap_set_clock -name default -period 6.4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
Execute       set_part xc7vx690t-ffg1761-2 
Execute         create_platform xc7vx690t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
Command         create_platform done; 2.23 sec.
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.33 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -display_name {RoCEv2 Endpoint} 
INFO: [HLS 200-1464] Running solution command: config_export -display_name {RoCEv2 Endpoint}
Execute       config_export -display_name RoCEv2 Endpoint 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=rocev2 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=rocev2
Execute       config_export -ipname=rocev2 
Execute       send_msg_by_id INFO @200-1464@%s config_export -vendor=ethz.systems.fpga 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=ethz.systems.fpga
Execute       config_export -vendor=ethz.systems.fpga 
Execute       send_msg_by_id INFO @200-1464@%s config_export -version=0.82 
INFO: [HLS 200-1464] Running solution command: config_export -version=0.82
Execute       config_export -version=0.82 
Command     open_solution done; 2.4 sec.
Execute     set_part xc7vx690tffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7vx690tffg1761-2 
Execute       create_platform xc7vx690tffg1761-2 -board  
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 6.4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
Execute     set_top rocev2_top 
INFO: [HLS 200-1510] Running: set_top rocev2_top 
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' to the project
Execute     add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding test bench file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp' to the project
Execute     cleanup_all 
INFO-FLOW: Workspace /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1 opened at Tue Aug 15 18:31:37 EDT 2023
Execute       ap_set_clock -name default -period 6.4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
Execute       set_part xc7vx690t-ffg1761-2 
Execute         create_platform xc7vx690t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
Command         create_platform done; 2.23 sec.
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.32 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -display_name {RoCEv2 Endpoint} 
INFO: [HLS 200-1464] Running solution command: config_export -display_name {RoCEv2 Endpoint}
Execute       config_export -display_name RoCEv2 Endpoint 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=rocev2 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=rocev2
Execute       config_export -ipname=rocev2 
Execute       send_msg_by_id INFO @200-1464@%s config_export -vendor=ethz.systems.fpga 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=ethz.systems.fpga
Execute       config_export -vendor=ethz.systems.fpga 
Execute       send_msg_by_id INFO @200-1464@%s config_export -version=0.82 
INFO: [HLS 200-1464] Running solution command: config_export -version=0.82
Execute       config_export -version=0.82 
Command     open_solution done; 2.39 sec.
Execute     set_part xc7vx690tffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7vx690tffg1761-2 
Execute       create_platform xc7vx690tffg1761-2 -board  
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 6.4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
Execute     set_top rocev2_top 
INFO: [HLS 200-1510] Running: set_top rocev2_top 
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' to the project
Execute     add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding test bench file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp' to the project
Execute     csim_design -argv /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.out 
INFO: [HLS 200-1510] Running: csim_design -argv /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.out 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.74 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.47 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.74 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 14.29 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1 opened at Tue Aug 15 18:33:13 EDT 2023
Execute       ap_set_clock -name default -period 6.4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
Execute       set_part xc7vx690t-ffg1761-2 
Execute         create_platform xc7vx690t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
Command         create_platform done; 2.24 sec.
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.34 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -display_name {RoCEv2 Endpoint} 
INFO: [HLS 200-1464] Running solution command: config_export -display_name {RoCEv2 Endpoint}
Execute       config_export -display_name RoCEv2 Endpoint 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=rocev2 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=rocev2
Execute       config_export -ipname=rocev2 
Execute       send_msg_by_id INFO @200-1464@%s config_export -vendor=ethz.systems.fpga 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=ethz.systems.fpga
Execute       config_export -vendor=ethz.systems.fpga 
Execute       send_msg_by_id INFO @200-1464@%s config_export -version=0.82 
INFO: [HLS 200-1464] Running solution command: config_export -version=0.82
Execute       config_export -version=0.82 
Command     open_solution done; 2.4 sec.
Execute     set_part xc7vx690tffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7vx690tffg1761-2 
Execute       create_platform xc7vx690tffg1761-2 -board  
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 6.4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
Execute     set_top rocev2_top 
INFO: [HLS 200-1510] Running: set_top rocev2_top 
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' to the project
Execute     add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding test bench file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp' to the project
Execute     csim_design -argv /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.out 
INFO: [HLS 200-1510] Running: csim_design -argv /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.out 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.73 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.43 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.73 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 15.29 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1 opened at Tue Aug 15 18:33:50 EDT 2023
Execute       ap_set_clock -name default -period 6.4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
Execute       set_part xc7vx690t-ffg1761-2 
Execute         create_platform xc7vx690t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
Command         create_platform done; 2.21 sec.
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.31 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-1464@%s config_export -display_name {RoCEv2 Endpoint} 
INFO: [HLS 200-1464] Running solution command: config_export -display_name {RoCEv2 Endpoint}
Execute       config_export -display_name RoCEv2 Endpoint 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=rocev2 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=rocev2
Execute       config_export -ipname=rocev2 
Execute       send_msg_by_id INFO @200-1464@%s config_export -vendor=ethz.systems.fpga 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=ethz.systems.fpga
Execute       config_export -vendor=ethz.systems.fpga 
Execute       send_msg_by_id INFO @200-1464@%s config_export -version=0.82 
INFO: [HLS 200-1464] Running solution command: config_export -version=0.82
Execute       config_export -version=0.82 
Command     open_solution done; 2.37 sec.
Execute     set_part xc7vx690tffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7vx690tffg1761-2 
Execute       create_platform xc7vx690tffg1761-2 -board  
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.11 sec.
Execute     create_clock -period 6.4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
Execute     set_top rocev2_top 
INFO: [HLS 200-1510] Running: set_top rocev2_top 
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../axi_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv6/ipv6.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/read_req_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/transport_timer.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/retransmitter/retransmitter.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/msn_table.cpp' to the project
Execute     add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding design file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rocev2.cpp' to the project
Execute     add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-1510] Running: add_files -tb /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp -cflags -I/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build 
INFO: [HLS 200-10] Adding test bench file '/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/test_rocev2.cpp' to the project
Execute     csim_design -argv /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.out 
INFO: [HLS 200-1510] Running: csim_design -argv /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.out 
Execute       source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 31.4 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.82 seconds. CPU system time: 2.58 seconds. Elapsed time: 31.4 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 43.93 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1 opened at Tue Aug 15 18:46:28 EDT 2023
Execute     ap_set_clock -name default -period 6.4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
Execute     set_part xc7vx690t-ffg1761-2 
Execute       create_platform xc7vx690t-ffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7vx690t-ffg1761-2'
Command       create_platform done; 2.22 sec.
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.32 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name {RoCEv2 Endpoint} 
INFO: [HLS 200-1464] Running solution command: config_export -display_name {RoCEv2 Endpoint}
Execute     config_export -display_name RoCEv2 Endpoint 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -ipname=rocev2 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=rocev2
Execute     config_export -ipname=rocev2 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=ethz.systems.fpga 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=ethz.systems.fpga
Execute     config_export -vendor=ethz.systems.fpga 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=0.82 
INFO: [HLS 200-1464] Running solution command: config_export -version=0.82
Execute     config_export -version=0.82 
Command   open_solution done; 2.39 sec.
Execute   set_part xc7vx690t-ffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7vx690t-ffg1761-2 
Execute     create_platform xc7vx690t-ffg1761-2 -board  
Execute     source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 6.4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.4 -name default 
Execute   config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
Execute   config_export -display_name RoCEv2 Endpoint -format ip_catalog -ipname rocev2 -vendor ethz.systems.fpga -version 0.82 
INFO: [HLS 200-1510] Running: config_export -display_name RoCEv2 Endpoint -format ip_catalog -ipname rocev2 -vendor ethz.systems.fpga -version 0.82 
Execute   source ./rocev2_prj/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./rocev2_prj/solution1/directives.tcl
Execute     set_directive_top -name rocev2_top rocev2_top 
INFO: [HLS 200-1510] Running: set_directive_top -name rocev2_top rocev2_top 
Execute   csim_design -argv /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.out -quiet 
INFO: [HLS 200-1510] Running: csim_design -argv /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/write_read_read_large_receiver.out /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.in /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/rdma_txwriteread.out -quiet 
Execute     source /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/build/rocev2_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7vx690t-ffg1761-2 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.3 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.07 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.3 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 12.87 sec.
Execute cleanup_all 
