"F:/uni/CAD/HW4/q2/q2/src/q2.vhd" VHDL q2 1 0 0 -02
"F:/uni/CAD/HW4/q2/q2/src/TestBench/test_conv_std_logic_TB.vhd" VHDL q2 1 0 0 -02
. . 0 0 0