// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception4036[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<366>;
	.reg .b16 	%rs<249>;
	.reg .b32 	%r<3904>;
	.reg .f32 	%f<787>;
	.reg .b64 	%rd<518>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r430, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd35, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r439, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p3, %r439, 76895;
	@%p3 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd36, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r431, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r440, %r2, 768;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	or.b32  	%r441, %r440, %r1;
	add.s32 	%r442, %r441, %r4;
	mul.wide.u32 	%rd43, %r442, 4;
	add.s64 	%rd6, %rd36, %rd43;
	mov.u32 	%r443, 1;
	st.global.u32 	[%rd6], %r443;
	setp.gt.u32 	%p4, %r431, 511;
	@%p4 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r432, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p5, %r432, %r431;
	setp.gt.s32 	%p6, %r432, 1023;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r433, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r5, %r432, %r431;
	mad.lo.s32 	%r444, %r5, -1431655765, 715827872;
	shf.r.wrap.b32 	%r445, %r444, %r444, 4;
	setp.gt.u32 	%p8, %r445, 89478484;
	setp.gt.u32 	%p9, %r433, 1023;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r434, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p11, %r434, %r433;
	setp.lt.s32 	%p12, %r434, 2048;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r446, %r434, %r433;
	mul.hi.s32 	%r447, %r5, 1431655766;
	shr.u32 	%r448, %r447, 31;
	add.s32 	%r449, %r447, %r448;
	setp.eq.s32 	%p14, %r446, %r449;
	@%p14 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L258
	ld.param.u32 	%r435, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p15, %r435, 0;
	@%p15 bra 	$L__BB0_13;
// %bb.9:                               // %L260
	ld.param.u32 	%r436, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p16, %r436, %r435;
	setp.gt.s32 	%p17, %r436, 256;
	or.pred  	%p18, %p16, %p17;
	@%p18 bra 	$L__BB0_13;
// %bb.10:                              // %L270
	ld.param.u32 	%r437, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r6, %r436, %r435;
	and.b32  	%r450, %r6, 63;
	setp.ne.s32 	%p19, %r450, 0;
	setp.lt.s32 	%p20, %r437, 0;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB0_13;
// %bb.11:                              // %L276
	ld.param.u32 	%r438, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p22, %r438, %r437;
	setp.gt.s32 	%p23, %r438, 512;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_13;
// %bb.12:                              // %L286
	sub.s32 	%r451, %r438, %r437;
	and.b32  	%r452, %r451, 63;
	setp.eq.s32 	%p25, %r452, 0;
	setp.eq.s32 	%p26, %r451, %r6;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_13;
$L__BB0_200:                            // %pass162
	and.b32  	%r269, %r1, 3;
	shr.u32 	%r270, %r1, 2;
	mul.lo.s32 	%r453, %r269, %r270;
	and.b32  	%r454, %r453, 7;
	cvt.rn.f32.s32 	%f201, %r454;
	mov.f32 	%f202, 0f40800000;
	div.approx.f32 	%f169, %f201, %f202;
	abs.f32 	%f785, %f169;
	setp.lt.f32 	%p28, %f785, 0f40000000;
	setp.gtu.f32 	%p365, %f785, 0f4B800000;
	mov.f32 	%f781, %f785;
	@%p28 bra 	$L__BB0_212;
// %bb.201:
	@%p365 bra 	$L__BB0_208;
	bra.uni 	$L__BB0_202;
$L__BB0_208:
	mov.b32 	%r272, %f785;
	and.b32  	%r455, %r272, 8388607;
	or.b32  	%r3875, %r455, 1065353216;
	mov.b32 	%f780, %r3875;
	add.s32 	%r456, %r272, -1073741824;
	and.b32  	%r3876, %r456, -8388608;
	setp.eq.s32 	%p35, %r3876, 0;
	@%p35 bra 	$L__BB0_211;
// %bb.209:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f212, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f211,%f212;
	// end inline asm
$L__BB0_210:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r457, %r3876, 192937984;
	add.s32 	%r458, %r3875, %r457;
	mov.b32 	%f213, %r458;
	mul.f32 	%f214, %f211, %f213;
	sub.f32 	%f215, %f213, %f214;
	fma.rn.f32 	%f216, %f215, %f211, %f214;
	sub.f32 	%f217, %f213, %f216;
	fma.rz.f32 	%f218, %f217, %f211, %f216;
	cvt.rzi.f32.f32 	%f219, %f218;
	sub.f32 	%f780, %f213, %f219;
	sub.s32 	%r3876, %r3876, %r457;
	mov.b32 	%r3875, %f780;
	setp.ne.s32 	%p36, %r3876, 0;
	setp.ne.s32 	%p37, %r3875, 0;
	and.pred  	%p38, %p36, %p37;
	@%p38 bra 	$L__BB0_210;
$L__BB0_211:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p39, %r272, 2139095039;
	selp.f32 	%f220, 0f7FFFFFFF, 0f4B800000, %p39;
	mul.f32 	%f221, %f780, 0f34000000;
	mul.f32 	%f781, %f220, %f221;
	bra.uni 	$L__BB0_212;
$L__BB0_202:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f203, 0f40000000;
	div.approx.f32 	%f204, %f785, %f203;
	cvt.rzi.f32.f32 	%f779, %f204;
	fma.rn.f32 	%f172, %f779, 0fC0000000, %f785;
	mov.b32 	%r271, %f172;
	setp.lt.u32 	%p30, %r271, 1073741824;
	@%p30 bra 	$L__BB0_207;
// %bb.203:
	setp.lt.u32 	%p31, %r271, -2147483647;
	@%p31 bra 	$L__BB0_205;
// %bb.204:
	add.f32 	%f209, %f779, 0fBF800000;
	setp.lt.f32 	%p34, %f172, 0fC0000000;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32 	%f779, %f210, %f209, %p34;
	bra.uni 	$L__BB0_207;
$L__BB0_205:
	add.f32 	%f779, %f779, 0f3F800000;
	setp.ltu.f32 	%p32, %f172, 0f40800000;
	@%p32 bra 	$L__BB0_207;
// %bb.206:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f205, %f779, 0f3F800000;
	fma.rn.f32 	%f207, %f203, 0fC0400000, %f172;
	setp.ge.f32 	%p33, %f207, 0f00000000;
	add.f32 	%f208, %f205, 0f3F800000;
	selp.f32 	%f779, %f208, %f205, %p33;
$L__BB0_207:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f781, %f779, 0fC0000000, %f785;
$L__BB0_212:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f222, %f781;
	setp.gtu.f32 	%p40, %f222, 0f7F800000;
	mov.b32 	%r459, %f169;
	and.b32  	%r279, %r459, -2147483648;
	@%p40 bra 	$L__BB0_214;
// %bb.213:
	mov.b32 	%r460, %f781;
	or.b32  	%r461, %r279, %r460;
	mov.b32 	%f781, %r461;
$L__BB0_214:                            // %__nv_fmodf.exit
	mov.f32 	%f223, 0f00000000;
	shl.b32 	%r282, %r1, 1;
	and.b32  	%r283, %r282, 6;
	or.b32  	%r284, %r283, 1;
	setp.eq.s32 	%p48, %r283, 6;
	mov.f32 	%f729, 0f41C00000;
	mul.lo.s32 	%r3772, %r283, %r270;
	mov.f32 	%f20, %f223;
	mov.f32 	%f21, %f223;
	@%p48 bra 	$L__BB0_29;
// %bb.14:                              // %L487
	cvt.u16.u32 	%rs1, %r3772;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 13;
	mul.lo.s16 	%rs5, %rs4, 48;
	sub.s16 	%rs6, %rs1, %rs5;
	and.b16  	%rs7, %rs6, 255;
	cvt.rn.f32.u16 	%f255, %rs7;
	div.approx.f32 	%f1, %f255, %f729;
	abs.f32 	%f733, %f1;
	setp.lt.f32 	%p49, %f733, 0f40000000;
	@%p49 bra 	$L__BB0_26;
// %bb.15:
	setp.gtu.f32 	%p50, %f733, 0f4B800000;
	@%p50 bra 	$L__BB0_22;
	bra.uni 	$L__BB0_16;
$L__BB0_22:
	mov.b32 	%r8, %f733;
	and.b32  	%r477, %r8, 8388607;
	or.b32  	%r3776, %r477, 1065353216;
	mov.b32 	%f732, %r3776;
	add.s32 	%r478, %r8, -1073741824;
	and.b32  	%r3777, %r478, -8388608;
	setp.eq.s32 	%p56, %r3777, 0;
	@%p56 bra 	$L__BB0_25;
// %bb.23:                              // %__nv_fmaf_rn.exit4.i.i.i1017.preheader
	mov.f32 	%f266, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f265,%f266;
	// end inline asm
$L__BB0_24:                             // %__nv_fmaf_rn.exit4.i.i.i1017
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r479, %r3777, 192937984;
	add.s32 	%r480, %r3776, %r479;
	mov.b32 	%f267, %r480;
	mul.f32 	%f268, %f265, %f267;
	sub.f32 	%f269, %f267, %f268;
	fma.rn.f32 	%f270, %f269, %f265, %f268;
	sub.f32 	%f271, %f267, %f270;
	fma.rz.f32 	%f272, %f271, %f265, %f270;
	cvt.rzi.f32.f32 	%f273, %f272;
	sub.f32 	%f732, %f267, %f273;
	sub.s32 	%r3777, %r3777, %r479;
	mov.b32 	%r3776, %f732;
	setp.ne.s32 	%p57, %r3777, 0;
	setp.ne.s32 	%p58, %r3776, 0;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_24;
$L__BB0_25:                             // %__internal_fmodf_slowpath_mod.exit.i.i1019
	setp.gt.u32 	%p60, %r8, 2139095039;
	selp.f32 	%f274, 0f7FFFFFFF, 0f4B800000, %p60;
	mul.f32 	%f275, %f732, 0f34000000;
	mul.f32 	%f733, %f274, %f275;
	bra.uni 	$L__BB0_26;
$L__BB0_16:                             // %__nv_fast_fdividef.exit.i.i.i996
	mov.f32 	%f257, 0f40000000;
	div.approx.f32 	%f258, %f733, %f257;
	cvt.rzi.f32.f32 	%f731, %f258;
	fma.rn.f32 	%f4, %f731, 0fC0000000, %f733;
	mov.b32 	%r7, %f4;
	setp.lt.u32 	%p51, %r7, 1073741824;
	@%p51 bra 	$L__BB0_21;
// %bb.17:
	setp.lt.u32 	%p52, %r7, -2147483647;
	@%p52 bra 	$L__BB0_19;
// %bb.18:
	add.f32 	%f263, %f731, 0fBF800000;
	setp.lt.f32 	%p55, %f4, 0fC0000000;
	add.f32 	%f264, %f263, 0fBF800000;
	selp.f32 	%f731, %f264, %f263, %p55;
	bra.uni 	$L__BB0_21;
$L__BB0_19:
	add.f32 	%f731, %f731, 0f3F800000;
	setp.ltu.f32 	%p53, %f4, 0f40800000;
	@%p53 bra 	$L__BB0_21;
// %bb.20:                              // %__nv_fmaf_rn.exit.i.i.i1000
	add.f32 	%f259, %f731, 0f3F800000;
	fma.rn.f32 	%f261, %f257, 0fC0400000, %f4;
	setp.ge.f32 	%p54, %f261, 0f00000000;
	add.f32 	%f262, %f259, 0f3F800000;
	selp.f32 	%f731, %f262, %f259, %p54;
$L__BB0_21:                             // %__internal_fmodf_fastpath_quot.exit.i.i1003
	fma.rn.f32 	%f733, %f731, 0fC0000000, %f733;
$L__BB0_26:                             // %__internal_fmodf_kernel.exit.i1022
	abs.f32 	%f276, %f733;
	setp.gtu.f32 	%p61, %f276, 0f7F800000;
	@%p61 bra 	$L__BB0_28;
// %bb.27:
	mov.b32 	%r481, %f1;
	and.b32  	%r482, %r481, -2147483648;
	mov.b32 	%r483, %f733;
	or.b32  	%r484, %r482, %r483;
	mov.b32 	%f733, %r484;
$L__BB0_28:                             // %__nv_fmodf.exit1023
	add.f32 	%f277, %f733, %f733;
	mov.b32 	%r485, %f277;
	and.b32  	%r486, %r485, -2147483648;
	or.b32  	%r487, %r486, 1056964608;
	mov.b32 	%f278, %r487;
	add.f32 	%f279, %f277, %f278;
	cvt.rzi.f32.f32 	%f280, %f279;
	abs.f32 	%f281, %f277;
	setp.gt.f32 	%p62, %f281, 0f4B000000;
	selp.f32 	%f282, %f277, %f280, %p62;
	cvt.rzi.f32.f32 	%f283, %f277;
	setp.lt.f32 	%p63, %f281, 0f3F000000;
	selp.f32 	%f284, %f283, %f282, %p63;
	cvt.rzi.s32.f32 	%r488, %f284;
	fma.rn.f32 	%f285, %f284, 0fBF000000, %f733;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f286, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f288, %f286, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f289, %f287, %f286, 0fC0A55DF6;
	fma.rn.f32 	%f290, %f288, %f286, 0f4081E0CF;
	fma.rn.f32 	%f291, %f286, %f285, 0f00000000;
	fma.rn.f32 	%f292, %f290, %f286, 0fC09DE9E6;
	fma.rn.f32 	%f293, %f289, %f291, 0f00000000;
	fma.rn.f32 	%f294, %f292, %f286, 0f3F800000;
	fma.rn.f32 	%f295, %f285, 0f40490FDB, %f293;
	and.b32  	%r489, %r488, 1;
	setp.eq.b32 	%p64, %r489, 1;
	selp.f32 	%f296, %f294, %f295, %p64;
	selp.f32 	%f297, %f295, %f294, %p64;
	and.b32  	%r490, %r488, 2;
	setp.eq.s32 	%p65, %r490, 0;
	neg.f32 	%f298, %f296;
	selp.f32 	%f299, %f296, %f298, %p65;
	add.s32 	%r491, %r488, 1;
	and.b32  	%r492, %r491, 2;
	setp.eq.s32 	%p66, %r492, 0;
	mov.f32 	%f300, 0f00000000;
	sub.f32 	%f301, %f300, %f297;
	selp.f32 	%f302, %f297, %f301, %p66;
	cvt.rzi.f32.f32 	%f303, %f733;
	setp.eq.f32 	%p67, %f303, %f733;
	mul.f32 	%f304, %f733, 0f00000000;
	selp.f32 	%f21, %f304, %f299, %p67;
	abs.f32 	%f305, %f733;
	setp.gt.f32 	%p68, %f305, 0f4B800000;
	add.f32 	%f306, %f21, 0f3F800000;
	selp.f32 	%f20, %f306, %f302, %p68;
$L__BB0_29:                             // %L521
	setp.gt.u32 	%p69, %r284, 5;
	mul.lo.s32 	%r3773, %r284, %r270;
	mov.f32 	%f41, %f223;
	mov.f32 	%f42, %f223;
	@%p69 bra 	$L__BB0_45;
// %bb.30:                              // %L525
	mul.hi.u32 	%r494, %r3773, -1431655765;
	shr.u32 	%r495, %r494, 5;
	mul.lo.s32 	%r496, %r495, 48;
	sub.s32 	%r497, %r3773, %r496;
	cvt.rn.f32.s32 	%f308, %r497;
	div.approx.f32 	%f22, %f308, %f729;
	abs.f32 	%f739, %f22;
	setp.lt.f32 	%p70, %f739, 0f40000000;
	@%p70 bra 	$L__BB0_42;
// %bb.31:
	setp.gtu.f32 	%p71, %f739, 0f4B800000;
	@%p71 bra 	$L__BB0_38;
	bra.uni 	$L__BB0_32;
$L__BB0_38:
	mov.b32 	%r16, %f739;
	and.b32  	%r498, %r16, 8388607;
	or.b32  	%r3778, %r498, 1065353216;
	mov.b32 	%f738, %r3778;
	add.s32 	%r499, %r16, -1073741824;
	and.b32  	%r3779, %r499, -8388608;
	setp.eq.s32 	%p77, %r3779, 0;
	@%p77 bra 	$L__BB0_41;
// %bb.39:                              // %__nv_fmaf_rn.exit4.i.i.i1048.preheader
	mov.f32 	%f319, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// end inline asm
$L__BB0_40:                             // %__nv_fmaf_rn.exit4.i.i.i1048
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r500, %r3779, 192937984;
	add.s32 	%r501, %r3778, %r500;
	mov.b32 	%f320, %r501;
	mul.f32 	%f321, %f318, %f320;
	sub.f32 	%f322, %f320, %f321;
	fma.rn.f32 	%f323, %f322, %f318, %f321;
	sub.f32 	%f324, %f320, %f323;
	fma.rz.f32 	%f325, %f324, %f318, %f323;
	cvt.rzi.f32.f32 	%f326, %f325;
	sub.f32 	%f738, %f320, %f326;
	sub.s32 	%r3779, %r3779, %r500;
	mov.b32 	%r3778, %f738;
	setp.ne.s32 	%p78, %r3779, 0;
	setp.ne.s32 	%p79, %r3778, 0;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	$L__BB0_40;
$L__BB0_41:                             // %__internal_fmodf_slowpath_mod.exit.i.i1050
	setp.gt.u32 	%p81, %r16, 2139095039;
	selp.f32 	%f327, 0f7FFFFFFF, 0f4B800000, %p81;
	mul.f32 	%f328, %f738, 0f34000000;
	mul.f32 	%f739, %f327, %f328;
	bra.uni 	$L__BB0_42;
$L__BB0_32:                             // %__nv_fast_fdividef.exit.i.i.i1027
	mov.f32 	%f310, 0f40000000;
	div.approx.f32 	%f311, %f739, %f310;
	cvt.rzi.f32.f32 	%f737, %f311;
	fma.rn.f32 	%f25, %f737, 0fC0000000, %f739;
	mov.b32 	%r15, %f25;
	setp.lt.u32 	%p72, %r15, 1073741824;
	@%p72 bra 	$L__BB0_37;
// %bb.33:
	setp.lt.u32 	%p73, %r15, -2147483647;
	@%p73 bra 	$L__BB0_35;
// %bb.34:
	add.f32 	%f316, %f737, 0fBF800000;
	setp.lt.f32 	%p76, %f25, 0fC0000000;
	add.f32 	%f317, %f316, 0fBF800000;
	selp.f32 	%f737, %f317, %f316, %p76;
	bra.uni 	$L__BB0_37;
$L__BB0_35:
	add.f32 	%f737, %f737, 0f3F800000;
	setp.ltu.f32 	%p74, %f25, 0f40800000;
	@%p74 bra 	$L__BB0_37;
// %bb.36:                              // %__nv_fmaf_rn.exit.i.i.i1031
	add.f32 	%f312, %f737, 0f3F800000;
	fma.rn.f32 	%f314, %f310, 0fC0400000, %f25;
	setp.ge.f32 	%p75, %f314, 0f00000000;
	add.f32 	%f315, %f312, 0f3F800000;
	selp.f32 	%f737, %f315, %f312, %p75;
$L__BB0_37:                             // %__internal_fmodf_fastpath_quot.exit.i.i1034
	fma.rn.f32 	%f739, %f737, 0fC0000000, %f739;
$L__BB0_42:                             // %__internal_fmodf_kernel.exit.i1053
	abs.f32 	%f329, %f739;
	setp.gtu.f32 	%p82, %f329, 0f7F800000;
	@%p82 bra 	$L__BB0_44;
// %bb.43:
	mov.b32 	%r502, %f22;
	and.b32  	%r503, %r502, -2147483648;
	mov.b32 	%r504, %f739;
	or.b32  	%r505, %r503, %r504;
	mov.b32 	%f739, %r505;
$L__BB0_44:                             // %__nv_fmodf.exit1054
	add.f32 	%f330, %f739, %f739;
	mov.b32 	%r506, %f330;
	and.b32  	%r507, %r506, -2147483648;
	or.b32  	%r508, %r507, 1056964608;
	mov.b32 	%f331, %r508;
	add.f32 	%f332, %f330, %f331;
	cvt.rzi.f32.f32 	%f333, %f332;
	abs.f32 	%f334, %f330;
	setp.gt.f32 	%p83, %f334, 0f4B000000;
	selp.f32 	%f335, %f330, %f333, %p83;
	cvt.rzi.f32.f32 	%f336, %f330;
	setp.lt.f32 	%p84, %f334, 0f3F000000;
	selp.f32 	%f337, %f336, %f335, %p84;
	cvt.rzi.s32.f32 	%r509, %f337;
	fma.rn.f32 	%f338, %f337, 0fBF000000, %f739;
	mul.f32 	%f339, %f338, %f338;
	fma.rn.f32 	%f340, %f339, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f341, %f339, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f342, %f340, %f339, 0fC0A55DF6;
	fma.rn.f32 	%f343, %f341, %f339, 0f4081E0CF;
	fma.rn.f32 	%f344, %f339, %f338, 0f00000000;
	fma.rn.f32 	%f345, %f343, %f339, 0fC09DE9E6;
	fma.rn.f32 	%f346, %f342, %f344, 0f00000000;
	fma.rn.f32 	%f347, %f345, %f339, 0f3F800000;
	fma.rn.f32 	%f348, %f338, 0f40490FDB, %f346;
	and.b32  	%r510, %r509, 1;
	setp.eq.b32 	%p85, %r510, 1;
	selp.f32 	%f349, %f347, %f348, %p85;
	selp.f32 	%f350, %f348, %f347, %p85;
	and.b32  	%r511, %r509, 2;
	setp.eq.s32 	%p86, %r511, 0;
	neg.f32 	%f351, %f349;
	selp.f32 	%f352, %f349, %f351, %p86;
	add.s32 	%r512, %r509, 1;
	and.b32  	%r513, %r512, 2;
	setp.eq.s32 	%p87, %r513, 0;
	mov.f32 	%f353, 0f00000000;
	sub.f32 	%f354, %f353, %f350;
	selp.f32 	%f355, %f350, %f354, %p87;
	cvt.rzi.f32.f32 	%f356, %f739;
	setp.eq.f32 	%p88, %f356, %f739;
	mul.f32 	%f357, %f739, 0f00000000;
	selp.f32 	%f42, %f357, %f352, %p88;
	abs.f32 	%f358, %f739;
	setp.gt.f32 	%p89, %f358, 0f4B800000;
	add.f32 	%f359, %f42, 0f3F800000;
	selp.f32 	%f41, %f359, %f355, %p89;
$L__BB0_45:                             // %L559
	setp.gt.u32 	%p91, %r1, 23;
	or.pred  	%p1, %p48, %p91;
	mov.f32 	%f730, 0f40400000;
	mov.f32 	%f62, %f223;
	mov.f32 	%f63, %f223;
	@%p1 bra 	$L__BB0_61;
// %bb.46:                              // %L597
	cvt.u16.u32 	%rs8, %r3772;
	and.b16  	%rs9, %rs8, 255;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 10;
	mul.lo.s16 	%rs12, %rs11, 6;
	sub.s16 	%rs13, %rs8, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f361, %rs14;
	div.approx.f32 	%f43, %f361, %f730;
	abs.f32 	%f745, %f43;
	setp.lt.f32 	%p92, %f745, 0f40000000;
	@%p92 bra 	$L__BB0_58;
// %bb.47:
	setp.gtu.f32 	%p93, %f745, 0f4B800000;
	@%p93 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_48;
$L__BB0_54:
	mov.b32 	%r26, %f745;
	and.b32  	%r521, %r26, 8388607;
	or.b32  	%r3780, %r521, 1065353216;
	mov.b32 	%f744, %r3780;
	add.s32 	%r522, %r26, -1073741824;
	and.b32  	%r3781, %r522, -8388608;
	setp.eq.s32 	%p99, %r3781, 0;
	@%p99 bra 	$L__BB0_57;
// %bb.55:                              // %__nv_fmaf_rn.exit4.i.i.i1079.preheader
	mov.f32 	%f372, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f371,%f372;
	// end inline asm
$L__BB0_56:                             // %__nv_fmaf_rn.exit4.i.i.i1079
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r523, %r3781, 192937984;
	add.s32 	%r524, %r3780, %r523;
	mov.b32 	%f373, %r524;
	mul.f32 	%f374, %f371, %f373;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f375, %f371, %f374;
	sub.f32 	%f377, %f373, %f376;
	fma.rz.f32 	%f378, %f377, %f371, %f376;
	cvt.rzi.f32.f32 	%f379, %f378;
	sub.f32 	%f744, %f373, %f379;
	sub.s32 	%r3781, %r3781, %r523;
	mov.b32 	%r3780, %f744;
	setp.ne.s32 	%p100, %r3781, 0;
	setp.ne.s32 	%p101, %r3780, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_56;
$L__BB0_57:                             // %__internal_fmodf_slowpath_mod.exit.i.i1081
	setp.gt.u32 	%p103, %r26, 2139095039;
	selp.f32 	%f380, 0f7FFFFFFF, 0f4B800000, %p103;
	mul.f32 	%f381, %f744, 0f34000000;
	mul.f32 	%f745, %f380, %f381;
	bra.uni 	$L__BB0_58;
$L__BB0_48:                             // %__nv_fast_fdividef.exit.i.i.i1058
	mov.f32 	%f363, 0f40000000;
	div.approx.f32 	%f364, %f745, %f363;
	cvt.rzi.f32.f32 	%f743, %f364;
	fma.rn.f32 	%f46, %f743, 0fC0000000, %f745;
	mov.b32 	%r25, %f46;
	setp.lt.u32 	%p94, %r25, 1073741824;
	@%p94 bra 	$L__BB0_53;
// %bb.49:
	setp.lt.u32 	%p95, %r25, -2147483647;
	@%p95 bra 	$L__BB0_51;
// %bb.50:
	add.f32 	%f369, %f743, 0fBF800000;
	setp.lt.f32 	%p98, %f46, 0fC0000000;
	add.f32 	%f370, %f369, 0fBF800000;
	selp.f32 	%f743, %f370, %f369, %p98;
	bra.uni 	$L__BB0_53;
$L__BB0_51:
	add.f32 	%f743, %f743, 0f3F800000;
	setp.ltu.f32 	%p96, %f46, 0f40800000;
	@%p96 bra 	$L__BB0_53;
// %bb.52:                              // %__nv_fmaf_rn.exit.i.i.i1062
	add.f32 	%f365, %f743, 0f3F800000;
	fma.rn.f32 	%f367, %f363, 0fC0400000, %f46;
	setp.ge.f32 	%p97, %f367, 0f00000000;
	add.f32 	%f368, %f365, 0f3F800000;
	selp.f32 	%f743, %f368, %f365, %p97;
$L__BB0_53:                             // %__internal_fmodf_fastpath_quot.exit.i.i1065
	fma.rn.f32 	%f745, %f743, 0fC0000000, %f745;
$L__BB0_58:                             // %__internal_fmodf_kernel.exit.i1084
	abs.f32 	%f382, %f745;
	setp.gtu.f32 	%p104, %f382, 0f7F800000;
	@%p104 bra 	$L__BB0_60;
// %bb.59:
	mov.b32 	%r525, %f43;
	and.b32  	%r526, %r525, -2147483648;
	mov.b32 	%r527, %f745;
	or.b32  	%r528, %r526, %r527;
	mov.b32 	%f745, %r528;
$L__BB0_60:                             // %__nv_fmodf.exit1085
	add.f32 	%f383, %f745, %f745;
	mov.b32 	%r529, %f383;
	and.b32  	%r530, %r529, -2147483648;
	or.b32  	%r531, %r530, 1056964608;
	mov.b32 	%f384, %r531;
	add.f32 	%f385, %f383, %f384;
	cvt.rzi.f32.f32 	%f386, %f385;
	abs.f32 	%f387, %f383;
	setp.gt.f32 	%p105, %f387, 0f4B000000;
	selp.f32 	%f388, %f383, %f386, %p105;
	cvt.rzi.f32.f32 	%f389, %f383;
	setp.lt.f32 	%p106, %f387, 0f3F000000;
	selp.f32 	%f390, %f389, %f388, %p106;
	cvt.rzi.s32.f32 	%r532, %f390;
	fma.rn.f32 	%f391, %f390, 0fBF000000, %f745;
	mul.f32 	%f392, %f391, %f391;
	fma.rn.f32 	%f393, %f392, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f394, %f392, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f393, %f392, 0fC0A55DF6;
	fma.rn.f32 	%f396, %f394, %f392, 0f4081E0CF;
	fma.rn.f32 	%f397, %f392, %f391, 0f00000000;
	fma.rn.f32 	%f398, %f396, %f392, 0fC09DE9E6;
	fma.rn.f32 	%f399, %f395, %f397, 0f00000000;
	fma.rn.f32 	%f400, %f398, %f392, 0f3F800000;
	fma.rn.f32 	%f401, %f391, 0f40490FDB, %f399;
	and.b32  	%r533, %r532, 1;
	setp.eq.b32 	%p107, %r533, 1;
	selp.f32 	%f402, %f400, %f401, %p107;
	selp.f32 	%f403, %f401, %f400, %p107;
	and.b32  	%r534, %r532, 2;
	setp.eq.s32 	%p108, %r534, 0;
	neg.f32 	%f404, %f402;
	selp.f32 	%f405, %f402, %f404, %p108;
	add.s32 	%r535, %r532, 1;
	and.b32  	%r536, %r535, 2;
	setp.eq.s32 	%p109, %r536, 0;
	mov.f32 	%f406, 0f00000000;
	sub.f32 	%f407, %f406, %f403;
	selp.f32 	%f408, %f403, %f407, %p109;
	cvt.rzi.f32.f32 	%f409, %f745;
	setp.eq.f32 	%p110, %f409, %f745;
	mul.f32 	%f410, %f745, 0f00000000;
	selp.f32 	%f63, %f410, %f405, %p110;
	abs.f32 	%f411, %f745;
	setp.gt.f32 	%p111, %f411, 0f4B800000;
	add.f32 	%f412, %f63, 0f3F800000;
	selp.f32 	%f62, %f412, %f408, %p111;
$L__BB0_61:                             // %L631
	or.pred  	%p2, %p69, %p91;
	mov.f32 	%f83, %f223;
	mov.f32 	%f84, %f223;
	@%p2 bra 	$L__BB0_77;
// %bb.62:                              // %L639
	mul.hi.u32 	%r538, %r3773, -1431655765;
	shr.u32 	%r539, %r538, 2;
	mul.lo.s32 	%r540, %r539, 6;
	sub.s32 	%r541, %r3773, %r540;
	cvt.rn.f32.s32 	%f414, %r541;
	div.approx.f32 	%f64, %f414, %f730;
	abs.f32 	%f751, %f64;
	setp.lt.f32 	%p114, %f751, 0f40000000;
	@%p114 bra 	$L__BB0_74;
// %bb.63:
	setp.gtu.f32 	%p115, %f751, 0f4B800000;
	@%p115 bra 	$L__BB0_70;
	bra.uni 	$L__BB0_64;
$L__BB0_70:
	mov.b32 	%r34, %f751;
	and.b32  	%r542, %r34, 8388607;
	or.b32  	%r3782, %r542, 1065353216;
	mov.b32 	%f750, %r3782;
	add.s32 	%r543, %r34, -1073741824;
	and.b32  	%r3783, %r543, -8388608;
	setp.eq.s32 	%p121, %r3783, 0;
	@%p121 bra 	$L__BB0_73;
// %bb.71:                              // %__nv_fmaf_rn.exit4.i.i.i1110.preheader
	mov.f32 	%f425, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f424,%f425;
	// end inline asm
$L__BB0_72:                             // %__nv_fmaf_rn.exit4.i.i.i1110
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r544, %r3783, 192937984;
	add.s32 	%r545, %r3782, %r544;
	mov.b32 	%f426, %r545;
	mul.f32 	%f427, %f424, %f426;
	sub.f32 	%f428, %f426, %f427;
	fma.rn.f32 	%f429, %f428, %f424, %f427;
	sub.f32 	%f430, %f426, %f429;
	fma.rz.f32 	%f431, %f430, %f424, %f429;
	cvt.rzi.f32.f32 	%f432, %f431;
	sub.f32 	%f750, %f426, %f432;
	sub.s32 	%r3783, %r3783, %r544;
	mov.b32 	%r3782, %f750;
	setp.ne.s32 	%p122, %r3783, 0;
	setp.ne.s32 	%p123, %r3782, 0;
	and.pred  	%p124, %p122, %p123;
	@%p124 bra 	$L__BB0_72;
$L__BB0_73:                             // %__internal_fmodf_slowpath_mod.exit.i.i1112
	setp.gt.u32 	%p125, %r34, 2139095039;
	selp.f32 	%f433, 0f7FFFFFFF, 0f4B800000, %p125;
	mul.f32 	%f434, %f750, 0f34000000;
	mul.f32 	%f751, %f433, %f434;
	bra.uni 	$L__BB0_74;
$L__BB0_64:                             // %__nv_fast_fdividef.exit.i.i.i1089
	mov.f32 	%f416, 0f40000000;
	div.approx.f32 	%f417, %f751, %f416;
	cvt.rzi.f32.f32 	%f749, %f417;
	fma.rn.f32 	%f67, %f749, 0fC0000000, %f751;
	mov.b32 	%r33, %f67;
	setp.lt.u32 	%p116, %r33, 1073741824;
	@%p116 bra 	$L__BB0_69;
// %bb.65:
	setp.lt.u32 	%p117, %r33, -2147483647;
	@%p117 bra 	$L__BB0_67;
// %bb.66:
	add.f32 	%f422, %f749, 0fBF800000;
	setp.lt.f32 	%p120, %f67, 0fC0000000;
	add.f32 	%f423, %f422, 0fBF800000;
	selp.f32 	%f749, %f423, %f422, %p120;
	bra.uni 	$L__BB0_69;
$L__BB0_67:
	add.f32 	%f749, %f749, 0f3F800000;
	setp.ltu.f32 	%p118, %f67, 0f40800000;
	@%p118 bra 	$L__BB0_69;
// %bb.68:                              // %__nv_fmaf_rn.exit.i.i.i1093
	add.f32 	%f418, %f749, 0f3F800000;
	fma.rn.f32 	%f420, %f416, 0fC0400000, %f67;
	setp.ge.f32 	%p119, %f420, 0f00000000;
	add.f32 	%f421, %f418, 0f3F800000;
	selp.f32 	%f749, %f421, %f418, %p119;
$L__BB0_69:                             // %__internal_fmodf_fastpath_quot.exit.i.i1096
	fma.rn.f32 	%f751, %f749, 0fC0000000, %f751;
$L__BB0_74:                             // %__internal_fmodf_kernel.exit.i1115
	abs.f32 	%f435, %f751;
	setp.gtu.f32 	%p126, %f435, 0f7F800000;
	@%p126 bra 	$L__BB0_76;
// %bb.75:
	mov.b32 	%r546, %f64;
	and.b32  	%r547, %r546, -2147483648;
	mov.b32 	%r548, %f751;
	or.b32  	%r549, %r547, %r548;
	mov.b32 	%f751, %r549;
$L__BB0_76:                             // %__nv_fmodf.exit1116
	add.f32 	%f436, %f751, %f751;
	mov.b32 	%r550, %f436;
	and.b32  	%r551, %r550, -2147483648;
	or.b32  	%r552, %r551, 1056964608;
	mov.b32 	%f437, %r552;
	add.f32 	%f438, %f436, %f437;
	cvt.rzi.f32.f32 	%f439, %f438;
	abs.f32 	%f440, %f436;
	setp.gt.f32 	%p127, %f440, 0f4B000000;
	selp.f32 	%f441, %f436, %f439, %p127;
	cvt.rzi.f32.f32 	%f442, %f436;
	setp.lt.f32 	%p128, %f440, 0f3F000000;
	selp.f32 	%f443, %f442, %f441, %p128;
	cvt.rzi.s32.f32 	%r553, %f443;
	fma.rn.f32 	%f444, %f443, 0fBF000000, %f751;
	mul.f32 	%f445, %f444, %f444;
	fma.rn.f32 	%f446, %f445, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f447, %f445, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f448, %f446, %f445, 0fC0A55DF6;
	fma.rn.f32 	%f449, %f447, %f445, 0f4081E0CF;
	fma.rn.f32 	%f450, %f445, %f444, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f445, 0fC09DE9E6;
	fma.rn.f32 	%f452, %f448, %f450, 0f00000000;
	fma.rn.f32 	%f453, %f451, %f445, 0f3F800000;
	fma.rn.f32 	%f454, %f444, 0f40490FDB, %f452;
	and.b32  	%r554, %r553, 1;
	setp.eq.b32 	%p129, %r554, 1;
	selp.f32 	%f455, %f453, %f454, %p129;
	selp.f32 	%f456, %f454, %f453, %p129;
	and.b32  	%r555, %r553, 2;
	setp.eq.s32 	%p130, %r555, 0;
	neg.f32 	%f457, %f455;
	selp.f32 	%f458, %f455, %f457, %p130;
	add.s32 	%r556, %r553, 1;
	and.b32  	%r557, %r556, 2;
	setp.eq.s32 	%p131, %r557, 0;
	mov.f32 	%f459, 0f00000000;
	sub.f32 	%f460, %f459, %f456;
	selp.f32 	%f461, %f456, %f460, %p131;
	cvt.rzi.f32.f32 	%f462, %f751;
	setp.eq.f32 	%p132, %f462, %f751;
	mul.f32 	%f463, %f751, 0f00000000;
	selp.f32 	%f84, %f463, %f458, %p132;
	abs.f32 	%f464, %f751;
	setp.gt.f32 	%p133, %f464, 0f4B800000;
	add.f32 	%f465, %f84, 0f3F800000;
	selp.f32 	%f83, %f465, %f461, %p133;
$L__BB0_77:                             // %L673
	@%p28 bra 	$L__BB0_222;
// %bb.78:
	@%p365 bra 	$L__BB0_218;
	bra.uni 	$L__BB0_79;
$L__BB0_218:
	mov.b32 	%r286, %f785;
	and.b32  	%r570, %r286, 8388607;
	or.b32  	%r3877, %r570, 1065353216;
	mov.b32 	%f784, %r3877;
	add.s32 	%r571, %r286, -1073741824;
	and.b32  	%r3878, %r571, -8388608;
	setp.eq.s32 	%p141, %r3878, 0;
	@%p141 bra 	$L__BB0_221;
// %bb.219:                             // %__nv_fmaf_rn.exit4.i.i.i1141.preheader
	mov.f32 	%f475, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f474,%f475;
	// end inline asm
$L__BB0_220:                            // %__nv_fmaf_rn.exit4.i.i.i1141
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r572, %r3878, 192937984;
	add.s32 	%r573, %r3877, %r572;
	mov.b32 	%f476, %r573;
	mul.f32 	%f477, %f474, %f476;
	sub.f32 	%f478, %f476, %f477;
	fma.rn.f32 	%f479, %f478, %f474, %f477;
	sub.f32 	%f480, %f476, %f479;
	fma.rz.f32 	%f481, %f480, %f474, %f479;
	cvt.rzi.f32.f32 	%f482, %f481;
	sub.f32 	%f784, %f476, %f482;
	sub.s32 	%r3878, %r3878, %r572;
	mov.b32 	%r3877, %f784;
	setp.ne.s32 	%p142, %r3878, 0;
	setp.ne.s32 	%p143, %r3877, 0;
	and.pred  	%p144, %p142, %p143;
	@%p144 bra 	$L__BB0_220;
$L__BB0_221:                            // %__internal_fmodf_slowpath_mod.exit.i.i1143
	setp.gt.u32 	%p145, %r286, 2139095039;
	selp.f32 	%f483, 0f7FFFFFFF, 0f4B800000, %p145;
	mul.f32 	%f484, %f784, 0f34000000;
	mul.f32 	%f785, %f483, %f484;
	bra.uni 	$L__BB0_222;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i1120
	mov.f32 	%f466, 0f40000000;
	div.approx.f32 	%f467, %f785, %f466;
	cvt.rzi.f32.f32 	%f783, %f467;
	fma.rn.f32 	%f187, %f783, 0fC0000000, %f785;
	mov.b32 	%r285, %f187;
	setp.lt.u32 	%p136, %r285, 1073741824;
	@%p136 bra 	$L__BB0_217;
// %bb.80:
	setp.lt.u32 	%p137, %r285, -2147483647;
	@%p137 bra 	$L__BB0_215;
// %bb.81:
	add.f32 	%f472, %f783, 0fBF800000;
	setp.lt.f32 	%p140, %f187, 0fC0000000;
	add.f32 	%f473, %f472, 0fBF800000;
	selp.f32 	%f783, %f473, %f472, %p140;
	bra.uni 	$L__BB0_217;
$L__BB0_215:
	add.f32 	%f783, %f783, 0f3F800000;
	setp.ltu.f32 	%p138, %f187, 0f40800000;
	@%p138 bra 	$L__BB0_217;
// %bb.216:                             // %__nv_fmaf_rn.exit.i.i.i1124
	add.f32 	%f468, %f783, 0f3F800000;
	fma.rn.f32 	%f470, %f466, 0fC0400000, %f187;
	setp.ge.f32 	%p139, %f470, 0f00000000;
	add.f32 	%f471, %f468, 0f3F800000;
	selp.f32 	%f783, %f471, %f468, %p139;
$L__BB0_217:                            // %__internal_fmodf_fastpath_quot.exit.i.i1127
	fma.rn.f32 	%f785, %f783, 0fC0000000, %f785;
$L__BB0_222:                            // %__internal_fmodf_kernel.exit.i1146
	abs.f32 	%f485, %f785;
	setp.gtu.f32 	%p146, %f485, 0f7F800000;
	@%p146 bra 	$L__BB0_224;
// %bb.223:
	mov.b32 	%r574, %f785;
	or.b32  	%r575, %r279, %r574;
	mov.b32 	%f785, %r575;
$L__BB0_224:                            // %__nv_fmodf.exit1147
	mov.f32 	%f486, 0f00000000;
	mov.f32 	%f104, %f486;
	mov.f32 	%f105, %f486;
	@%p48 bra 	$L__BB0_97;
// %bb.82:                              // %L775
	cvt.u16.u32 	%rs15, %r3772;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 13;
	mul.lo.s16 	%rs19, %rs18, 48;
	sub.s16 	%rs20, %rs15, %rs19;
	and.b16  	%rs21, %rs20, 255;
	cvt.rn.f32.u16 	%f518, %rs21;
	div.approx.f32 	%f85, %f518, %f729;
	abs.f32 	%f757, %f85;
	setp.lt.f32 	%p155, %f757, 0f40000000;
	@%p155 bra 	$L__BB0_94;
// %bb.83:
	setp.gtu.f32 	%p156, %f757, 0f4B800000;
	@%p156 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_84;
$L__BB0_90:
	mov.b32 	%r46, %f757;
	and.b32  	%r591, %r46, 8388607;
	or.b32  	%r3784, %r591, 1065353216;
	mov.b32 	%f756, %r3784;
	add.s32 	%r592, %r46, -1073741824;
	and.b32  	%r3785, %r592, -8388608;
	setp.eq.s32 	%p162, %r3785, 0;
	@%p162 bra 	$L__BB0_93;
// %bb.91:                              // %__nv_fmaf_rn.exit4.i.i.i1172.preheader
	mov.f32 	%f529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f528,%f529;
	// end inline asm
$L__BB0_92:                             // %__nv_fmaf_rn.exit4.i.i.i1172
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r593, %r3785, 192937984;
	add.s32 	%r594, %r3784, %r593;
	mov.b32 	%f530, %r594;
	mul.f32 	%f531, %f528, %f530;
	sub.f32 	%f532, %f530, %f531;
	fma.rn.f32 	%f533, %f532, %f528, %f531;
	sub.f32 	%f534, %f530, %f533;
	fma.rz.f32 	%f535, %f534, %f528, %f533;
	cvt.rzi.f32.f32 	%f536, %f535;
	sub.f32 	%f756, %f530, %f536;
	sub.s32 	%r3785, %r3785, %r593;
	mov.b32 	%r3784, %f756;
	setp.ne.s32 	%p163, %r3785, 0;
	setp.ne.s32 	%p164, %r3784, 0;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB0_92;
$L__BB0_93:                             // %__internal_fmodf_slowpath_mod.exit.i.i1174
	setp.gt.u32 	%p166, %r46, 2139095039;
	selp.f32 	%f537, 0f7FFFFFFF, 0f4B800000, %p166;
	mul.f32 	%f538, %f756, 0f34000000;
	mul.f32 	%f757, %f537, %f538;
	bra.uni 	$L__BB0_94;
$L__BB0_84:                             // %__nv_fast_fdividef.exit.i.i.i1151
	mov.f32 	%f520, 0f40000000;
	div.approx.f32 	%f521, %f757, %f520;
	cvt.rzi.f32.f32 	%f755, %f521;
	fma.rn.f32 	%f88, %f755, 0fC0000000, %f757;
	mov.b32 	%r45, %f88;
	setp.lt.u32 	%p157, %r45, 1073741824;
	@%p157 bra 	$L__BB0_89;
// %bb.85:
	setp.lt.u32 	%p158, %r45, -2147483647;
	@%p158 bra 	$L__BB0_87;
// %bb.86:
	add.f32 	%f526, %f755, 0fBF800000;
	setp.lt.f32 	%p161, %f88, 0fC0000000;
	add.f32 	%f527, %f526, 0fBF800000;
	selp.f32 	%f755, %f527, %f526, %p161;
	bra.uni 	$L__BB0_89;
$L__BB0_87:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p159, %f88, 0f40800000;
	@%p159 bra 	$L__BB0_89;
// %bb.88:                              // %__nv_fmaf_rn.exit.i.i.i1155
	add.f32 	%f522, %f755, 0f3F800000;
	fma.rn.f32 	%f524, %f520, 0fC0400000, %f88;
	setp.ge.f32 	%p160, %f524, 0f00000000;
	add.f32 	%f525, %f522, 0f3F800000;
	selp.f32 	%f755, %f525, %f522, %p160;
$L__BB0_89:                             // %__internal_fmodf_fastpath_quot.exit.i.i1158
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_94:                             // %__internal_fmodf_kernel.exit.i1177
	abs.f32 	%f539, %f757;
	setp.gtu.f32 	%p167, %f539, 0f7F800000;
	@%p167 bra 	$L__BB0_96;
// %bb.95:
	mov.b32 	%r595, %f85;
	and.b32  	%r596, %r595, -2147483648;
	mov.b32 	%r597, %f757;
	or.b32  	%r598, %r596, %r597;
	mov.b32 	%f757, %r598;
$L__BB0_96:                             // %__nv_fmodf.exit1178
	add.f32 	%f540, %f757, %f757;
	mov.b32 	%r599, %f540;
	and.b32  	%r600, %r599, -2147483648;
	or.b32  	%r601, %r600, 1056964608;
	mov.b32 	%f541, %r601;
	add.f32 	%f542, %f540, %f541;
	cvt.rzi.f32.f32 	%f543, %f542;
	abs.f32 	%f544, %f540;
	setp.gt.f32 	%p168, %f544, 0f4B000000;
	selp.f32 	%f545, %f540, %f543, %p168;
	cvt.rzi.f32.f32 	%f546, %f540;
	setp.lt.f32 	%p169, %f544, 0f3F000000;
	selp.f32 	%f547, %f546, %f545, %p169;
	cvt.rzi.s32.f32 	%r602, %f547;
	fma.rn.f32 	%f548, %f547, 0fBF000000, %f757;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f549, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f551, %f549, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f552, %f550, %f549, 0fC0A55DF6;
	fma.rn.f32 	%f553, %f551, %f549, 0f4081E0CF;
	fma.rn.f32 	%f554, %f549, %f548, 0f00000000;
	fma.rn.f32 	%f555, %f553, %f549, 0fC09DE9E6;
	fma.rn.f32 	%f556, %f552, %f554, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f549, 0f3F800000;
	fma.rn.f32 	%f558, %f548, 0f40490FDB, %f556;
	and.b32  	%r603, %r602, 1;
	setp.eq.b32 	%p170, %r603, 1;
	selp.f32 	%f559, %f557, %f558, %p170;
	selp.f32 	%f560, %f558, %f557, %p170;
	and.b32  	%r604, %r602, 2;
	setp.eq.s32 	%p171, %r604, 0;
	neg.f32 	%f561, %f559;
	selp.f32 	%f562, %f559, %f561, %p171;
	add.s32 	%r605, %r602, 1;
	and.b32  	%r606, %r605, 2;
	setp.eq.s32 	%p172, %r606, 0;
	mov.f32 	%f563, 0f00000000;
	sub.f32 	%f564, %f563, %f560;
	selp.f32 	%f565, %f560, %f564, %p172;
	cvt.rzi.f32.f32 	%f566, %f757;
	setp.eq.f32 	%p173, %f566, %f757;
	mul.f32 	%f567, %f757, 0f00000000;
	selp.f32 	%f105, %f567, %f562, %p173;
	abs.f32 	%f568, %f757;
	setp.gt.f32 	%p174, %f568, 0f4B800000;
	add.f32 	%f569, %f105, 0f3F800000;
	selp.f32 	%f104, %f569, %f565, %p174;
$L__BB0_97:                             // %L809
	mov.f32 	%f125, %f486;
	mov.f32 	%f126, %f486;
	@%p69 bra 	$L__BB0_113;
// %bb.98:                              // %L813
	mul.hi.u32 	%r608, %r3773, -1431655765;
	shr.u32 	%r609, %r608, 5;
	mul.lo.s32 	%r610, %r609, 48;
	sub.s32 	%r611, %r3773, %r610;
	cvt.rn.f32.s32 	%f571, %r611;
	div.approx.f32 	%f106, %f571, %f729;
	abs.f32 	%f763, %f106;
	setp.lt.f32 	%p176, %f763, 0f40000000;
	@%p176 bra 	$L__BB0_110;
// %bb.99:
	setp.gtu.f32 	%p177, %f763, 0f4B800000;
	@%p177 bra 	$L__BB0_106;
	bra.uni 	$L__BB0_100;
$L__BB0_106:
	mov.b32 	%r54, %f763;
	and.b32  	%r612, %r54, 8388607;
	or.b32  	%r3786, %r612, 1065353216;
	mov.b32 	%f762, %r3786;
	add.s32 	%r613, %r54, -1073741824;
	and.b32  	%r3787, %r613, -8388608;
	setp.eq.s32 	%p183, %r3787, 0;
	@%p183 bra 	$L__BB0_109;
// %bb.107:                             // %__nv_fmaf_rn.exit4.i.i.i1203.preheader
	mov.f32 	%f582, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f581,%f582;
	// end inline asm
$L__BB0_108:                            // %__nv_fmaf_rn.exit4.i.i.i1203
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r614, %r3787, 192937984;
	add.s32 	%r615, %r3786, %r614;
	mov.b32 	%f583, %r615;
	mul.f32 	%f584, %f581, %f583;
	sub.f32 	%f585, %f583, %f584;
	fma.rn.f32 	%f586, %f585, %f581, %f584;
	sub.f32 	%f587, %f583, %f586;
	fma.rz.f32 	%f588, %f587, %f581, %f586;
	cvt.rzi.f32.f32 	%f589, %f588;
	sub.f32 	%f762, %f583, %f589;
	sub.s32 	%r3787, %r3787, %r614;
	mov.b32 	%r3786, %f762;
	setp.ne.s32 	%p184, %r3787, 0;
	setp.ne.s32 	%p185, %r3786, 0;
	and.pred  	%p186, %p184, %p185;
	@%p186 bra 	$L__BB0_108;
$L__BB0_109:                            // %__internal_fmodf_slowpath_mod.exit.i.i1205
	setp.gt.u32 	%p187, %r54, 2139095039;
	selp.f32 	%f590, 0f7FFFFFFF, 0f4B800000, %p187;
	mul.f32 	%f591, %f762, 0f34000000;
	mul.f32 	%f763, %f590, %f591;
	bra.uni 	$L__BB0_110;
$L__BB0_100:                            // %__nv_fast_fdividef.exit.i.i.i1182
	mov.f32 	%f573, 0f40000000;
	div.approx.f32 	%f574, %f763, %f573;
	cvt.rzi.f32.f32 	%f761, %f574;
	fma.rn.f32 	%f109, %f761, 0fC0000000, %f763;
	mov.b32 	%r53, %f109;
	setp.lt.u32 	%p178, %r53, 1073741824;
	@%p178 bra 	$L__BB0_105;
// %bb.101:
	setp.lt.u32 	%p179, %r53, -2147483647;
	@%p179 bra 	$L__BB0_103;
// %bb.102:
	add.f32 	%f579, %f761, 0fBF800000;
	setp.lt.f32 	%p182, %f109, 0fC0000000;
	add.f32 	%f580, %f579, 0fBF800000;
	selp.f32 	%f761, %f580, %f579, %p182;
	bra.uni 	$L__BB0_105;
$L__BB0_103:
	add.f32 	%f761, %f761, 0f3F800000;
	setp.ltu.f32 	%p180, %f109, 0f40800000;
	@%p180 bra 	$L__BB0_105;
// %bb.104:                             // %__nv_fmaf_rn.exit.i.i.i1186
	add.f32 	%f575, %f761, 0f3F800000;
	fma.rn.f32 	%f577, %f573, 0fC0400000, %f109;
	setp.ge.f32 	%p181, %f577, 0f00000000;
	add.f32 	%f578, %f575, 0f3F800000;
	selp.f32 	%f761, %f578, %f575, %p181;
$L__BB0_105:                            // %__internal_fmodf_fastpath_quot.exit.i.i1189
	fma.rn.f32 	%f763, %f761, 0fC0000000, %f763;
$L__BB0_110:                            // %__internal_fmodf_kernel.exit.i1208
	abs.f32 	%f592, %f763;
	setp.gtu.f32 	%p188, %f592, 0f7F800000;
	@%p188 bra 	$L__BB0_112;
// %bb.111:
	mov.b32 	%r616, %f106;
	and.b32  	%r617, %r616, -2147483648;
	mov.b32 	%r618, %f763;
	or.b32  	%r619, %r617, %r618;
	mov.b32 	%f763, %r619;
$L__BB0_112:                            // %__nv_fmodf.exit1209
	add.f32 	%f593, %f763, %f763;
	mov.b32 	%r620, %f593;
	and.b32  	%r621, %r620, -2147483648;
	or.b32  	%r622, %r621, 1056964608;
	mov.b32 	%f594, %r622;
	add.f32 	%f595, %f593, %f594;
	cvt.rzi.f32.f32 	%f596, %f595;
	abs.f32 	%f597, %f593;
	setp.gt.f32 	%p189, %f597, 0f4B000000;
	selp.f32 	%f598, %f593, %f596, %p189;
	cvt.rzi.f32.f32 	%f599, %f593;
	setp.lt.f32 	%p190, %f597, 0f3F000000;
	selp.f32 	%f600, %f599, %f598, %p190;
	cvt.rzi.s32.f32 	%r623, %f600;
	fma.rn.f32 	%f601, %f600, 0fBF000000, %f763;
	mul.f32 	%f602, %f601, %f601;
	fma.rn.f32 	%f603, %f602, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f604, %f602, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f603, %f602, 0fC0A55DF6;
	fma.rn.f32 	%f606, %f604, %f602, 0f4081E0CF;
	fma.rn.f32 	%f607, %f602, %f601, 0f00000000;
	fma.rn.f32 	%f608, %f606, %f602, 0fC09DE9E6;
	fma.rn.f32 	%f609, %f605, %f607, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f602, 0f3F800000;
	fma.rn.f32 	%f611, %f601, 0f40490FDB, %f609;
	and.b32  	%r624, %r623, 1;
	setp.eq.b32 	%p191, %r624, 1;
	selp.f32 	%f612, %f610, %f611, %p191;
	selp.f32 	%f613, %f611, %f610, %p191;
	and.b32  	%r625, %r623, 2;
	setp.eq.s32 	%p192, %r625, 0;
	neg.f32 	%f614, %f612;
	selp.f32 	%f615, %f612, %f614, %p192;
	add.s32 	%r626, %r623, 1;
	and.b32  	%r627, %r626, 2;
	setp.eq.s32 	%p193, %r627, 0;
	mov.f32 	%f616, 0f00000000;
	sub.f32 	%f617, %f616, %f613;
	selp.f32 	%f618, %f613, %f617, %p193;
	cvt.rzi.f32.f32 	%f619, %f763;
	setp.eq.f32 	%p194, %f619, %f763;
	mul.f32 	%f620, %f763, 0f00000000;
	selp.f32 	%f126, %f620, %f615, %p194;
	abs.f32 	%f621, %f763;
	setp.gt.f32 	%p195, %f621, 0f4B800000;
	add.f32 	%f622, %f126, 0f3F800000;
	selp.f32 	%f125, %f622, %f618, %p195;
$L__BB0_113:                            // %L847
	mov.f32 	%f146, %f486;
	mov.f32 	%f147, %f486;
	@%p1 bra 	$L__BB0_129;
// %bb.114:                             // %L885
	cvt.u16.u32 	%rs22, %r3772;
	and.b16  	%rs23, %rs22, 255;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 10;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs22, %rs26;
	and.b16  	%rs28, %rs27, 255;
	cvt.rn.f32.u16 	%f624, %rs28;
	div.approx.f32 	%f127, %f624, %f730;
	abs.f32 	%f769, %f127;
	setp.lt.f32 	%p196, %f769, 0f40000000;
	@%p196 bra 	$L__BB0_126;
// %bb.115:
	setp.gtu.f32 	%p197, %f769, 0f4B800000;
	@%p197 bra 	$L__BB0_122;
	bra.uni 	$L__BB0_116;
$L__BB0_122:
	mov.b32 	%r64, %f769;
	and.b32  	%r635, %r64, 8388607;
	or.b32  	%r3788, %r635, 1065353216;
	mov.b32 	%f768, %r3788;
	add.s32 	%r636, %r64, -1073741824;
	and.b32  	%r3789, %r636, -8388608;
	setp.eq.s32 	%p203, %r3789, 0;
	@%p203 bra 	$L__BB0_125;
// %bb.123:                             // %__nv_fmaf_rn.exit4.i.i.i1234.preheader
	mov.f32 	%f635, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f634,%f635;
	// end inline asm
$L__BB0_124:                            // %__nv_fmaf_rn.exit4.i.i.i1234
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r637, %r3789, 192937984;
	add.s32 	%r638, %r3788, %r637;
	mov.b32 	%f636, %r638;
	mul.f32 	%f637, %f634, %f636;
	sub.f32 	%f638, %f636, %f637;
	fma.rn.f32 	%f639, %f638, %f634, %f637;
	sub.f32 	%f640, %f636, %f639;
	fma.rz.f32 	%f641, %f640, %f634, %f639;
	cvt.rzi.f32.f32 	%f642, %f641;
	sub.f32 	%f768, %f636, %f642;
	sub.s32 	%r3789, %r3789, %r637;
	mov.b32 	%r3788, %f768;
	setp.ne.s32 	%p204, %r3789, 0;
	setp.ne.s32 	%p205, %r3788, 0;
	and.pred  	%p206, %p204, %p205;
	@%p206 bra 	$L__BB0_124;
$L__BB0_125:                            // %__internal_fmodf_slowpath_mod.exit.i.i1236
	setp.gt.u32 	%p207, %r64, 2139095039;
	selp.f32 	%f643, 0f7FFFFFFF, 0f4B800000, %p207;
	mul.f32 	%f644, %f768, 0f34000000;
	mul.f32 	%f769, %f643, %f644;
	bra.uni 	$L__BB0_126;
$L__BB0_116:                            // %__nv_fast_fdividef.exit.i.i.i1213
	mov.f32 	%f626, 0f40000000;
	div.approx.f32 	%f627, %f769, %f626;
	cvt.rzi.f32.f32 	%f767, %f627;
	fma.rn.f32 	%f130, %f767, 0fC0000000, %f769;
	mov.b32 	%r63, %f130;
	setp.lt.u32 	%p198, %r63, 1073741824;
	@%p198 bra 	$L__BB0_121;
// %bb.117:
	setp.lt.u32 	%p199, %r63, -2147483647;
	@%p199 bra 	$L__BB0_119;
// %bb.118:
	add.f32 	%f632, %f767, 0fBF800000;
	setp.lt.f32 	%p202, %f130, 0fC0000000;
	add.f32 	%f633, %f632, 0fBF800000;
	selp.f32 	%f767, %f633, %f632, %p202;
	bra.uni 	$L__BB0_121;
$L__BB0_119:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p200, %f130, 0f40800000;
	@%p200 bra 	$L__BB0_121;
// %bb.120:                             // %__nv_fmaf_rn.exit.i.i.i1217
	add.f32 	%f628, %f767, 0f3F800000;
	fma.rn.f32 	%f630, %f626, 0fC0400000, %f130;
	setp.ge.f32 	%p201, %f630, 0f00000000;
	add.f32 	%f631, %f628, 0f3F800000;
	selp.f32 	%f767, %f631, %f628, %p201;
$L__BB0_121:                            // %__internal_fmodf_fastpath_quot.exit.i.i1220
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_126:                            // %__internal_fmodf_kernel.exit.i1239
	abs.f32 	%f645, %f769;
	setp.gtu.f32 	%p208, %f645, 0f7F800000;
	@%p208 bra 	$L__BB0_128;
// %bb.127:
	mov.b32 	%r639, %f127;
	and.b32  	%r640, %r639, -2147483648;
	mov.b32 	%r641, %f769;
	or.b32  	%r642, %r640, %r641;
	mov.b32 	%f769, %r642;
$L__BB0_128:                            // %__nv_fmodf.exit1240
	add.f32 	%f646, %f769, %f769;
	mov.b32 	%r643, %f646;
	and.b32  	%r644, %r643, -2147483648;
	or.b32  	%r645, %r644, 1056964608;
	mov.b32 	%f647, %r645;
	add.f32 	%f648, %f646, %f647;
	cvt.rzi.f32.f32 	%f649, %f648;
	abs.f32 	%f650, %f646;
	setp.gt.f32 	%p209, %f650, 0f4B000000;
	selp.f32 	%f651, %f646, %f649, %p209;
	cvt.rzi.f32.f32 	%f652, %f646;
	setp.lt.f32 	%p210, %f650, 0f3F000000;
	selp.f32 	%f653, %f652, %f651, %p210;
	cvt.rzi.s32.f32 	%r646, %f653;
	fma.rn.f32 	%f654, %f653, 0fBF000000, %f769;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f656, %f655, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f657, %f655, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f658, %f656, %f655, 0fC0A55DF6;
	fma.rn.f32 	%f659, %f657, %f655, 0f4081E0CF;
	fma.rn.f32 	%f660, %f655, %f654, 0f00000000;
	fma.rn.f32 	%f661, %f659, %f655, 0fC09DE9E6;
	fma.rn.f32 	%f662, %f658, %f660, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f655, 0f3F800000;
	fma.rn.f32 	%f664, %f654, 0f40490FDB, %f662;
	and.b32  	%r647, %r646, 1;
	setp.eq.b32 	%p211, %r647, 1;
	selp.f32 	%f665, %f663, %f664, %p211;
	selp.f32 	%f666, %f664, %f663, %p211;
	and.b32  	%r648, %r646, 2;
	setp.eq.s32 	%p212, %r648, 0;
	neg.f32 	%f667, %f665;
	selp.f32 	%f668, %f665, %f667, %p212;
	add.s32 	%r649, %r646, 1;
	and.b32  	%r650, %r649, 2;
	setp.eq.s32 	%p213, %r650, 0;
	mov.f32 	%f669, 0f00000000;
	sub.f32 	%f670, %f669, %f666;
	selp.f32 	%f671, %f666, %f670, %p213;
	cvt.rzi.f32.f32 	%f672, %f769;
	setp.eq.f32 	%p214, %f672, %f769;
	mul.f32 	%f673, %f769, 0f00000000;
	selp.f32 	%f147, %f673, %f668, %p214;
	abs.f32 	%f674, %f769;
	setp.gt.f32 	%p215, %f674, 0f4B800000;
	add.f32 	%f675, %f147, 0f3F800000;
	selp.f32 	%f146, %f675, %f671, %p215;
$L__BB0_129:                            // %L919
	mov.f32 	%f167, %f486;
	mov.f32 	%f168, %f486;
	@%p2 bra 	$L__BB0_145;
// %bb.130:                             // %L927
	mul.hi.u32 	%r652, %r3773, -1431655765;
	shr.u32 	%r653, %r652, 2;
	mul.lo.s32 	%r654, %r653, 6;
	sub.s32 	%r655, %r3773, %r654;
	cvt.rn.f32.s32 	%f677, %r655;
	div.approx.f32 	%f148, %f677, %f730;
	abs.f32 	%f775, %f148;
	setp.lt.f32 	%p216, %f775, 0f40000000;
	@%p216 bra 	$L__BB0_142;
// %bb.131:
	setp.gtu.f32 	%p217, %f775, 0f4B800000;
	@%p217 bra 	$L__BB0_138;
	bra.uni 	$L__BB0_132;
$L__BB0_138:
	mov.b32 	%r72, %f775;
	and.b32  	%r656, %r72, 8388607;
	or.b32  	%r3790, %r656, 1065353216;
	mov.b32 	%f774, %r3790;
	add.s32 	%r657, %r72, -1073741824;
	and.b32  	%r3791, %r657, -8388608;
	setp.eq.s32 	%p223, %r3791, 0;
	@%p223 bra 	$L__BB0_141;
// %bb.139:                             // %__nv_fmaf_rn.exit4.i.i.i1265.preheader
	mov.f32 	%f688, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// end inline asm
$L__BB0_140:                            // %__nv_fmaf_rn.exit4.i.i.i1265
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r658, %r3791, 192937984;
	add.s32 	%r659, %r3790, %r658;
	mov.b32 	%f689, %r659;
	mul.f32 	%f690, %f687, %f689;
	sub.f32 	%f691, %f689, %f690;
	fma.rn.f32 	%f692, %f691, %f687, %f690;
	sub.f32 	%f693, %f689, %f692;
	fma.rz.f32 	%f694, %f693, %f687, %f692;
	cvt.rzi.f32.f32 	%f695, %f694;
	sub.f32 	%f774, %f689, %f695;
	sub.s32 	%r3791, %r3791, %r658;
	mov.b32 	%r3790, %f774;
	setp.ne.s32 	%p224, %r3791, 0;
	setp.ne.s32 	%p225, %r3790, 0;
	and.pred  	%p226, %p224, %p225;
	@%p226 bra 	$L__BB0_140;
$L__BB0_141:                            // %__internal_fmodf_slowpath_mod.exit.i.i1267
	setp.gt.u32 	%p227, %r72, 2139095039;
	selp.f32 	%f696, 0f7FFFFFFF, 0f4B800000, %p227;
	mul.f32 	%f697, %f774, 0f34000000;
	mul.f32 	%f775, %f696, %f697;
	bra.uni 	$L__BB0_142;
$L__BB0_132:                            // %__nv_fast_fdividef.exit.i.i.i1244
	mov.f32 	%f679, 0f40000000;
	div.approx.f32 	%f680, %f775, %f679;
	cvt.rzi.f32.f32 	%f773, %f680;
	fma.rn.f32 	%f151, %f773, 0fC0000000, %f775;
	mov.b32 	%r71, %f151;
	setp.lt.u32 	%p218, %r71, 1073741824;
	@%p218 bra 	$L__BB0_137;
// %bb.133:
	setp.lt.u32 	%p219, %r71, -2147483647;
	@%p219 bra 	$L__BB0_135;
// %bb.134:
	add.f32 	%f685, %f773, 0fBF800000;
	setp.lt.f32 	%p222, %f151, 0fC0000000;
	add.f32 	%f686, %f685, 0fBF800000;
	selp.f32 	%f773, %f686, %f685, %p222;
	bra.uni 	$L__BB0_137;
$L__BB0_135:
	add.f32 	%f773, %f773, 0f3F800000;
	setp.ltu.f32 	%p220, %f151, 0f40800000;
	@%p220 bra 	$L__BB0_137;
// %bb.136:                             // %__nv_fmaf_rn.exit.i.i.i1248
	add.f32 	%f681, %f773, 0f3F800000;
	fma.rn.f32 	%f683, %f679, 0fC0400000, %f151;
	setp.ge.f32 	%p221, %f683, 0f00000000;
	add.f32 	%f684, %f681, 0f3F800000;
	selp.f32 	%f773, %f684, %f681, %p221;
$L__BB0_137:                            // %__internal_fmodf_fastpath_quot.exit.i.i1251
	fma.rn.f32 	%f775, %f773, 0fC0000000, %f775;
$L__BB0_142:                            // %__internal_fmodf_kernel.exit.i1270
	abs.f32 	%f698, %f775;
	setp.gtu.f32 	%p228, %f698, 0f7F800000;
	@%p228 bra 	$L__BB0_144;
// %bb.143:
	mov.b32 	%r660, %f148;
	and.b32  	%r661, %r660, -2147483648;
	mov.b32 	%r662, %f775;
	or.b32  	%r663, %r661, %r662;
	mov.b32 	%f775, %r663;
$L__BB0_144:                            // %__nv_fmodf.exit1271
	add.f32 	%f699, %f775, %f775;
	mov.b32 	%r664, %f699;
	and.b32  	%r665, %r664, -2147483648;
	or.b32  	%r666, %r665, 1056964608;
	mov.b32 	%f700, %r666;
	add.f32 	%f701, %f699, %f700;
	cvt.rzi.f32.f32 	%f702, %f701;
	abs.f32 	%f703, %f699;
	setp.gt.f32 	%p229, %f703, 0f4B000000;
	selp.f32 	%f704, %f699, %f702, %p229;
	cvt.rzi.f32.f32 	%f705, %f699;
	setp.lt.f32 	%p230, %f703, 0f3F000000;
	selp.f32 	%f706, %f705, %f704, %p230;
	cvt.rzi.s32.f32 	%r667, %f706;
	fma.rn.f32 	%f707, %f706, 0fBF000000, %f775;
	mul.f32 	%f708, %f707, %f707;
	fma.rn.f32 	%f709, %f708, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f710, %f708, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f711, %f709, %f708, 0fC0A55DF6;
	fma.rn.f32 	%f712, %f710, %f708, 0f4081E0CF;
	fma.rn.f32 	%f713, %f708, %f707, 0f00000000;
	fma.rn.f32 	%f714, %f712, %f708, 0fC09DE9E6;
	fma.rn.f32 	%f715, %f711, %f713, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f708, 0f3F800000;
	fma.rn.f32 	%f717, %f707, 0f40490FDB, %f715;
	and.b32  	%r668, %r667, 1;
	setp.eq.b32 	%p231, %r668, 1;
	selp.f32 	%f718, %f716, %f717, %p231;
	selp.f32 	%f719, %f717, %f716, %p231;
	and.b32  	%r669, %r667, 2;
	setp.eq.s32 	%p232, %r669, 0;
	neg.f32 	%f720, %f718;
	selp.f32 	%f721, %f718, %f720, %p232;
	add.s32 	%r670, %r667, 1;
	and.b32  	%r671, %r670, 2;
	setp.eq.s32 	%p233, %r671, 0;
	mov.f32 	%f722, 0f00000000;
	sub.f32 	%f723, %f722, %f719;
	selp.f32 	%f724, %f719, %f723, %p233;
	cvt.rzi.f32.f32 	%f725, %f775;
	setp.eq.f32 	%p234, %f725, %f775;
	mul.f32 	%f726, %f775, 0f00000000;
	selp.f32 	%f168, %f726, %f721, %p234;
	abs.f32 	%f727, %f775;
	setp.gt.f32 	%p235, %f727, 0f4B800000;
	add.f32 	%f728, %f168, 0f3F800000;
	selp.f32 	%f167, %f728, %f724, %p235;
$L__BB0_145:                            // %L961
	mov.u32 	%r295, 999999999;
	cvt.u16.u32 	%rs247, %r1;
	@%p91 bra 	$L__BB0_226;
// %bb.146:                             // %L997
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b16  	%rs30, %rs247, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs247, %rs33;
	cvt.u32.u16 	%r685, %rs34;
	and.b32  	%r686, %r685, 255;
	mad.lo.s32 	%r687, %r686, 24, %r3;
	cvt.u16.u32 	%rs35, %r687;
	mul.hi.u16 	%rs36, %rs35, -7281;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 576;
	sub.s16 	%rs39, %rs35, %rs38;
	cvt.u32.u16 	%r688, %rs39;
	mul.wide.u32 	%rd44, %r688, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.u32 	%r689, [%rd45];
	shl.b32 	%r690, %r689, 16;
	cvt.s32.s16 	%r83, %r689;
	shr.s32 	%r84, %r689, 16;
	or.b32  	%r691, %r690, 65535;
	setp.lt.u32 	%p237, %r691, 1638399;
	setp.lt.u32 	%p238, %r689, 1572864;
	and.pred  	%p239, %p237, %p238;
	@%p239 bra 	$L__BB0_225;
	bra.uni 	$L__BB0_147;
$L__BB0_225:                            // %L1237
	mul.lo.s32 	%r695, %r84, 801;
	mad.lo.s32 	%r295, %r83, 33, %r695;
$L__BB0_226:                            // %pass503
	add.f32 	%f224, %f781, %f781;
	mov.b32 	%r468, %f224;
	add.f32 	%f487, %f785, %f785;
	and.b32  	%r469, %r468, -2147483648;
	mov.b32 	%r582, %f487;
	or.b32  	%r470, %r469, 1056964608;
	and.b32  	%r583, %r582, -2147483648;
	mov.b32 	%f225, %r470;
	or.b32  	%r584, %r583, 1056964608;
	add.f32 	%f226, %f224, %f225;
	abs.f32 	%f228, %f224;
	mov.b32 	%f488, %r584;
	cvt.rzi.f32.f32 	%f227, %f226;
	setp.gt.f32 	%p41, %f228, 0f4B000000;
	add.f32 	%f489, %f487, %f488;
	abs.f32 	%f491, %f487;
	selp.f32 	%f229, %f224, %f227, %p41;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p42, %f228, 0f3F000000;
	cvt.rzi.f32.f32 	%f490, %f489;
	setp.gt.f32 	%p148, %f491, 0f4B000000;
	selp.f32 	%f231, %f230, %f229, %p42;
	selp.f32 	%f492, %f487, %f490, %p148;
	cvt.rzi.f32.f32 	%f493, %f487;
	setp.lt.f32 	%p149, %f491, 0f3F000000;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f781;
	selp.f32 	%f494, %f493, %f492, %p149;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f495, %f494, 0fBF000000, %f785;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f496, %f495, %f495;
	cvt.rzi.s32.f32 	%r471, %f231;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	fma.rn.f32 	%f497, %f496, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f498, %f496, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r472, %r471, 1;
	cvt.rzi.s32.f32 	%r585, %f494;
	fma.rn.f32 	%f499, %f497, %f496, 0fC0A55DF6;
	fma.rn.f32 	%f500, %f498, %f496, 0f4081E0CF;
	fma.rn.f32 	%f501, %f496, %f495, 0f00000000;
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p43, %r472, 1;
	fma.rn.f32 	%f502, %f500, %f496, 0fC09DE9E6;
	fma.rn.f32 	%f503, %f499, %f501, 0f00000000;
	and.b32  	%r586, %r585, 1;
	selp.f32 	%f243, %f241, %f242, %p43;
	and.b32  	%r473, %r471, 2;
	fma.rn.f32 	%f504, %f502, %f496, 0f3F800000;
	fma.rn.f32 	%f505, %f495, 0f40490FDB, %f503;
	setp.eq.b32 	%p150, %r586, 1;
	setp.eq.s32 	%p44, %r473, 0;
	neg.f32 	%f245, %f243;
	add.s32 	%r474, %r471, 1;
	cvt.rzi.f32.f32 	%f249, %f781;
	selp.f32 	%f506, %f504, %f505, %p150;
	and.b32  	%r587, %r585, 2;
	selp.f32 	%f244, %f242, %f241, %p43;
	selp.f32 	%f246, %f243, %f245, %p44;
	and.b32  	%r475, %r474, 2;
	setp.eq.f32 	%p46, %f249, %f781;
	mul.f32 	%f250, %f781, 0f00000000;
	setp.eq.s32 	%p151, %r587, 0;
	neg.f32 	%f508, %f506;
	add.s32 	%r588, %r585, 1;
	cvt.rzi.f32.f32 	%f512, %f785;
	setp.eq.s32 	%p45, %r475, 0;
	sub.f32 	%f247, %f223, %f244;
	selp.f32 	%f251, %f250, %f246, %p46;
	abs.f32 	%f252, %f781;
	selp.f32 	%f507, %f505, %f504, %p150;
	selp.f32 	%f509, %f506, %f508, %p151;
	and.b32  	%r589, %r588, 2;
	setp.eq.f32 	%p153, %f512, %f785;
	mul.f32 	%f513, %f785, 0f00000000;
	selp.f32 	%f248, %f244, %f247, %p45;
	setp.gt.f32 	%p47, %f252, 0f4B800000;
	add.f32 	%f253, %f251, 0f3F800000;
	setp.eq.s32 	%p152, %r589, 0;
	sub.f32 	%f510, %f486, %f507;
	selp.f32 	%f514, %f513, %f509, %p153;
	abs.f32 	%f515, %f785;
	selp.f32 	%f254, %f253, %f248, %p47;
	selp.f32 	%f511, %f507, %f510, %p152;
	setp.gt.f32 	%p154, %f515, 0f4B800000;
	add.f32 	%f516, %f514, 0f3F800000;
	mov.b32 	%r464, %f254;
	mov.b32 	%r467, %f251;
	selp.f32 	%f517, %f516, %f511, %p154;
	xor.b32  	%r463, %r467, -2147483648;
	mov.b32 	%r559, %f62;
	mov.b32 	%r560, %f83;
	mov.b32 	%r565, %f63;
	mov.b32 	%r566, %f84;
	mov.b32 	%r578, %f517;
	mov.b32 	%r581, %f514;
	mov.b32 	%r515, %f20;
	mov.b32 	%r516, %f41;
	mov.b32 	%r518, %f21;
	mov.b32 	%r519, %f42;
	xor.b32  	%r562, %r565, -2147483648;
	xor.b32  	%r563, %r566, -2147483648;
	xor.b32  	%r577, %r581, -2147483648;
	mov.b32 	%r629, %f104;
	mov.b32 	%r630, %f125;
	mov.b32 	%r632, %f105;
	mov.b32 	%r633, %f126;
	mov.b32 	%r673, %f146;
	mov.b32 	%r674, %f167;
	mov.b32 	%r679, %f147;
	xor.b32  	%r676, %r679, -2147483648;
	mov.b32 	%r680, %f168;
	xor.b32  	%r677, %r680, -2147483648;
	and.b32  	%r696, %r1, 24;
	setp.ne.s32 	%p240, %r696, 24;
	cvt.u16.u32 	%rs248, %r270;
	mul.lo.s32 	%r3792, %r2, 1152;
	@%p240 bra 	$L__BB0_148;
// %bb.227:                             // %pass503.L1497_crit_edge
	mul.lo.s16 	%rs47, %rs248, 171;
	shr.u16 	%rs48, %rs47, 10;
	mul.lo.s16 	%rs49, %rs48, 6;
	sub.s16 	%rs50, %rs248, %rs49;
	cvt.u32.u16 	%r708, %rs50;
	and.b32  	%r3793, %r708, 255;
	mov.u32 	%r88, 0;
	mov.u32 	%r89, %r88;
	bra.uni 	$L__BB0_149;
$L__BB0_148:                            // %pass518
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mul.lo.s32 	%r697, %r269, 144;
	mul.lo.s16 	%rs41, %rs248, 171;
	shr.u16 	%rs42, %rs41, 10;
	mul.lo.s16 	%rs43, %rs42, 6;
	sub.s16 	%rs44, %rs248, %rs43;
	cvt.u32.u16 	%r698, %rs44;
	and.b32  	%r3793, %r698, 255;
	and.b16  	%rs45, %rs44, 255;
	mul.wide.u16 	%r699, %rs45, 24;
	or.b32  	%r700, %r3792, %r3;
	add.s32 	%r701, %r700, %r697;
	add.s32 	%r702, %r701, %r699;
	mul.wide.u32 	%rd51, %r702, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.u32 	%r88, [%rd52];
	or.b32  	%r703, %r3, 576;
	add.s32 	%r704, %r703, %r3792;
	add.s32 	%r705, %r704, %r697;
	add.s32 	%r706, %r705, %r699;
	mul.wide.u32 	%rd53, %r706, 4;
	add.s64 	%rd54, %rd2, %rd53;
	ld.global.u32 	%r89, [%rd54];
$L__BB0_149:                            // %L1497
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	// begin inline asm
	cvt.rn.f16x2.f32 %r462, %r464, %r463;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r465, %r467, %r464;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r514, %r516, %r515;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r517, %r519, %r518;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r558, %r560, %r559;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r561, %r563, %r562;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r564, %r566, %r565;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r567, %r560, %r559;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r576, %r578, %r577;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r579, %r581, %r578;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r628, %r630, %r629;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r631, %r633, %r632;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r672, %r674, %r673;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r675, %r677, %r676;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r678, %r680, %r679;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r681, %r674, %r673;
	// end inline asm
	mov.u32 	%r123, 0;
	shl.b32 	%r710, %r431, 16;
	shl.b32 	%r711, %r435, 8;
	add.s32 	%r90, %r711, %r710;
	shl.b32 	%r712, %r1, 2;
	and.b32  	%r713, %r712, 60;
	shl.b32 	%r714, %r1, 3;
	and.b32  	%r715, %r714, 128;
	or.b32  	%r91, %r713, %r715;
	shl.b32 	%r92, %r2, 8;
	or.b32  	%r93, %r712, %r715;
	or.b32  	%r94, %r92, 64;
	add.s32 	%r95, %r3, 24;
	shr.u32 	%r716, %r1, 4;
	and.b32  	%r717, %r282, 30;
	or.b32  	%r718, %r717, %r716;
	mul.lo.s32 	%r96, %r718, 257;
	or.b32  	%r719, %r282, %r716;
	or.b32  	%r720, %r719, 32;
	mul.lo.s32 	%r97, %r720, 257;
	and.b16  	%rs52, %rs247, 255;
	mul.lo.s16 	%rs53, %rs52, 171;
	shr.u16 	%rs54, %rs53, 12;
	mul.lo.s16 	%rs55, %rs54, 24;
	sub.s16 	%rs56, %rs247, %rs55;
	cvt.u32.u16 	%r721, %rs56;
	and.b32  	%r98, %r721, 255;
	shr.u32 	%r722, %r3, 3;
	and.b32  	%r723, %r4, 224;
	mad.lo.s32 	%r99, %r722, 257, %r723;
	shr.u32 	%r724, %r95, 3;
	mad.lo.s32 	%r100, %r724, 257, %r723;
	add.s32 	%r725, %r3, 48;
	shr.u32 	%r726, %r725, 3;
	mad.lo.s32 	%r101, %r726, 257, %r723;
	add.s32 	%r727, %r3, 72;
	shr.u32 	%r728, %r727, 3;
	mad.lo.s32 	%r102, %r728, 257, %r723;
	or.b32  	%r729, %r722, 12;
	mad.lo.s32 	%r103, %r729, 257, %r723;
	add.s32 	%r730, %r3, 120;
	shr.u32 	%r731, %r730, 3;
	mad.lo.s32 	%r104, %r731, 257, %r723;
	add.s32 	%r732, %r3, 144;
	shr.u32 	%r733, %r732, 3;
	mad.lo.s32 	%r105, %r733, 257, %r723;
	add.s32 	%r734, %r3, 168;
	shr.u32 	%r735, %r734, 3;
	mad.lo.s32 	%r106, %r735, 257, %r723;
	or.b32  	%r736, %r722, 24;
	mad.lo.s32 	%r107, %r736, 257, %r723;
	add.s32 	%r737, %r3, 216;
	shr.u32 	%r738, %r737, 3;
	mad.lo.s32 	%r108, %r738, 257, %r723;
	add.s32 	%r739, %r3, 240;
	shr.u32 	%r740, %r739, 3;
	mad.lo.s32 	%r109, %r740, 257, %r723;
	add.s32 	%r741, %r3, 264;
	shr.u32 	%r742, %r741, 3;
	mad.lo.s32 	%r110, %r742, 257, %r723;
	or.b32  	%r743, %r722, 36;
	mad.lo.s32 	%r111, %r743, 257, %r723;
	add.s32 	%r744, %r3, 312;
	shr.u32 	%r745, %r744, 3;
	mad.lo.s32 	%r112, %r745, 257, %r723;
	add.s32 	%r746, %r3, 336;
	shr.u32 	%r747, %r746, 3;
	mad.lo.s32 	%r113, %r747, 257, %r723;
	add.s32 	%r748, %r3, 360;
	shr.u32 	%r749, %r748, 3;
	mad.lo.s32 	%r114, %r749, 257, %r723;
	or.b32  	%r750, %r722, 48;
	mad.lo.s32 	%r115, %r750, 257, %r723;
	add.s32 	%r751, %r3, 408;
	shr.u32 	%r752, %r751, 3;
	mad.lo.s32 	%r116, %r752, 257, %r723;
	add.s32 	%r753, %r3, 432;
	shr.u32 	%r754, %r753, 3;
	mad.lo.s32 	%r117, %r754, 257, %r723;
	add.s32 	%r755, %r3, 456;
	shr.u32 	%r756, %r755, 3;
	mad.lo.s32 	%r118, %r756, 257, %r723;
	or.b32  	%r757, %r722, 60;
	mad.lo.s32 	%r119, %r757, 257, %r723;
	add.s32 	%r758, %r3, 504;
	bfe.u32 	%r759, %r758, 3, 6;
	mad.lo.s32 	%r120, %r759, 257, %r723;
	mul.lo.s32 	%r760, %r3, 33;
	mad.lo.s32 	%r761, %r269, 4806, %r760;
	mad.lo.s32 	%r762, %r3793, 801, %r761;
	and.b32  	%r763, %r1, 1;
	neg.s32 	%r764, %r763;
	and.b32  	%r765, %r764, 4112;
	bfe.s32 	%r766, %r1, 3, 1;
	and.b32  	%r767, %r766, 514;
	mul.lo.s32 	%r768, %r716, 257;
	bfe.s32 	%r769, %r1, 1, 1;
	and.b32  	%r770, %r769, 2056;
	bfe.s32 	%r771, %r1, 2, 1;
	and.b32  	%r772, %r771, 1028;
	add.s32 	%r773, %r768, %r3;
	add.s32 	%r774, %r773, %r767;
	add.s32 	%r775, %r774, %r765;
	add.s32 	%r776, %r775, %r770;
	add.s32 	%r777, %r776, %r772;
	mul.wide.u32 	%rd55, %r777, 4;
	mov.u64 	%rd56, shmem;
	add.s64 	%rd7, %rd56, %rd55;
	or.b32  	%r778, %r3, 8256;
	add.s32 	%r779, %r778, %r768;
	add.s32 	%r780, %r779, %r767;
	add.s32 	%r781, %r780, %r765;
	add.s32 	%r782, %r781, %r770;
	add.s32 	%r783, %r782, %r772;
	mul.wide.u32 	%rd57, %r783, 4;
	add.s64 	%rd8, %rd56, %rd57;
	or.b32  	%r784, %r765, %r767;
	or.b32  	%r785, %r3, 32;
	add.s32 	%r786, %r785, %r768;
	add.s32 	%r787, %r786, %r770;
	add.s32 	%r788, %r787, %r772;
	add.s32 	%r789, %r788, %r784;
	mul.wide.u32 	%rd58, %r789, 4;
	add.s64 	%rd9, %rd56, %rd58;
	or.b32  	%r790, %r3, 8288;
	add.s32 	%r791, %r790, %r768;
	add.s32 	%r792, %r791, %r770;
	add.s32 	%r793, %r792, %r772;
	add.s32 	%r794, %r793, %r784;
	mul.wide.u32 	%rd59, %r794, 4;
	add.s64 	%rd10, %rd56, %rd59;
	bfe.s32 	%r795, %r3, 1, 1;
	and.b32  	%r796, %r795, 4112;
	mul.lo.s32 	%r797, %r269, 6;
	shr.u32 	%r798, %r3, 4;
	mul.lo.s32 	%r799, %r798, 514;
	bfe.s32 	%r800, %r3, 2, 1;
	and.b32  	%r801, %r800, 2056;
	bfe.s32 	%r802, %r3, 3, 1;
	and.b32  	%r803, %r3, 8;
	setp.eq.s32 	%p241, %r803, 0;
	and.b32  	%r804, %r802, 1028;
	and.b32  	%r805, %r3, 1;
	neg.s32 	%r806, %r805;
	and.b32  	%r807, %r806, 8256;
	add.s32 	%r808, %r799, %r797;
	add.s32 	%r809, %r808, %r796;
	add.s32 	%r810, %r809, %r801;
	add.s32 	%r811, %r810, %r804;
	add.s32 	%r812, %r811, %r807;
	add.s32 	%r813, %r812, %r3793;
	mul.wide.u32 	%rd60, %r813, 4;
	add.s64 	%rd11, %rd56, %rd60;
	bfe.s32 	%r814, %r95, 4, 1;
	and.b32  	%r815, %r814, 514;
	shr.u32 	%r816, %r95, 5;
	mul.lo.s32 	%r817, %r816, 257;
	selp.b32 	%r818, 1028, 0, %p241;
	add.s32 	%r819, %r796, %r797;
	add.s32 	%r820, %r819, %r817;
	add.s32 	%r821, %r820, %r801;
	add.s32 	%r822, %r821, %r818;
	add.s32 	%r823, %r822, %r807;
	add.s32 	%r824, %r823, %r3793;
	add.s32 	%r825, %r824, %r815;
	mul.wide.u32 	%rd61, %r825, 4;
	add.s64 	%rd12, %rd56, %rd61;
	add.s32 	%r826, %r819, 32;
	add.s32 	%r827, %r826, %r799;
	add.s32 	%r828, %r827, %r801;
	add.s32 	%r829, %r828, %r804;
	add.s32 	%r830, %r829, %r807;
	add.s32 	%r831, %r830, %r3793;
	mul.wide.u32 	%rd62, %r831, 4;
	add.s64 	%rd13, %rd56, %rd62;
	add.s32 	%r832, %r826, %r817;
	add.s32 	%r833, %r832, %r801;
	add.s32 	%r834, %r833, %r818;
	add.s32 	%r835, %r834, %r807;
	add.s32 	%r836, %r835, %r3793;
	add.s32 	%r837, %r836, %r815;
	mul.wide.u32 	%rd63, %r837, 4;
	add.s64 	%rd14, %rd56, %rd63;
	mul.lo.s32 	%r838, %r433, 589824;
	mad.lo.s32 	%r839, %r437, 1152, %r838;
	mad.lo.s32 	%r840, %r3, 24, %r3792;
	add.s32 	%r121, %r840, %r98;
	cvt.s64.s32 	%rd15, %r839;
	cvt.u16.u32 	%rs57, %r95;
	and.b16  	%rs58, %rs57, 255;
	mul.lo.s16 	%rs59, %rs58, 171;
	shr.u16 	%rs60, %rs59, 13;
	mul.lo.s16 	%rs61, %rs60, 48;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r841, %rs62;
	and.b32  	%r842, %r841, 255;
	or.b32  	%r843, %r3792, %r98;
	mad.lo.s32 	%r122, %r842, 24, %r843;
	mul.wide.u32 	%rd64, %r762, 4;
	add.s64 	%rd16, %rd56, %rd64;
	add.s32 	%r844, %r777, 64;
	mul.wide.u32 	%rd65, %r844, 4;
	add.s64 	%rd17, %rd56, %rd65;
	add.s32 	%r845, %r783, 64;
	mul.wide.u32 	%rd66, %r845, 4;
	add.s64 	%rd18, %rd56, %rd66;
	add.s32 	%r846, %r777, 128;
	mul.wide.u32 	%rd67, %r846, 4;
	add.s64 	%rd19, %rd56, %rd67;
	add.s32 	%r847, %r783, 128;
	mul.wide.u32 	%rd68, %r847, 4;
	add.s64 	%rd20, %rd56, %rd68;
	add.s32 	%r848, %r777, 192;
	mul.wide.u32 	%rd69, %r848, 4;
	add.s64 	%rd21, %rd56, %rd69;
	add.s32 	%r849, %r783, 192;
	mul.wide.u32 	%rd70, %r849, 4;
	add.s64 	%rd22, %rd56, %rd70;
	add.s32 	%r850, %r813, 64;
	mul.wide.u32 	%rd71, %r850, 4;
	add.s64 	%rd23, %rd56, %rd71;
	add.s32 	%r851, %r825, 64;
	mul.wide.u32 	%rd72, %r851, 4;
	add.s64 	%rd24, %rd56, %rd72;
	add.s32 	%r852, %r831, 64;
	mul.wide.u32 	%rd73, %r852, 4;
	add.s64 	%rd25, %rd56, %rd73;
	add.s32 	%r853, %r837, 64;
	mul.wide.u32 	%rd74, %r853, 4;
	add.s64 	%rd26, %rd56, %rd74;
	add.s32 	%r854, %r813, 128;
	mul.wide.u32 	%rd75, %r854, 4;
	add.s64 	%rd27, %rd56, %rd75;
	add.s32 	%r855, %r825, 128;
	mul.wide.u32 	%rd76, %r855, 4;
	add.s64 	%rd28, %rd56, %rd76;
	add.s32 	%r856, %r831, 128;
	mul.wide.u32 	%rd77, %r856, 4;
	add.s64 	%rd29, %rd56, %rd77;
	add.s32 	%r857, %r837, 128;
	mul.wide.u32 	%rd78, %r857, 4;
	add.s64 	%rd30, %rd56, %rd78;
	add.s32 	%r858, %r813, 192;
	mul.wide.u32 	%rd79, %r858, 4;
	add.s64 	%rd31, %rd56, %rd79;
	add.s32 	%r859, %r825, 192;
	mul.wide.u32 	%rd80, %r859, 4;
	add.s64 	%rd32, %rd56, %rd80;
	add.s32 	%r860, %r831, 192;
	mul.wide.u32 	%rd81, %r860, 4;
	add.s64 	%rd33, %rd56, %rd81;
	add.s32 	%r861, %r837, 192;
	mul.wide.u32 	%rd82, %r861, 4;
	add.s64 	%rd34, %rd56, %rd82;
	setp.lt.u32 	%p243, %r1, 16;
	setp.gt.u32 	%p272, %r3, 7;
	setp.lt.u32 	%p276, %r1, 24;
	mov.u32 	%r3826, %r123;
	mov.u32 	%r3827, %r123;
	mov.u32 	%r3828, %r123;
	mov.u32 	%r3829, %r123;
	bra.uni 	$L__BB0_150;
$L__BB0_198:                            // %L43605
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r268, %r123, 48;
	setp.ne.s32 	%p364, %r123, 432;
	mov.u32 	%r123, %r268;
	@%p364 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_199;
$L__BB0_150:                            // %L1500
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_177 Depth 2
                                        //     Child Loop BB0_188 Depth 2
	add.s32 	%r862, %r123, %r431;
	setp.lt.s32 	%p242, %r862, %r432;
	@%p242 bra 	$L__BB0_151;
	bra.uni 	$L__BB0_199;
$L__BB0_151:                            // %oksrem693
                                        //   in Loop: Header=BB0_150 Depth=1
	mul.hi.u32 	%r1055, %r123, -1431655765;
	shr.u32 	%r1056, %r1055, 5;
	mul.lo.s32 	%r302, %r1056, 48;
	add.s32 	%r1057, %r302, %r3;
	cvt.u16.u32 	%rs63, %r1057;
	shr.s16 	%rs64, %rs63, 15;
	shr.u16 	%rs65, %rs64, 7;
	add.s16 	%rs66, %rs63, %rs65;
	and.b16  	%rs67, %rs66, -512;
	sub.s16 	%rs68, %rs63, %rs67;
	cvt.u32.u16 	%r1058, %rs68;
	shl.b32 	%r1059, %r1058, 16;
	or.b32  	%r1060, %r1059, %r91;
	or.b32  	%r1061, %r1060, %r92;
	add.s32 	%r1062, %r90, %r1061;
	shr.s32 	%r1063, %r1062, 31;
	shr.u32 	%r1064, %r1063, 7;
	add.s32 	%r1065, %r1062, %r1064;
	shr.s32 	%r1066, %r1065, 25;
	setp.lt.s32 	%p244, %r1062, 0;
	and.b32  	%r1067, %r1065, -33554432;
	setp.ne.s32 	%p245, %r1067, %r1062;
	and.pred  	%p246, %p244, %p245;
	selp.u32 	%r1068, 1, 0, %p246;
	sub.s32 	%r1069, %r1068, %r1066;
	shl.b32 	%r1070, %r1069, 25;
	add.s32 	%r1071, %r1070, %r1062;
	mul.wide.s32 	%rd83, %r1071, 4;
	add.s64 	%rd84, %rd3, %rd83;
	ld.global.v4.u32 	{%r1072, %r1073, %r1074, %r1075}, [%rd84];
	or.b32  	%r1076, %r1059, %r93;
	or.b32  	%r1077, %r94, %r1076;
	add.s32 	%r1078, %r90, %r1077;
	shr.s32 	%r1079, %r1078, 31;
	shr.u32 	%r1080, %r1079, 7;
	add.s32 	%r1081, %r1078, %r1080;
	shr.u32 	%r1082, %r1081, 25;
	shr.u32 	%r1083, %r1078, 31;
	sub.s32 	%r1084, %r1083, %r1082;
	shl.b32 	%r1085, %r1084, 25;
	or.b32  	%r1086, %r1078, 1;
	add.s32 	%r1087, %r1086, %r1085;
	mul.wide.s32 	%rd85, %r1087, 4;
	add.s64 	%rd86, %rd3, %rd85;
	ld.global.v4.u32 	{%r1088, %r1089, %r1090, %r1091}, [%rd86+-4];
	add.s32 	%r1092, %r95, %r302;
	cvt.u16.u32 	%rs69, %r1092;
	shr.s16 	%rs70, %rs69, 15;
	shr.u16 	%rs71, %rs70, 7;
	add.s16 	%rs72, %rs69, %rs71;
	and.b16  	%rs73, %rs72, -512;
	sub.s16 	%rs74, %rs69, %rs73;
	cvt.u32.u16 	%r1093, %rs74;
	shl.b32 	%r1094, %r1093, 16;
	or.b32  	%r1095, %r1094, %r91;
	or.b32  	%r1096, %r1095, %r92;
	add.s32 	%r1097, %r90, %r1096;
	shr.s32 	%r1098, %r1097, 31;
	shr.u32 	%r1099, %r1098, 7;
	add.s32 	%r1100, %r1097, %r1099;
	shr.s32 	%r1101, %r1100, 25;
	setp.lt.s32 	%p247, %r1097, 0;
	and.b32  	%r1102, %r1100, -33554432;
	setp.ne.s32 	%p248, %r1102, %r1097;
	and.pred  	%p249, %p247, %p248;
	selp.u32 	%r1103, 1, 0, %p249;
	sub.s32 	%r1104, %r1103, %r1101;
	shl.b32 	%r1105, %r1104, 25;
	add.s32 	%r1106, %r1105, %r1097;
	mul.wide.s32 	%rd87, %r1106, 4;
	add.s64 	%rd88, %rd3, %rd87;
	ld.global.v4.u32 	{%r1107, %r1108, %r1109, %r1110}, [%rd88];
	or.b32  	%r1111, %r1094, %r93;
	or.b32  	%r1112, %r94, %r1111;
	add.s32 	%r1113, %r90, %r1112;
	shr.s32 	%r1114, %r1113, 31;
	shr.u32 	%r1115, %r1114, 7;
	add.s32 	%r1116, %r1113, %r1115;
	shr.u32 	%r1117, %r1116, 25;
	shr.u32 	%r1118, %r1113, 31;
	sub.s32 	%r1119, %r1118, %r1117;
	shl.b32 	%r1120, %r1119, 25;
	or.b32  	%r1121, %r1113, 1;
	add.s32 	%r1122, %r1121, %r1120;
	mul.wide.s32 	%rd89, %r1122, 4;
	add.s64 	%rd90, %rd3, %rd89;
	ld.global.v4.u32 	{%r1123, %r1124, %r1125, %r1126}, [%rd90+-4];
	selp.b32 	%r1127, %r1074, %r1072, %p243;
	shfl.sync.bfly.b32	%r1128, %r1127, 16, 31, -1;
	selp.b32 	%r865, %r1072, %r1128, %p243;
	selp.b32 	%r870, %r1128, %r1074, %p243;
	selp.b32 	%r1129, %r1075, %r1073, %p243;
	shfl.sync.bfly.b32	%r1130, %r1129, 16, 31, -1;
	selp.b32 	%r873, %r1073, %r1130, %p243;
	selp.b32 	%r878, %r1130, %r1075, %p243;
	selp.b32 	%r1131, %r1090, %r1088, %p243;
	shfl.sync.bfly.b32	%r1132, %r1131, 16, 31, -1;
	selp.b32 	%r881, %r1088, %r1132, %p243;
	selp.b32 	%r886, %r1132, %r1090, %p243;
	selp.b32 	%r1133, %r1091, %r1089, %p243;
	shfl.sync.bfly.b32	%r1134, %r1133, 16, 31, -1;
	selp.b32 	%r889, %r1089, %r1134, %p243;
	selp.b32 	%r894, %r1134, %r1091, %p243;
	selp.b32 	%r1135, %r1109, %r1107, %p243;
	shfl.sync.bfly.b32	%r1136, %r1135, 16, 31, -1;
	selp.b32 	%r897, %r1107, %r1136, %p243;
	selp.b32 	%r902, %r1136, %r1109, %p243;
	selp.b32 	%r1137, %r1110, %r1108, %p243;
	shfl.sync.bfly.b32	%r1138, %r1137, 16, 31, -1;
	selp.b32 	%r905, %r1108, %r1138, %p243;
	selp.b32 	%r910, %r1138, %r1110, %p243;
	selp.b32 	%r1139, %r1125, %r1123, %p243;
	shfl.sync.bfly.b32	%r1140, %r1139, 16, 31, -1;
	selp.b32 	%r913, %r1123, %r1140, %p243;
	selp.b32 	%r918, %r1140, %r1125, %p243;
	selp.b32 	%r1141, %r1126, %r1124, %p243;
	shfl.sync.bfly.b32	%r1142, %r1141, 16, 31, -1;
	selp.b32 	%r921, %r1124, %r1142, %p243;
	selp.b32 	%r926, %r1142, %r1126, %p243;
	shl.b32 	%r866, %r870, 4;
	mov.u32 	%r864, 252645135;
	// begin inline asm
	lop3.b32 %r928, %r864, %r865, %r866, 202;
	// end inline asm
	shr.u32 	%r869, %r865, 4;
	// begin inline asm
	lop3.b32 %r944, %r864, %r869, %r870, 202;
	// end inline asm
	shl.b32 	%r874, %r878, 4;
	// begin inline asm
	lop3.b32 %r936, %r864, %r873, %r874, 202;
	// end inline asm
	shr.u32 	%r877, %r873, 4;
	// begin inline asm
	lop3.b32 %r952, %r864, %r877, %r878, 202;
	// end inline asm
	shl.b32 	%r882, %r886, 4;
	// begin inline asm
	lop3.b32 %r960, %r864, %r881, %r882, 202;
	// end inline asm
	shr.u32 	%r885, %r881, 4;
	// begin inline asm
	lop3.b32 %r976, %r864, %r885, %r886, 202;
	// end inline asm
	shl.b32 	%r890, %r894, 4;
	// begin inline asm
	lop3.b32 %r968, %r864, %r889, %r890, 202;
	// end inline asm
	shr.u32 	%r893, %r889, 4;
	// begin inline asm
	lop3.b32 %r984, %r864, %r893, %r894, 202;
	// end inline asm
	shl.b32 	%r898, %r902, 4;
	// begin inline asm
	lop3.b32 %r929, %r864, %r897, %r898, 202;
	// end inline asm
	shr.u32 	%r901, %r897, 4;
	// begin inline asm
	lop3.b32 %r945, %r864, %r901, %r902, 202;
	// end inline asm
	shl.b32 	%r906, %r910, 4;
	// begin inline asm
	lop3.b32 %r937, %r864, %r905, %r906, 202;
	// end inline asm
	shr.u32 	%r909, %r905, 4;
	// begin inline asm
	lop3.b32 %r953, %r864, %r909, %r910, 202;
	// end inline asm
	shl.b32 	%r914, %r918, 4;
	// begin inline asm
	lop3.b32 %r961, %r864, %r913, %r914, 202;
	// end inline asm
	shr.u32 	%r917, %r913, 4;
	// begin inline asm
	lop3.b32 %r977, %r864, %r917, %r918, 202;
	// end inline asm
	shl.b32 	%r922, %r926, 4;
	// begin inline asm
	lop3.b32 %r969, %r864, %r921, %r922, 202;
	// end inline asm
	shr.u32 	%r925, %r921, 4;
	// begin inline asm
	lop3.b32 %r985, %r864, %r925, %r926, 202;
	// end inline asm
	mov.u32 	%r930, 25152;
	// begin inline asm
	prmt.b32 %r992, %r928, %r929, %r930;
	// end inline asm
	mov.u32 	%r934, 29521;
	// begin inline asm
	prmt.b32 %r1024, %r928, %r929, %r934;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1000, %r936, %r937, %r930;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1032, %r936, %r937, %r934;
	// end inline asm
	// begin inline asm
	prmt.b32 %r993, %r944, %r945, %r930;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1025, %r944, %r945, %r934;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1001, %r952, %r953, %r930;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1033, %r952, %r953, %r934;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1008, %r960, %r961, %r930;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1040, %r960, %r961, %r934;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1016, %r968, %r969, %r930;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1048, %r968, %r969, %r934;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1009, %r976, %r977, %r930;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1041, %r976, %r977, %r934;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1017, %r984, %r985, %r930;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1049, %r984, %r985, %r934;
	// end inline asm
	mov.u32 	%r1050, 21520;
	// begin inline asm
	prmt.b32 %r991, %r992, %r993, %r1050;
	// end inline asm
	mov.u32 	%r1054, 30258;
	// begin inline asm
	prmt.b32 %r995, %r992, %r993, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r999, %r1000, %r1001, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1003, %r1000, %r1001, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1007, %r1008, %r1009, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1011, %r1008, %r1009, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1015, %r1016, %r1017, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1019, %r1016, %r1017, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1023, %r1024, %r1025, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1027, %r1024, %r1025, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1031, %r1032, %r1033, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1035, %r1032, %r1033, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1039, %r1040, %r1041, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1043, %r1040, %r1041, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1047, %r1048, %r1049, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1051, %r1048, %r1049, %r1054;
	// end inline asm
	mul.hi.s16 	%rs75, %rs63, 10923;
	shr.u16 	%rs76, %rs75, 15;
	shr.s16 	%rs77, %rs75, 2;
	add.s16 	%rs78, %rs77, %rs76;
	mul.lo.s16 	%rs79, %rs78, 24;
	sub.s16 	%rs80, %rs63, %rs79;
	cvt.s32.s16 	%r1143, %rs80;
	add.s32 	%r1144, %r96, %r1143;
	mul.wide.s32 	%rd91, %r1144, 4;
	add.s64 	%rd93, %rd56, %rd91;
	st.shared.u32 	[%rd93], %r991;
	add.s32 	%r1145, %r1144, 128;
	mul.wide.u32 	%rd94, %r1145, 4;
	add.s64 	%rd95, %rd56, %rd94;
	st.shared.u32 	[%rd95], %r999;
	add.s32 	%r1146, %r1144, 64;
	mul.wide.u32 	%rd96, %r1146, 4;
	add.s64 	%rd97, %rd56, %rd96;
	st.shared.u32 	[%rd97], %r995;
	add.s32 	%r1147, %r1144, 192;
	mul.wide.u32 	%rd98, %r1147, 4;
	add.s64 	%rd99, %rd56, %rd98;
	st.shared.u32 	[%rd99], %r1003;
	add.s32 	%r1148, %r97, %r1143;
	mul.wide.u32 	%rd100, %r1148, 4;
	add.s64 	%rd101, %rd56, %rd100;
	st.shared.u32 	[%rd101], %r1007;
	add.s32 	%r1149, %r1148, 128;
	mul.wide.u32 	%rd102, %r1149, 4;
	add.s64 	%rd103, %rd56, %rd102;
	st.shared.u32 	[%rd103], %r1015;
	add.s32 	%r1150, %r1148, 64;
	mul.wide.u32 	%rd104, %r1150, 4;
	add.s64 	%rd105, %rd56, %rd104;
	st.shared.u32 	[%rd105], %r1011;
	add.s32 	%r1151, %r1148, 192;
	mul.wide.u32 	%rd106, %r1151, 4;
	add.s64 	%rd107, %rd56, %rd106;
	st.shared.u32 	[%rd107], %r1019;
	add.s32 	%r1152, %r1144, 32;
	mul.wide.u32 	%rd108, %r1152, 4;
	add.s64 	%rd109, %rd56, %rd108;
	st.shared.u32 	[%rd109], %r1023;
	add.s32 	%r1153, %r1144, 160;
	mul.wide.u32 	%rd110, %r1153, 4;
	add.s64 	%rd111, %rd56, %rd110;
	st.shared.u32 	[%rd111], %r1031;
	add.s32 	%r1154, %r1144, 96;
	mul.wide.u32 	%rd112, %r1154, 4;
	add.s64 	%rd113, %rd56, %rd112;
	st.shared.u32 	[%rd113], %r1027;
	add.s32 	%r1155, %r1144, 224;
	mul.wide.u32 	%rd114, %r1155, 4;
	add.s64 	%rd115, %rd56, %rd114;
	st.shared.u32 	[%rd115], %r1035;
	add.s32 	%r1156, %r1148, 32;
	mul.wide.u32 	%rd116, %r1156, 4;
	add.s64 	%rd117, %rd56, %rd116;
	st.shared.u32 	[%rd117], %r1039;
	add.s32 	%r1157, %r1148, 160;
	mul.wide.u32 	%rd118, %r1157, 4;
	add.s64 	%rd119, %rd56, %rd118;
	st.shared.u32 	[%rd119], %r1047;
	add.s32 	%r1158, %r1148, 96;
	mul.wide.u32 	%rd120, %r1158, 4;
	add.s64 	%rd121, %rd56, %rd120;
	st.shared.u32 	[%rd121], %r1043;
	add.s32 	%r1159, %r1148, 224;
	mul.wide.u32 	%rd122, %r1159, 4;
	add.s64 	%rd123, %rd56, %rd122;
	st.shared.u32 	[%rd123], %r1051;
	bar.sync 	0;
	add.s32 	%r1160, %r302, %r98;
	cvt.u16.u32 	%rs81, %r1160;
	mul.hi.s16 	%rs82, %rs81, 10923;
	shr.u16 	%rs83, %rs82, 15;
	shr.s16 	%rs84, %rs82, 2;
	add.s16 	%rs85, %rs84, %rs83;
	mul.lo.s16 	%rs86, %rs85, 24;
	sub.s16 	%rs87, %rs81, %rs86;
	cvt.s32.s16 	%r303, %rs87;
	add.s32 	%r1161, %r99, %r303;
	mul.wide.s32 	%rd124, %r1161, 4;
	add.s64 	%rd125, %rd56, %rd124;
	ld.shared.u32 	%r304, [%rd125];
	add.s32 	%r1162, %r100, %r303;
	mul.wide.u32 	%rd126, %r1162, 4;
	add.s64 	%rd127, %rd56, %rd126;
	ld.shared.u32 	%r305, [%rd127];
	add.s32 	%r1163, %r101, %r303;
	mul.wide.u32 	%rd128, %r1163, 4;
	add.s64 	%rd129, %rd56, %rd128;
	ld.shared.u32 	%r306, [%rd129];
	add.s32 	%r1164, %r102, %r303;
	mul.wide.u32 	%rd130, %r1164, 4;
	add.s64 	%rd131, %rd56, %rd130;
	ld.shared.u32 	%r307, [%rd131];
	add.s32 	%r1165, %r103, %r303;
	mul.wide.u32 	%rd132, %r1165, 4;
	add.s64 	%rd133, %rd56, %rd132;
	ld.shared.u32 	%r308, [%rd133];
	add.s32 	%r1166, %r104, %r303;
	mul.wide.u32 	%rd134, %r1166, 4;
	add.s64 	%rd135, %rd56, %rd134;
	ld.shared.u32 	%r309, [%rd135];
	add.s32 	%r1167, %r105, %r303;
	mul.wide.u32 	%rd136, %r1167, 4;
	add.s64 	%rd137, %rd56, %rd136;
	ld.shared.u32 	%r310, [%rd137];
	add.s32 	%r1168, %r106, %r303;
	mul.wide.u32 	%rd138, %r1168, 4;
	add.s64 	%rd139, %rd56, %rd138;
	ld.shared.u32 	%r311, [%rd139];
	add.s32 	%r1169, %r107, %r303;
	mul.wide.u32 	%rd140, %r1169, 4;
	add.s64 	%rd141, %rd56, %rd140;
	ld.shared.u32 	%r312, [%rd141];
	add.s32 	%r1170, %r108, %r303;
	mul.wide.u32 	%rd142, %r1170, 4;
	add.s64 	%rd143, %rd56, %rd142;
	ld.shared.u32 	%r313, [%rd143];
	add.s32 	%r1171, %r109, %r303;
	mul.wide.u32 	%rd144, %r1171, 4;
	add.s64 	%rd145, %rd56, %rd144;
	ld.shared.u32 	%r314, [%rd145];
	add.s32 	%r1172, %r110, %r303;
	mul.wide.u32 	%rd146, %r1172, 4;
	add.s64 	%rd147, %rd56, %rd146;
	ld.shared.u32 	%r315, [%rd147];
	add.s32 	%r1173, %r111, %r303;
	mul.wide.u32 	%rd148, %r1173, 4;
	add.s64 	%rd149, %rd56, %rd148;
	ld.shared.u32 	%r316, [%rd149];
	add.s32 	%r1174, %r112, %r303;
	mul.wide.u32 	%rd150, %r1174, 4;
	add.s64 	%rd151, %rd56, %rd150;
	ld.shared.u32 	%r317, [%rd151];
	add.s32 	%r1175, %r113, %r303;
	mul.wide.u32 	%rd152, %r1175, 4;
	add.s64 	%rd153, %rd56, %rd152;
	ld.shared.u32 	%r318, [%rd153];
	add.s32 	%r1176, %r114, %r303;
	mul.wide.u32 	%rd154, %r1176, 4;
	add.s64 	%rd155, %rd56, %rd154;
	ld.shared.u32 	%r319, [%rd155];
	add.s32 	%r1177, %r115, %r303;
	mul.wide.u32 	%rd156, %r1177, 4;
	add.s64 	%rd157, %rd56, %rd156;
	ld.shared.u32 	%r320, [%rd157];
	add.s32 	%r1178, %r116, %r303;
	mul.wide.u32 	%rd158, %r1178, 4;
	add.s64 	%rd159, %rd56, %rd158;
	ld.shared.u32 	%r321, [%rd159];
	add.s32 	%r1179, %r117, %r303;
	mul.wide.u32 	%rd160, %r1179, 4;
	add.s64 	%rd161, %rd56, %rd160;
	ld.shared.u32 	%r322, [%rd161];
	add.s32 	%r1180, %r118, %r303;
	mul.wide.u32 	%rd162, %r1180, 4;
	add.s64 	%rd163, %rd56, %rd162;
	ld.shared.u32 	%r323, [%rd163];
	add.s32 	%r1181, %r119, %r303;
	mul.wide.u32 	%rd164, %r1181, 4;
	add.s64 	%rd165, %rd56, %rd164;
	ld.shared.u32 	%r324, [%rd165];
	add.s32 	%r1182, %r120, %r303;
	mul.wide.s32 	%rd166, %r1182, 4;
	add.s64 	%rd167, %rd56, %rd166;
	ld.shared.u32 	%r325, [%rd167];
	bar.sync 	0;
	shfl.sync.idx.b32	%r326, %r295, 0, 31, -1;
	shfl.sync.idx.b32	%r327, %r295, 1, 31, -1;
	shfl.sync.idx.b32	%r328, %r295, 2, 31, -1;
	shfl.sync.idx.b32	%r329, %r295, 3, 31, -1;
	shfl.sync.idx.b32	%r330, %r295, 4, 31, -1;
	shfl.sync.idx.b32	%r331, %r295, 5, 31, -1;
	shfl.sync.idx.b32	%r332, %r295, 6, 31, -1;
	shfl.sync.idx.b32	%r333, %r295, 7, 31, -1;
	shfl.sync.idx.b32	%r334, %r295, 8, 31, -1;
	shfl.sync.idx.b32	%r335, %r295, 9, 31, -1;
	shfl.sync.idx.b32	%r336, %r295, 10, 31, -1;
	shfl.sync.idx.b32	%r337, %r295, 11, 31, -1;
	shfl.sync.idx.b32	%r338, %r295, 12, 31, -1;
	shfl.sync.idx.b32	%r339, %r295, 13, 31, -1;
	shfl.sync.idx.b32	%r340, %r295, 14, 31, -1;
	shfl.sync.idx.b32	%r341, %r295, 15, 31, -1;
	shfl.sync.idx.b32	%r342, %r295, 16, 31, -1;
	shfl.sync.idx.b32	%r343, %r295, 17, 31, -1;
	shfl.sync.idx.b32	%r344, %r295, 18, 31, -1;
	shfl.sync.idx.b32	%r345, %r295, 19, 31, -1;
	shfl.sync.idx.b32	%r346, %r295, 20, 31, -1;
	shfl.sync.idx.b32	%r347, %r295, 21, 31, -1;
	shfl.sync.idx.b32	%r348, %r295, 22, 31, -1;
	shfl.sync.idx.b32	%r349, %r295, 23, 31, -1;
	setp.eq.s32 	%p250, %r326, 999999999;
	@%p250 bra 	$L__BB0_152;
// %bb.228:                             // %oksrem3332
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1183, %r326, %r303;
	mul.wide.s32 	%rd168, %r1183, 4;
	add.s64 	%rd170, %rd56, %rd168;
	st.shared.u32 	[%rd170], %r304;
	setp.eq.s32 	%p251, %r327, 999999999;
	@%p251 bra 	$L__BB0_153;
// %bb.229:                             // %oksrem3400
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1184, %r327, %r303;
	mul.wide.s32 	%rd171, %r1184, 4;
	add.s64 	%rd173, %rd56, %rd171;
	st.shared.u32 	[%rd173], %r305;
	setp.eq.s32 	%p252, %r328, 999999999;
	@%p252 bra 	$L__BB0_154;
// %bb.230:                             // %oksrem3468
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1185, %r328, %r303;
	mul.wide.s32 	%rd174, %r1185, 4;
	add.s64 	%rd176, %rd56, %rd174;
	st.shared.u32 	[%rd176], %r306;
	setp.eq.s32 	%p253, %r329, 999999999;
	@%p253 bra 	$L__BB0_155;
// %bb.231:                             // %oksrem3536
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1186, %r329, %r303;
	mul.wide.s32 	%rd177, %r1186, 4;
	add.s64 	%rd179, %rd56, %rd177;
	st.shared.u32 	[%rd179], %r307;
	setp.eq.s32 	%p254, %r330, 999999999;
	@%p254 bra 	$L__BB0_156;
// %bb.232:                             // %oksrem3604
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1187, %r330, %r303;
	mul.wide.s32 	%rd180, %r1187, 4;
	add.s64 	%rd182, %rd56, %rd180;
	st.shared.u32 	[%rd182], %r308;
	setp.eq.s32 	%p255, %r331, 999999999;
	@%p255 bra 	$L__BB0_157;
// %bb.233:                             // %oksrem3672
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1188, %r331, %r303;
	mul.wide.s32 	%rd183, %r1188, 4;
	add.s64 	%rd185, %rd56, %rd183;
	st.shared.u32 	[%rd185], %r309;
	setp.eq.s32 	%p256, %r332, 999999999;
	@%p256 bra 	$L__BB0_158;
// %bb.234:                             // %oksrem3740
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1189, %r332, %r303;
	mul.wide.s32 	%rd186, %r1189, 4;
	add.s64 	%rd188, %rd56, %rd186;
	st.shared.u32 	[%rd188], %r310;
	setp.eq.s32 	%p257, %r333, 999999999;
	@%p257 bra 	$L__BB0_159;
// %bb.235:                             // %oksrem3808
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1190, %r333, %r303;
	mul.wide.s32 	%rd189, %r1190, 4;
	add.s64 	%rd191, %rd56, %rd189;
	st.shared.u32 	[%rd191], %r311;
	setp.eq.s32 	%p258, %r334, 999999999;
	@%p258 bra 	$L__BB0_160;
// %bb.236:                             // %oksrem3876
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1191, %r334, %r303;
	mul.wide.s32 	%rd192, %r1191, 4;
	add.s64 	%rd194, %rd56, %rd192;
	st.shared.u32 	[%rd194], %r312;
	setp.eq.s32 	%p259, %r335, 999999999;
	@%p259 bra 	$L__BB0_161;
// %bb.237:                             // %oksrem3944
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1192, %r335, %r303;
	mul.wide.s32 	%rd195, %r1192, 4;
	add.s64 	%rd197, %rd56, %rd195;
	st.shared.u32 	[%rd197], %r313;
	setp.eq.s32 	%p260, %r336, 999999999;
	@%p260 bra 	$L__BB0_162;
// %bb.238:                             // %oksrem4012
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1193, %r336, %r303;
	mul.wide.s32 	%rd198, %r1193, 4;
	add.s64 	%rd200, %rd56, %rd198;
	st.shared.u32 	[%rd200], %r314;
	setp.eq.s32 	%p261, %r337, 999999999;
	@%p261 bra 	$L__BB0_163;
// %bb.239:                             // %oksrem4080
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1194, %r337, %r303;
	mul.wide.s32 	%rd201, %r1194, 4;
	add.s64 	%rd203, %rd56, %rd201;
	st.shared.u32 	[%rd203], %r315;
	setp.eq.s32 	%p262, %r338, 999999999;
	@%p262 bra 	$L__BB0_164;
// %bb.240:                             // %oksrem4148
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1195, %r338, %r303;
	mul.wide.s32 	%rd204, %r1195, 4;
	add.s64 	%rd206, %rd56, %rd204;
	st.shared.u32 	[%rd206], %r316;
	setp.eq.s32 	%p263, %r339, 999999999;
	@%p263 bra 	$L__BB0_165;
// %bb.241:                             // %oksrem4216
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1196, %r339, %r303;
	mul.wide.s32 	%rd207, %r1196, 4;
	add.s64 	%rd209, %rd56, %rd207;
	st.shared.u32 	[%rd209], %r317;
	setp.eq.s32 	%p264, %r340, 999999999;
	@%p264 bra 	$L__BB0_166;
// %bb.242:                             // %oksrem4284
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1197, %r340, %r303;
	mul.wide.s32 	%rd210, %r1197, 4;
	add.s64 	%rd212, %rd56, %rd210;
	st.shared.u32 	[%rd212], %r318;
	setp.eq.s32 	%p265, %r341, 999999999;
	@%p265 bra 	$L__BB0_167;
// %bb.243:                             // %oksrem4352
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1198, %r341, %r303;
	mul.wide.s32 	%rd213, %r1198, 4;
	add.s64 	%rd215, %rd56, %rd213;
	st.shared.u32 	[%rd215], %r319;
	setp.eq.s32 	%p266, %r342, 999999999;
	@%p266 bra 	$L__BB0_168;
// %bb.244:                             // %oksrem4420
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1199, %r342, %r303;
	mul.wide.s32 	%rd216, %r1199, 4;
	add.s64 	%rd218, %rd56, %rd216;
	st.shared.u32 	[%rd218], %r320;
	setp.eq.s32 	%p267, %r343, 999999999;
	@%p267 bra 	$L__BB0_169;
// %bb.245:                             // %oksrem4488
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1200, %r343, %r303;
	mul.wide.s32 	%rd219, %r1200, 4;
	add.s64 	%rd221, %rd56, %rd219;
	st.shared.u32 	[%rd221], %r321;
	setp.eq.s32 	%p268, %r344, 999999999;
	@%p268 bra 	$L__BB0_170;
// %bb.246:                             // %oksrem4556
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1201, %r344, %r303;
	mul.wide.s32 	%rd222, %r1201, 4;
	add.s64 	%rd224, %rd56, %rd222;
	st.shared.u32 	[%rd224], %r322;
	setp.eq.s32 	%p269, %r345, 999999999;
	@%p269 bra 	$L__BB0_171;
// %bb.247:                             // %oksrem4624
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1202, %r345, %r303;
	mul.wide.s32 	%rd225, %r1202, 4;
	add.s64 	%rd227, %rd56, %rd225;
	st.shared.u32 	[%rd227], %r323;
	setp.eq.s32 	%p270, %r346, 999999999;
	@%p270 bra 	$L__BB0_172;
// %bb.248:                             // %oksrem4692
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1203, %r346, %r303;
	mul.wide.s32 	%rd228, %r1203, 4;
	add.s64 	%rd230, %rd56, %rd228;
	st.shared.u32 	[%rd230], %r324;
	setp.eq.s32 	%p271, %r347, 999999999;
	@%p271 bra 	$L__BB0_173;
// %bb.249:                             // %oksrem4761
                                        //   in Loop: Header=BB0_150 Depth=1
	selp.b32 	%r1204, 0, %r325, %p272;
	add.s32 	%r1205, %r347, %r303;
	mul.wide.s32 	%rd231, %r1205, 4;
	add.s64 	%rd233, %rd56, %rd231;
	st.shared.u32 	[%rd233], %r1204;
	setp.eq.s32 	%p273, %r348, 999999999;
	@%p273 bra 	$L__BB0_174;
// %bb.250:                             // %oksrem4829
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1206, %r348, %r303;
	mul.wide.s32 	%rd234, %r1206, 4;
	add.s64 	%rd236, %rd56, %rd234;
	mov.u32 	%r3801, 0;
	st.shared.u32 	[%rd236], %r3801;
	setp.eq.s32 	%p274, %r349, 999999999;
	@%p274 bra 	$L__BB0_175;
// %bb.251:                             // %oksrem4896
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1209, %r349, %r303;
	mul.wide.s32 	%rd237, %r1209, 4;
	add.s64 	%rd239, %rd56, %rd237;
	st.shared.u32 	[%rd239], %r3801;
	bar.sync 	0;
	mov.u32 	%r3802, %r3801;
	mov.u32 	%r3803, %r3801;
	mov.u32 	%r3804, %r3801;
	mov.u32 	%r3805, %r3801;
	mov.u32 	%r3806, %r3801;
	mov.u32 	%r3807, %r3801;
	mov.u32 	%r3808, %r3801;
	mov.u32 	%r3809, %r3801;
	mov.u32 	%r3810, %r3801;
	mov.u32 	%r3811, %r3801;
	mov.u32 	%r3812, %r3801;
	mov.u32 	%r3813, %r3801;
	mov.u32 	%r3814, %r3801;
	mov.u32 	%r3815, %r3801;
	mov.u32 	%r3816, %r3801;
	mov.u32 	%r3817, %r3801;
	mov.u32 	%r3818, %r3801;
	mov.u32 	%r3819, %r3801;
	mov.u32 	%r3820, %r3801;
	mov.u32 	%r3821, %r3801;
	mov.u32 	%r3822, %r3801;
	mov.u32 	%r3823, %r3801;
	mov.u32 	%r3824, %r3801;
	@%p91 bra 	$L__BB0_176;
// %bb.252:                             // %oksrem4959
                                        //   in Loop: Header=BB0_150 Depth=1
	cvt.u16.u32 	%rs88, %r302;
	mul.hi.s16 	%rs89, %rs88, 10923;
	shr.u16 	%rs90, %rs89, 15;
	shr.s16 	%rs91, %rs89, 2;
	add.s16 	%rs92, %rs91, %rs90;
	mul.lo.s16 	%rs93, %rs92, 24;
	sub.s16 	%rs94, %rs88, %rs93;
	cvt.s32.s16 	%r1210, %rs94;
	mul.wide.s32 	%rd240, %r1210, 4;
	add.s64 	%rd241, %rd16, %rd240;
	ld.shared.u32 	%r3801, [%rd241];
	ld.shared.u32 	%r3802, [%rd16+4];
	ld.shared.u32 	%r3803, [%rd16+8];
	ld.shared.u32 	%r3804, [%rd16+12];
	ld.shared.u32 	%r3805, [%rd16+16];
	ld.shared.u32 	%r3806, [%rd16+20];
	ld.shared.u32 	%r3807, [%rd16+24];
	ld.shared.u32 	%r3808, [%rd16+28];
	ld.shared.u32 	%r3809, [%rd16+32];
	ld.shared.u32 	%r3810, [%rd16+36];
	ld.shared.u32 	%r3811, [%rd16+40];
	ld.shared.u32 	%r3812, [%rd16+44];
	ld.shared.u32 	%r3813, [%rd16+48];
	ld.shared.u32 	%r3814, [%rd16+52];
	ld.shared.u32 	%r3815, [%rd16+56];
	ld.shared.u32 	%r3816, [%rd16+60];
	add.s16 	%rs95, %rs88, 16;
	mul.hi.s16 	%rs96, %rs95, 10923;
	shr.u16 	%rs97, %rs96, 15;
	shr.s16 	%rs98, %rs96, 2;
	add.s16 	%rs99, %rs98, %rs97;
	mul.lo.s16 	%rs100, %rs99, 24;
	sub.s16 	%rs101, %rs95, %rs100;
	cvt.s32.s16 	%r1211, %rs101;
	mul.wide.s32 	%rd242, %r1211, 4;
	add.s64 	%rd243, %rd16, %rd242;
	ld.shared.u32 	%r3817, [%rd243];
	add.s16 	%rs102, %rs88, 17;
	mul.hi.s16 	%rs103, %rs102, 10923;
	shr.u16 	%rs104, %rs103, 15;
	shr.s16 	%rs105, %rs103, 2;
	add.s16 	%rs106, %rs105, %rs104;
	mul.lo.s16 	%rs107, %rs106, 24;
	sub.s16 	%rs108, %rs102, %rs107;
	cvt.s32.s16 	%r1212, %rs108;
	mul.wide.s32 	%rd244, %r1212, 4;
	add.s64 	%rd245, %rd16, %rd244;
	ld.shared.u32 	%r3818, [%rd245];
	add.s16 	%rs109, %rs88, 18;
	mul.hi.s16 	%rs110, %rs109, 10923;
	shr.u16 	%rs111, %rs110, 15;
	shr.s16 	%rs112, %rs110, 2;
	add.s16 	%rs113, %rs112, %rs111;
	mul.lo.s16 	%rs114, %rs113, 24;
	sub.s16 	%rs115, %rs109, %rs114;
	cvt.s32.s16 	%r1213, %rs115;
	mul.wide.s32 	%rd246, %r1213, 4;
	add.s64 	%rd247, %rd16, %rd246;
	ld.shared.u32 	%r3819, [%rd247];
	add.s16 	%rs116, %rs88, 19;
	mul.hi.s16 	%rs117, %rs116, 10923;
	shr.u16 	%rs118, %rs117, 15;
	shr.s16 	%rs119, %rs117, 2;
	add.s16 	%rs120, %rs119, %rs118;
	mul.lo.s16 	%rs121, %rs120, 24;
	sub.s16 	%rs122, %rs116, %rs121;
	cvt.s32.s16 	%r1214, %rs122;
	mul.wide.s32 	%rd248, %r1214, 4;
	add.s64 	%rd249, %rd16, %rd248;
	ld.shared.u32 	%r3820, [%rd249];
	add.s16 	%rs123, %rs88, 20;
	mul.hi.s16 	%rs124, %rs123, 10923;
	shr.u16 	%rs125, %rs124, 15;
	shr.s16 	%rs126, %rs124, 2;
	add.s16 	%rs127, %rs126, %rs125;
	mul.lo.s16 	%rs128, %rs127, 24;
	sub.s16 	%rs129, %rs123, %rs128;
	cvt.s32.s16 	%r1215, %rs129;
	mul.wide.s32 	%rd250, %r1215, 4;
	add.s64 	%rd251, %rd16, %rd250;
	ld.shared.u32 	%r3821, [%rd251];
	add.s16 	%rs130, %rs88, 21;
	mul.hi.s16 	%rs131, %rs130, 10923;
	shr.u16 	%rs132, %rs131, 15;
	shr.s16 	%rs133, %rs131, 2;
	add.s16 	%rs134, %rs133, %rs132;
	mul.lo.s16 	%rs135, %rs134, 24;
	sub.s16 	%rs136, %rs130, %rs135;
	cvt.s32.s16 	%r1216, %rs136;
	mul.wide.s32 	%rd252, %r1216, 4;
	add.s64 	%rd253, %rd16, %rd252;
	ld.shared.u32 	%r3822, [%rd253];
	add.s16 	%rs137, %rs88, 22;
	mul.hi.s16 	%rs138, %rs137, 10923;
	shr.u16 	%rs139, %rs138, 15;
	shr.s16 	%rs140, %rs138, 2;
	add.s16 	%rs141, %rs140, %rs139;
	mul.lo.s16 	%rs142, %rs141, 24;
	sub.s16 	%rs143, %rs137, %rs142;
	cvt.s32.s16 	%r1217, %rs143;
	mul.wide.s32 	%rd254, %r1217, 4;
	add.s64 	%rd255, %rd16, %rd254;
	ld.shared.u32 	%r3823, [%rd255];
	add.s16 	%rs144, %rs88, 23;
	mul.hi.s16 	%rs145, %rs144, 10923;
	shr.u16 	%rs146, %rs145, 15;
	shr.s16 	%rs147, %rs145, 2;
	add.s16 	%rs148, %rs147, %rs146;
	mul.lo.s16 	%rs149, %rs148, 24;
	sub.s16 	%rs150, %rs144, %rs149;
	cvt.s32.s16 	%r1218, %rs150;
	mul.wide.s32 	%rd256, %r1218, 4;
	add.s64 	%rd257, %rd16, %rd256;
	ld.shared.u32 	%r3824, [%rd257];
$L__BB0_176:                            // %L13906
                                        //   in Loop: Header=BB0_150 Depth=1
	bar.sync 	0;
	mov.u32 	%r3825, 12;
	bra.uni 	$L__BB0_177;
$L__BB0_185:                            // %L28746
                                        //   in Loop: Header=BB0_177 Depth=2
	add.s32 	%r3827, %r3827, 1;
	mov.u32 	%r3826, 0;
	mov.u32 	%r3828, %r3826;
	mov.u32 	%r3829, %r3826;
$L__BB0_186:                            // %L28747
                                        //   in Loop: Header=BB0_177 Depth=2
	bar.sync 	0;
	add.s32 	%r3825, %r3825, -4;
	setp.ne.s32 	%p319, %r3825, -12;
	@%p319 bra 	$L__BB0_177;
	bra.uni 	$L__BB0_187;
$L__BB0_177:                            // %L13932
                                        //   Parent Loop BB0_150 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p277, %r3825, 12;
	selp.b32 	%r1756, %r3801, 0, %p277;
	setp.eq.s32 	%p278, %r3825, 8;
	selp.b32 	%r1757, %r3805, %r1756, %p278;
	setp.eq.s32 	%p279, %r3825, 4;
	selp.b32 	%r1758, %r3809, %r1757, %p279;
	setp.eq.s32 	%p280, %r3825, 0;
	selp.b32 	%r1759, %r3813, %r1758, %p280;
	setp.eq.s32 	%p281, %r3825, -4;
	selp.b32 	%r1760, %r3817, %r1759, %p281;
	setp.eq.s32 	%p282, %r3825, -8;
	selp.b32 	%r1761, %r3821, %r1760, %p282;
	selp.b32 	%r1762, %r3802, 0, %p277;
	selp.b32 	%r1763, %r3806, %r1762, %p278;
	selp.b32 	%r1764, %r3810, %r1763, %p279;
	selp.b32 	%r1765, %r3814, %r1764, %p280;
	selp.b32 	%r1766, %r3818, %r1765, %p281;
	selp.b32 	%r1767, %r3822, %r1766, %p282;
	selp.b32 	%r1768, %r3803, 0, %p277;
	selp.b32 	%r1769, %r3807, %r1768, %p278;
	selp.b32 	%r1770, %r3811, %r1769, %p279;
	selp.b32 	%r1771, %r3815, %r1770, %p280;
	selp.b32 	%r1772, %r3819, %r1771, %p281;
	selp.b32 	%r1773, %r3823, %r1772, %p282;
	selp.b32 	%r1774, %r3804, 0, %p277;
	selp.b32 	%r1775, %r3808, %r1774, %p278;
	selp.b32 	%r1776, %r3812, %r1775, %p279;
	selp.b32 	%r1777, %r3816, %r1776, %p280;
	selp.b32 	%r1778, %r3820, %r1777, %p281;
	selp.b32 	%r1779, %r3824, %r1778, %p282;
	mov.u16 	%rs188, 25600;
	// begin inline asm
	mov.b32 %r1225, {%rs188, %rs188};
	// end inline asm
	mov.u16 	%rs190, 21504;
	// begin inline asm
	mov.b32 %r1236, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1224, %r1761, -2004318072;
	mov.u32 	%r1361, 983055;
	// begin inline asm
	lop3.b32 %r1222, %r1361, %r1224, %r1225, 202;
	// end inline asm
	mov.u16 	%rs194, 18432;
	// begin inline asm
	mov.b32 %r1226, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1227, %r1225, %r1226;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1230, %r1222, %r1227;
	// end inline asm
	mov.u32 	%r1372, 15728880;
	// begin inline asm
	lop3.b32 %r1233, %r1372, %r1224, %r1236, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1237, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1238, %r1236, %r1237;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1241, %r1233, %r1238;
	// end inline asm
	// begin inline asm
	mov.b32 %r1271, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1282, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1270, %r1767, -2004318072;
	// begin inline asm
	lop3.b32 %r1268, %r1361, %r1270, %r1271, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1272, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1273, %r1271, %r1272;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1276, %r1268, %r1273;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1279, %r1372, %r1270, %r1282, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1283, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1284, %r1282, %r1283;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1287, %r1279, %r1284;
	// end inline asm
	// begin inline asm
	mov.b32 %r1317, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1328, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1316, %r1773, -2004318072;
	// begin inline asm
	lop3.b32 %r1314, %r1361, %r1316, %r1317, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1318, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1319, %r1317, %r1318;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1322, %r1314, %r1319;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1325, %r1372, %r1316, %r1328, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1329, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1330, %r1328, %r1329;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1333, %r1325, %r1330;
	// end inline asm
	// begin inline asm
	mov.b32 %r1363, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1374, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1362, %r1779, -2004318072;
	// begin inline asm
	lop3.b32 %r1360, %r1361, %r1362, %r1363, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1364, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1365, %r1363, %r1364;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1368, %r1360, %r1365;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1371, %r1372, %r1362, %r1374, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1375, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1376, %r1374, %r1375;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1379, %r1371, %r1376;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1230;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1404, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1241;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1407, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1276;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1410, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1287;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1413, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1322;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1416, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1333;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1419, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1368;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1422, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1379;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1425, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1691, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1491, %r1488}, {%r462, %r465}, {%r1404}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1500, %r1497}, {%r462, %r465}, {%r1407}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1509, %r1506}, {%r462, %r465}, {%r1410}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1518, %r1515}, {%r462, %r465}, {%r1413}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1527, %r1524}, {%r462, %r465}, {%r1416}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1536, %r1533}, {%r462, %r465}, {%r1419}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1545, %r1542}, {%r462, %r465}, {%r1422}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1554, %r1551}, {%r462, %r465}, {%r1425}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1484, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1486, %r1484, %r1488;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1489, %r514, %r1491, %r1486;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1493, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1495, %r1493, %r1497;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1498, %r514, %r1500, %r1495;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1502, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1504, %r1502, %r1506;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1507, %r514, %r1509, %r1504;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1511, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1513, %r1511, %r1515;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1516, %r514, %r1518, %r1513;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1520, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1522, %r1520, %r1524;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1525, %r514, %r1527, %r1522;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1529, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1531, %r1529, %r1533;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1534, %r514, %r1536, %r1531;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1538, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1540, %r1538, %r1542;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1543, %r514, %r1545, %r1540;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1547, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1549, %r1547, %r1551;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1552, %r514, %r1554, %r1549;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1556, %r517, %r1491;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1559, %r514, %r1488, %r1556;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1563, %r517, %r1500;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1566, %r514, %r1497, %r1563;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1570, %r517, %r1509;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1573, %r514, %r1506, %r1570;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1577, %r517, %r1518;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1580, %r514, %r1515, %r1577;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1584, %r517, %r1527;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1587, %r514, %r1524, %r1584;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1591, %r517, %r1536;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1594, %r514, %r1533, %r1591;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1598, %r517, %r1545;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1601, %r514, %r1542, %r1598;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1605, %r517, %r1554;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1608, %r514, %r1551, %r1605;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1693, %r1694}, {%r558, %r564, %r561, %r567}, {%r1489, %r1559}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1701, %r1702}, {%r558, %r564, %r561, %r567}, {%r1498, %r1566}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1709, %r1710}, {%r558, %r564, %r561, %r567}, {%r1507, %r1573}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1717, %r1718}, {%r558, %r564, %r561, %r567}, {%r1516, %r1580}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1725, %r1726}, {%r558, %r564, %r561, %r567}, {%r1525, %r1587}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1733, %r1734}, {%r558, %r564, %r561, %r567}, {%r1534, %r1594}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1741, %r1742}, {%r558, %r564, %r561, %r567}, {%r1543, %r1601}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1749, %r1750}, {%r558, %r564, %r561, %r567}, {%r1552, %r1608}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1692, %r1693, %r1694, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1696, %r1693, %r1694, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1700, %r1701, %r1702, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1704, %r1701, %r1702, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1708, %r1709, %r1710, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1712, %r1709, %r1710, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1716, %r1717, %r1718, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1720, %r1717, %r1718, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1724, %r1725, %r1726, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1728, %r1725, %r1726, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1732, %r1733, %r1734, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1736, %r1733, %r1734, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1740, %r1741, %r1742, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1744, %r1741, %r1742, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1748, %r1749, %r1750, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1752, %r1749, %r1750, %r1054;
	// end inline asm
	st.shared.u32 	[%rd7], %r1692;
	st.shared.u32 	[%rd8], %r1696;
	st.shared.u32 	[%rd9], %r1700;
	st.shared.u32 	[%rd10], %r1704;
	st.shared.u32 	[%rd17], %r1708;
	st.shared.u32 	[%rd18], %r1712;
	st.shared.u32 	[%rd9+256], %r1716;
	st.shared.u32 	[%rd10+256], %r1720;
	st.shared.u32 	[%rd19], %r1724;
	st.shared.u32 	[%rd20], %r1728;
	st.shared.u32 	[%rd9+512], %r1732;
	st.shared.u32 	[%rd10+512], %r1736;
	st.shared.u32 	[%rd21], %r1740;
	st.shared.u32 	[%rd22], %r1744;
	st.shared.u32 	[%rd9+768], %r1748;
	st.shared.u32 	[%rd10+768], %r1752;
	@%p276 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_178;
$L__BB0_253:                            // %pass8539
                                        //   in Loop: Header=BB0_177 Depth=2
	st.shared.u32 	[%rd7], %r1692;
	st.shared.u32 	[%rd8], %r1696;
	st.shared.u32 	[%rd9], %r1700;
	st.shared.u32 	[%rd10], %r1704;
	st.shared.u32 	[%rd17], %r1708;
	st.shared.u32 	[%rd18], %r1712;
	st.shared.u32 	[%rd9+256], %r1716;
	st.shared.u32 	[%rd10+256], %r1720;
	st.shared.u32 	[%rd19], %r1724;
	st.shared.u32 	[%rd20], %r1728;
	st.shared.u32 	[%rd9+512], %r1732;
	st.shared.u32 	[%rd10+512], %r1736;
	st.shared.u32 	[%rd21], %r1740;
	st.shared.u32 	[%rd22], %r1744;
	st.shared.u32 	[%rd9+768], %r1748;
	st.shared.u32 	[%rd10+768], %r1752;
$L__BB0_178:                            // %L22306
                                        //   in Loop: Header=BB0_177 Depth=2
	bar.sync 	0;
	mov.u32 	%r3830, %r1691;
	mov.u32 	%r3831, %r1691;
	mov.u32 	%r3832, %r1691;
	mov.u32 	%r3833, %r1691;
	@%p276 bra 	$L__BB0_254;
	bra.uni 	$L__BB0_179;
$L__BB0_254:                            // %pass10634
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3830, [%rd11];
	ld.shared.u32 	%r3831, [%rd12];
	ld.shared.u32 	%r3832, [%rd13];
	ld.shared.u32 	%r3833, [%rd14];
$L__BB0_179:                            // %L23381
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1816, %r1813}, {%r576, %r579}, {%r3830}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1825, %r1822}, {%r576, %r579}, {%r3831}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1834, %r1831}, {%r576, %r579}, {%r3832}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1843, %r1840}, {%r576, %r579}, {%r3833}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1809, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1811, %r1809, %r1813;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1814, %r628, %r1816, %r1811;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1818, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1820, %r1818, %r1822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1823, %r628, %r1825, %r1820;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1827, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1829, %r1827, %r1831;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1832, %r628, %r1834, %r1829;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1836, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1838, %r1836, %r1840;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1841, %r628, %r1843, %r1838;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1845, %r631, %r1816;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1848, %r628, %r1813, %r1845;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1852, %r631, %r1825;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1855, %r628, %r1822, %r1852;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1859, %r631, %r1834;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1862, %r628, %r1831, %r1859;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1866, %r631, %r1843;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1869, %r628, %r1840, %r1866;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1914, %r1917}, {%r672, %r678, %r675, %r681}, {%r1814, %r1848}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1933, %r1936}, {%r672, %r678, %r675, %r681}, {%r1823, %r1855}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1921, %r1925}, {%r672, %r678, %r675, %r681}, {%r1832, %r1862}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1940, %r1944}, {%r672, %r678, %r675, %r681}, {%r1841, %r1869}, {%r1691, %r1691};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1913, %r1914, %r1914;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1916, %r1917, %r1917, %r1913;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1920, %r1921, %r1921, %r1916;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1924, %r1925, %r1925, %r1920;
	// end inline asm
	mov.u32 	%r1948, 693446997;
	// begin inline asm
	fma.rn.f16x2 %r3883, %r1948, %r1924, %r3829;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1932, %r1933, %r1933;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1935, %r1936, %r1936, %r1932;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1939, %r1940, %r1940, %r1935;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1943, %r1944, %r1944, %r1939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3882, %r1948, %r1943, %r3828;
	// end inline asm
	add.s32 	%r3880, %r3826, 1;
	setp.eq.s32 	%p284, %r3880, 3;
	@%p284 bra 	$L__BB0_180;
	bra.uni 	$L__BB0_183;
$L__BB0_180:                            // %pass11103
                                        //   in Loop: Header=BB0_177 Depth=2
	@%p91 bra 	$L__BB0_182;
// %bb.181:                             // %pass11113
                                        //   in Loop: Header=BB0_177 Depth=2
	mul.lo.s32 	%r1951, %r3827, 589824;
	add.s32 	%r1952, %r121, %r1951;
	cvt.s64.s32 	%rd258, %r1952;
	add.s64 	%rd259, %rd258, %rd15;
	mul.hi.s64 	%rd260, %rd259, 1024819115206086201;
	shr.u64 	%rd261, %rd260, 63;
	shr.s64 	%rd262, %rd260, 25;
	add.s64 	%rd263, %rd262, %rd261;
	setp.lt.s64 	%p286, %rd259, 0;
	mul.lo.s64 	%rd264, %rd263, 603979776;
	setp.ne.s64 	%p287, %rd264, %rd259;
	and.pred  	%p288, %p286, %p287;
	selp.s64 	%rd265, -1, 0, %p288;
	add.s64 	%rd266, %rd263, %rd265;
	mul.lo.s64 	%rd267, %rd266, -603979776;
	add.s64 	%rd268, %rd267, %rd259;
	shl.b64 	%rd269, %rd268, 2;
	add.s64 	%rd270, %rd4, %rd269;
	st.global.u32 	[%rd270], %r3883;
	add.s32 	%r1953, %r122, %r1951;
	cvt.s64.s32 	%rd271, %r1953;
	add.s64 	%rd272, %rd271, %rd15;
	mul.hi.s64 	%rd273, %rd272, 1024819115206086201;
	shr.u64 	%rd274, %rd273, 63;
	shr.s64 	%rd275, %rd273, 25;
	add.s64 	%rd276, %rd275, %rd274;
	setp.lt.s64 	%p289, %rd272, 0;
	mul.lo.s64 	%rd277, %rd276, 603979776;
	setp.ne.s64 	%p290, %rd277, %rd272;
	and.pred  	%p291, %p289, %p290;
	selp.s64 	%rd278, -1, 0, %p291;
	add.s64 	%rd279, %rd276, %rd278;
	mul.lo.s64 	%rd280, %rd279, -603979776;
	add.s64 	%rd281, %rd280, %rd272;
	shl.b64 	%rd282, %rd281, 2;
	add.s64 	%rd283, %rd4, %rd282;
	st.global.u32 	[%rd283], %r3882;
$L__BB0_182:                            // %L23913
                                        //   in Loop: Header=BB0_177 Depth=2
	add.s32 	%r3827, %r3827, 1;
	mov.u32 	%r3880, 0;
	mov.u32 	%r3882, %r3880;
	mov.u32 	%r3883, %r3880;
$L__BB0_183:                            // %pass11279
                                        //   in Loop: Header=BB0_177 Depth=2
	mov.u32 	%r1955, 0;
	mov.u32 	%r3834, %r1955;
	mov.u32 	%r3835, %r1955;
	mov.u32 	%r3836, %r1955;
	mov.u32 	%r3837, %r1955;
	@%p91 bra 	$L__BB0_255;
// %bb.184:                             // %pass11409
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3834, [%rd23];
	ld.shared.u32 	%r3835, [%rd24];
	ld.shared.u32 	%r3836, [%rd25];
	ld.shared.u32 	%r3837, [%rd26];
$L__BB0_255:                            // %L24992
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1991, %r1988}, {%r576, %r579}, {%r3834}, {%r1955, %r1955};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2000, %r1997}, {%r576, %r579}, {%r3835}, {%r1955, %r1955};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2009, %r2006}, {%r576, %r579}, {%r3836}, {%r1955, %r1955};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2018, %r2015}, {%r576, %r579}, {%r3837}, {%r1955, %r1955};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1984, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1986, %r1984, %r1988;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1989, %r628, %r1991, %r1986;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1993, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1995, %r1993, %r1997;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1998, %r628, %r2000, %r1995;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2002, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2004, %r2002, %r2006;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2007, %r628, %r2009, %r2004;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2011, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2013, %r2011, %r2015;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2016, %r628, %r2018, %r2013;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2020, %r631, %r1991;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2023, %r628, %r1988, %r2020;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2027, %r631, %r2000;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2030, %r628, %r1997, %r2027;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2034, %r631, %r2009;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2037, %r628, %r2006, %r2034;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2041, %r631, %r2018;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2044, %r628, %r2015, %r2041;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2089, %r2092}, {%r672, %r678, %r675, %r681}, {%r1989, %r2023}, {%r1955, %r1955};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2108, %r2111}, {%r672, %r678, %r675, %r681}, {%r1998, %r2030}, {%r1955, %r1955};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2096, %r2100}, {%r672, %r678, %r675, %r681}, {%r2007, %r2037}, {%r1955, %r1955};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2115, %r2119}, {%r672, %r678, %r675, %r681}, {%r2016, %r2044}, {%r1955, %r1955};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2088, %r2089, %r2089;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2091, %r2092, %r2092, %r2088;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2095, %r2096, %r2096, %r2091;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2099, %r2100, %r2100, %r2095;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3887, %r1948, %r2099, %r3883;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2107, %r2108, %r2108;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2110, %r2111, %r2111, %r2107;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2114, %r2115, %r2115, %r2110;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2118, %r2119, %r2119, %r2114;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3886, %r1948, %r2118, %r3882;
	// end inline asm
	add.s32 	%r3884, %r3880, 1;
	setp.eq.s32 	%p293, %r3884, 3;
	@%p293 bra 	$L__BB0_256;
	bra.uni 	$L__BB0_259;
$L__BB0_256:                            // %pass11878
                                        //   in Loop: Header=BB0_177 Depth=2
	@%p91 bra 	$L__BB0_258;
// %bb.257:                             // %pass11888
                                        //   in Loop: Header=BB0_177 Depth=2
	mul.lo.s32 	%r2126, %r3827, 589824;
	add.s32 	%r2127, %r121, %r2126;
	cvt.s64.s32 	%rd284, %r2127;
	add.s64 	%rd285, %rd284, %rd15;
	mul.hi.s64 	%rd286, %rd285, 1024819115206086201;
	shr.u64 	%rd287, %rd286, 63;
	shr.s64 	%rd288, %rd286, 25;
	add.s64 	%rd289, %rd288, %rd287;
	setp.lt.s64 	%p295, %rd285, 0;
	mul.lo.s64 	%rd290, %rd289, 603979776;
	setp.ne.s64 	%p296, %rd290, %rd285;
	and.pred  	%p297, %p295, %p296;
	selp.s64 	%rd291, -1, 0, %p297;
	add.s64 	%rd292, %rd289, %rd291;
	mul.lo.s64 	%rd293, %rd292, -603979776;
	add.s64 	%rd294, %rd293, %rd285;
	shl.b64 	%rd295, %rd294, 2;
	add.s64 	%rd296, %rd4, %rd295;
	st.global.u32 	[%rd296], %r3887;
	add.s32 	%r2128, %r122, %r2126;
	cvt.s64.s32 	%rd297, %r2128;
	add.s64 	%rd298, %rd297, %rd15;
	mul.hi.s64 	%rd299, %rd298, 1024819115206086201;
	shr.u64 	%rd300, %rd299, 63;
	shr.s64 	%rd301, %rd299, 25;
	add.s64 	%rd302, %rd301, %rd300;
	setp.lt.s64 	%p298, %rd298, 0;
	mul.lo.s64 	%rd303, %rd302, 603979776;
	setp.ne.s64 	%p299, %rd303, %rd298;
	and.pred  	%p300, %p298, %p299;
	selp.s64 	%rd304, -1, 0, %p300;
	add.s64 	%rd305, %rd302, %rd304;
	mul.lo.s64 	%rd306, %rd305, -603979776;
	add.s64 	%rd307, %rd306, %rd298;
	shl.b64 	%rd308, %rd307, 2;
	add.s64 	%rd309, %rd4, %rd308;
	st.global.u32 	[%rd309], %r3886;
$L__BB0_258:                            // %L25524
                                        //   in Loop: Header=BB0_177 Depth=2
	add.s32 	%r3827, %r3827, 1;
	mov.u32 	%r3884, 0;
	mov.u32 	%r3886, %r3884;
	mov.u32 	%r3887, %r3884;
$L__BB0_259:                            // %pass12054
                                        //   in Loop: Header=BB0_177 Depth=2
	mov.u32 	%r2130, 0;
	mov.u32 	%r3838, %r2130;
	mov.u32 	%r3839, %r2130;
	mov.u32 	%r3840, %r2130;
	mov.u32 	%r3841, %r2130;
	@%p91 bra 	$L__BB0_261;
// %bb.260:                             // %pass12184
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3838, [%rd27];
	ld.shared.u32 	%r3839, [%rd28];
	ld.shared.u32 	%r3840, [%rd29];
	ld.shared.u32 	%r3841, [%rd30];
$L__BB0_261:                            // %L26603
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2166, %r2163}, {%r576, %r579}, {%r3838}, {%r2130, %r2130};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2175, %r2172}, {%r576, %r579}, {%r3839}, {%r2130, %r2130};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2184, %r2181}, {%r576, %r579}, {%r3840}, {%r2130, %r2130};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2193, %r2190}, {%r576, %r579}, {%r3841}, {%r2130, %r2130};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2159, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2161, %r2159, %r2163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2164, %r628, %r2166, %r2161;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2168, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2170, %r2168, %r2172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2173, %r628, %r2175, %r2170;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2177, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2179, %r2177, %r2181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2182, %r628, %r2184, %r2179;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2186, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2188, %r2186, %r2190;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2191, %r628, %r2193, %r2188;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2195, %r631, %r2166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2198, %r628, %r2163, %r2195;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2202, %r631, %r2175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2205, %r628, %r2172, %r2202;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2209, %r631, %r2184;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2212, %r628, %r2181, %r2209;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2216, %r631, %r2193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2219, %r628, %r2190, %r2216;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2264, %r2267}, {%r672, %r678, %r675, %r681}, {%r2164, %r2198}, {%r2130, %r2130};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2283, %r2286}, {%r672, %r678, %r675, %r681}, {%r2173, %r2205}, {%r2130, %r2130};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2271, %r2275}, {%r672, %r678, %r675, %r681}, {%r2182, %r2212}, {%r2130, %r2130};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2290, %r2294}, {%r672, %r678, %r675, %r681}, {%r2191, %r2219}, {%r2130, %r2130};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2263, %r2264, %r2264;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2266, %r2267, %r2267, %r2263;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2270, %r2271, %r2271, %r2266;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2274, %r2275, %r2275, %r2270;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3891, %r1948, %r2274, %r3887;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2282, %r2283, %r2283;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2285, %r2286, %r2286, %r2282;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2289, %r2290, %r2290, %r2285;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2293, %r2294, %r2294, %r2289;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3890, %r1948, %r2293, %r3886;
	// end inline asm
	add.s32 	%r3888, %r3884, 1;
	setp.eq.s32 	%p302, %r3888, 3;
	@%p302 bra 	$L__BB0_262;
	bra.uni 	$L__BB0_265;
$L__BB0_262:                            // %pass12653
                                        //   in Loop: Header=BB0_177 Depth=2
	@%p91 bra 	$L__BB0_264;
// %bb.263:                             // %pass12663
                                        //   in Loop: Header=BB0_177 Depth=2
	mul.lo.s32 	%r2301, %r3827, 589824;
	add.s32 	%r2302, %r121, %r2301;
	cvt.s64.s32 	%rd310, %r2302;
	add.s64 	%rd311, %rd310, %rd15;
	mul.hi.s64 	%rd312, %rd311, 1024819115206086201;
	shr.u64 	%rd313, %rd312, 63;
	shr.s64 	%rd314, %rd312, 25;
	add.s64 	%rd315, %rd314, %rd313;
	setp.lt.s64 	%p304, %rd311, 0;
	mul.lo.s64 	%rd316, %rd315, 603979776;
	setp.ne.s64 	%p305, %rd316, %rd311;
	and.pred  	%p306, %p304, %p305;
	selp.s64 	%rd317, -1, 0, %p306;
	add.s64 	%rd318, %rd315, %rd317;
	mul.lo.s64 	%rd319, %rd318, -603979776;
	add.s64 	%rd320, %rd319, %rd311;
	shl.b64 	%rd321, %rd320, 2;
	add.s64 	%rd322, %rd4, %rd321;
	st.global.u32 	[%rd322], %r3891;
	add.s32 	%r2303, %r122, %r2301;
	cvt.s64.s32 	%rd323, %r2303;
	add.s64 	%rd324, %rd323, %rd15;
	mul.hi.s64 	%rd325, %rd324, 1024819115206086201;
	shr.u64 	%rd326, %rd325, 63;
	shr.s64 	%rd327, %rd325, 25;
	add.s64 	%rd328, %rd327, %rd326;
	setp.lt.s64 	%p307, %rd324, 0;
	mul.lo.s64 	%rd329, %rd328, 603979776;
	setp.ne.s64 	%p308, %rd329, %rd324;
	and.pred  	%p309, %p307, %p308;
	selp.s64 	%rd330, -1, 0, %p309;
	add.s64 	%rd331, %rd328, %rd330;
	mul.lo.s64 	%rd332, %rd331, -603979776;
	add.s64 	%rd333, %rd332, %rd324;
	shl.b64 	%rd334, %rd333, 2;
	add.s64 	%rd335, %rd4, %rd334;
	st.global.u32 	[%rd335], %r3890;
$L__BB0_264:                            // %L27135
                                        //   in Loop: Header=BB0_177 Depth=2
	add.s32 	%r3827, %r3827, 1;
	mov.u32 	%r3888, 0;
	mov.u32 	%r3890, %r3888;
	mov.u32 	%r3891, %r3888;
$L__BB0_265:                            // %pass12829
                                        //   in Loop: Header=BB0_177 Depth=2
	mov.u32 	%r2305, 0;
	mov.u32 	%r3842, %r2305;
	mov.u32 	%r3843, %r2305;
	mov.u32 	%r3844, %r2305;
	mov.u32 	%r3845, %r2305;
	@%p91 bra 	$L__BB0_267;
// %bb.266:                             // %pass12959
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3842, [%rd31];
	ld.shared.u32 	%r3843, [%rd32];
	ld.shared.u32 	%r3844, [%rd33];
	ld.shared.u32 	%r3845, [%rd34];
$L__BB0_267:                            // %L28214
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2341, %r2338}, {%r576, %r579}, {%r3842}, {%r2305, %r2305};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2350, %r2347}, {%r576, %r579}, {%r3843}, {%r2305, %r2305};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2359, %r2356}, {%r576, %r579}, {%r3844}, {%r2305, %r2305};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2368, %r2365}, {%r576, %r579}, {%r3845}, {%r2305, %r2305};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2334, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2336, %r2334, %r2338;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2339, %r628, %r2341, %r2336;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2343, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2345, %r2343, %r2347;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2348, %r628, %r2350, %r2345;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2352, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2354, %r2352, %r2356;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2357, %r628, %r2359, %r2354;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2361, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2363, %r2361, %r2365;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2366, %r628, %r2368, %r2363;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2370, %r631, %r2341;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2373, %r628, %r2338, %r2370;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2377, %r631, %r2350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2380, %r628, %r2347, %r2377;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2384, %r631, %r2359;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2387, %r628, %r2356, %r2384;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2391, %r631, %r2368;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2394, %r628, %r2365, %r2391;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2439, %r2442}, {%r672, %r678, %r675, %r681}, {%r2339, %r2373}, {%r2305, %r2305};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2458, %r2461}, {%r672, %r678, %r675, %r681}, {%r2348, %r2380}, {%r2305, %r2305};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2446, %r2450}, {%r672, %r678, %r675, %r681}, {%r2357, %r2387}, {%r2305, %r2305};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2465, %r2469}, {%r672, %r678, %r675, %r681}, {%r2366, %r2394}, {%r2305, %r2305};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2438, %r2439, %r2439;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2441, %r2442, %r2442, %r2438;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2445, %r2446, %r2446, %r2441;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2449, %r2450, %r2450, %r2445;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3829, %r1948, %r2449, %r3891;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2457, %r2458, %r2458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2460, %r2461, %r2461, %r2457;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2464, %r2465, %r2465, %r2460;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2468, %r2469, %r2469, %r2464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3828, %r1948, %r2468, %r3890;
	// end inline asm
	add.s32 	%r3826, %r3888, 1;
	setp.eq.s32 	%p311, %r3826, 3;
	@%p311 bra 	$L__BB0_268;
	bra.uni 	$L__BB0_186;
$L__BB0_268:                            // %pass13428
                                        //   in Loop: Header=BB0_177 Depth=2
	@%p91 bra 	$L__BB0_185;
// %bb.269:                             // %pass13438
                                        //   in Loop: Header=BB0_177 Depth=2
	mul.lo.s32 	%r2476, %r3827, 589824;
	add.s32 	%r2477, %r121, %r2476;
	cvt.s64.s32 	%rd336, %r2477;
	add.s64 	%rd337, %rd336, %rd15;
	mul.hi.s64 	%rd338, %rd337, 1024819115206086201;
	shr.u64 	%rd339, %rd338, 63;
	shr.s64 	%rd340, %rd338, 25;
	add.s64 	%rd341, %rd340, %rd339;
	setp.lt.s64 	%p313, %rd337, 0;
	mul.lo.s64 	%rd342, %rd341, 603979776;
	setp.ne.s64 	%p314, %rd342, %rd337;
	and.pred  	%p315, %p313, %p314;
	selp.s64 	%rd343, -1, 0, %p315;
	add.s64 	%rd344, %rd341, %rd343;
	mul.lo.s64 	%rd345, %rd344, -603979776;
	add.s64 	%rd346, %rd345, %rd337;
	shl.b64 	%rd347, %rd346, 2;
	add.s64 	%rd348, %rd4, %rd347;
	st.global.u32 	[%rd348], %r3829;
	add.s32 	%r2478, %r122, %r2476;
	cvt.s64.s32 	%rd349, %r2478;
	add.s64 	%rd350, %rd349, %rd15;
	mul.hi.s64 	%rd351, %rd350, 1024819115206086201;
	shr.u64 	%rd352, %rd351, 63;
	shr.s64 	%rd353, %rd351, 25;
	add.s64 	%rd354, %rd353, %rd352;
	setp.lt.s64 	%p316, %rd350, 0;
	mul.lo.s64 	%rd355, %rd354, 603979776;
	setp.ne.s64 	%p317, %rd355, %rd350;
	and.pred  	%p318, %p316, %p317;
	selp.s64 	%rd356, -1, 0, %p318;
	add.s64 	%rd357, %rd354, %rd356;
	mul.lo.s64 	%rd358, %rd357, -603979776;
	add.s64 	%rd359, %rd358, %rd350;
	shl.b64 	%rd360, %rd359, 2;
	add.s64 	%rd361, %rd4, %rd360;
	st.global.u32 	[%rd361], %r3828;
	bra.uni 	$L__BB0_185;
$L__BB0_187:                            // %L28772.preheader
                                        //   in Loop: Header=BB0_150 Depth=1
	mov.u32 	%r3850, 12;
	bra.uni 	$L__BB0_188;
$L__BB0_196:                            // %L43586
                                        //   in Loop: Header=BB0_188 Depth=2
	add.s32 	%r3827, %r3827, 1;
	mov.u32 	%r3826, 0;
	mov.u32 	%r3828, %r3826;
	mov.u32 	%r3829, %r3826;
$L__BB0_197:                            // %L43587
                                        //   in Loop: Header=BB0_188 Depth=2
	bar.sync 	0;
	add.s32 	%r3850, %r3850, -4;
	setp.ne.s32 	%p363, %r3850, -12;
	@%p363 bra 	$L__BB0_188;
	bra.uni 	$L__BB0_198;
$L__BB0_188:                            // %L28772
                                        //   Parent Loop BB0_150 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p321, %r3850, 12;
	selp.b32 	%r3017, %r3801, 0, %p321;
	setp.eq.s32 	%p322, %r3850, 8;
	selp.b32 	%r3018, %r3805, %r3017, %p322;
	setp.eq.s32 	%p323, %r3850, 4;
	selp.b32 	%r3019, %r3809, %r3018, %p323;
	setp.eq.s32 	%p324, %r3850, 0;
	selp.b32 	%r3020, %r3813, %r3019, %p324;
	setp.eq.s32 	%p325, %r3850, -4;
	selp.b32 	%r3021, %r3817, %r3020, %p325;
	setp.eq.s32 	%p326, %r3850, -8;
	selp.b32 	%r3022, %r3821, %r3021, %p326;
	selp.b32 	%r3023, %r3802, 0, %p321;
	selp.b32 	%r3024, %r3806, %r3023, %p322;
	selp.b32 	%r3025, %r3810, %r3024, %p323;
	selp.b32 	%r3026, %r3814, %r3025, %p324;
	selp.b32 	%r3027, %r3818, %r3026, %p325;
	selp.b32 	%r3028, %r3822, %r3027, %p326;
	selp.b32 	%r3029, %r3803, 0, %p321;
	selp.b32 	%r3030, %r3807, %r3029, %p322;
	selp.b32 	%r3031, %r3811, %r3030, %p323;
	selp.b32 	%r3032, %r3815, %r3031, %p324;
	selp.b32 	%r3033, %r3819, %r3032, %p325;
	selp.b32 	%r3034, %r3823, %r3033, %p326;
	selp.b32 	%r3035, %r3804, 0, %p321;
	selp.b32 	%r3036, %r3808, %r3035, %p322;
	selp.b32 	%r3037, %r3812, %r3036, %p323;
	selp.b32 	%r3038, %r3816, %r3037, %p324;
	selp.b32 	%r3039, %r3820, %r3038, %p325;
	selp.b32 	%r3040, %r3824, %r3039, %p326;
	// begin inline asm
	mov.b32 %r2508, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2519, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r3041, %r3022, 8;
	xor.b32  	%r2518, %r3041, 8947848;
	// begin inline asm
	lop3.b32 %r2505, %r1361, %r2518, %r2508, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2509, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2510, %r2508, %r2509;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2513, %r2505, %r2510;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2516, %r1372, %r2518, %r2519, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2520, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2521, %r2519, %r2520;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2524, %r2516, %r2521;
	// end inline asm
	// begin inline asm
	mov.b32 %r2554, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2565, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r3042, %r3028, 8;
	xor.b32  	%r2564, %r3042, 8947848;
	// begin inline asm
	lop3.b32 %r2551, %r1361, %r2564, %r2554, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2555, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2556, %r2554, %r2555;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2559, %r2551, %r2556;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2562, %r1372, %r2564, %r2565, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2566, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2567, %r2565, %r2566;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2570, %r2562, %r2567;
	// end inline asm
	// begin inline asm
	mov.b32 %r2600, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2611, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r3043, %r3034, 8;
	xor.b32  	%r2610, %r3043, 8947848;
	// begin inline asm
	lop3.b32 %r2597, %r1361, %r2610, %r2600, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2601, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2602, %r2600, %r2601;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2605, %r2597, %r2602;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2608, %r1372, %r2610, %r2611, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2612, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2613, %r2611, %r2612;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2616, %r2608, %r2613;
	// end inline asm
	// begin inline asm
	mov.b32 %r2646, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2657, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r3044, %r3040, 8;
	xor.b32  	%r2656, %r3044, 8947848;
	// begin inline asm
	lop3.b32 %r2643, %r1361, %r2656, %r2646, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2647, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2648, %r2646, %r2647;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2651, %r2643, %r2648;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2654, %r1372, %r2656, %r2657, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2658, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2659, %r2657, %r2658;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2662, %r2654, %r2659;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2513;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2665, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2524;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2668, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2559;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2671, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2570;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2674, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2605;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2677, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2616;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2680, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2651;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2683, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2662;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2686, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r2952, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2752, %r2749}, {%r462, %r465}, {%r2665}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2761, %r2758}, {%r462, %r465}, {%r2668}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2770, %r2767}, {%r462, %r465}, {%r2671}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2779, %r2776}, {%r462, %r465}, {%r2674}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2788, %r2785}, {%r462, %r465}, {%r2677}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2797, %r2794}, {%r462, %r465}, {%r2680}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2806, %r2803}, {%r462, %r465}, {%r2683}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2815, %r2812}, {%r462, %r465}, {%r2686}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2745, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2747, %r2745, %r2749;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2750, %r514, %r2752, %r2747;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2754, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2756, %r2754, %r2758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2759, %r514, %r2761, %r2756;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2763, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2765, %r2763, %r2767;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2768, %r514, %r2770, %r2765;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2772, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2774, %r2772, %r2776;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2777, %r514, %r2779, %r2774;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2781, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2783, %r2781, %r2785;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2786, %r514, %r2788, %r2783;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2790, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2792, %r2790, %r2794;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2795, %r514, %r2797, %r2792;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2799, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2801, %r2799, %r2803;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2804, %r514, %r2806, %r2801;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2808, %r517;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2810, %r2808, %r2812;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2813, %r514, %r2815, %r2810;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2817, %r517, %r2752;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2820, %r514, %r2749, %r2817;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2824, %r517, %r2761;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2827, %r514, %r2758, %r2824;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2831, %r517, %r2770;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2834, %r514, %r2767, %r2831;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2838, %r517, %r2779;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2841, %r514, %r2776, %r2838;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2845, %r517, %r2788;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2848, %r514, %r2785, %r2845;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2852, %r517, %r2797;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2855, %r514, %r2794, %r2852;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2859, %r517, %r2806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2862, %r514, %r2803, %r2859;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2866, %r517, %r2815;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2869, %r514, %r2812, %r2866;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2954, %r2955}, {%r558, %r564, %r561, %r567}, {%r2750, %r2820}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2962, %r2963}, {%r558, %r564, %r561, %r567}, {%r2759, %r2827}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2970, %r2971}, {%r558, %r564, %r561, %r567}, {%r2768, %r2834}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2978, %r2979}, {%r558, %r564, %r561, %r567}, {%r2777, %r2841}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2986, %r2987}, {%r558, %r564, %r561, %r567}, {%r2786, %r2848}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2994, %r2995}, {%r558, %r564, %r561, %r567}, {%r2795, %r2855}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3002, %r3003}, {%r558, %r564, %r561, %r567}, {%r2804, %r2862}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3010, %r3011}, {%r558, %r564, %r561, %r567}, {%r2813, %r2869}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	prmt.b32 %r2953, %r2954, %r2955, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2957, %r2954, %r2955, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2961, %r2962, %r2963, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2965, %r2962, %r2963, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2969, %r2970, %r2971, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2973, %r2970, %r2971, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2977, %r2978, %r2979, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2981, %r2978, %r2979, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2985, %r2986, %r2987, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2989, %r2986, %r2987, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2993, %r2994, %r2995, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2997, %r2994, %r2995, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r3001, %r3002, %r3003, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r3005, %r3002, %r3003, %r1054;
	// end inline asm
	// begin inline asm
	prmt.b32 %r3009, %r3010, %r3011, %r1050;
	// end inline asm
	// begin inline asm
	prmt.b32 %r3013, %r3010, %r3011, %r1054;
	// end inline asm
	st.shared.u32 	[%rd7], %r2953;
	st.shared.u32 	[%rd8], %r2957;
	st.shared.u32 	[%rd9], %r2961;
	st.shared.u32 	[%rd10], %r2965;
	st.shared.u32 	[%rd17], %r2969;
	st.shared.u32 	[%rd18], %r2973;
	st.shared.u32 	[%rd9+256], %r2977;
	st.shared.u32 	[%rd10+256], %r2981;
	st.shared.u32 	[%rd19], %r2985;
	st.shared.u32 	[%rd20], %r2989;
	st.shared.u32 	[%rd9+512], %r2993;
	st.shared.u32 	[%rd10+512], %r2997;
	st.shared.u32 	[%rd21], %r3001;
	st.shared.u32 	[%rd22], %r3005;
	st.shared.u32 	[%rd9+768], %r3009;
	st.shared.u32 	[%rd10+768], %r3013;
	@%p276 bra 	$L__BB0_270;
	bra.uni 	$L__BB0_189;
$L__BB0_270:                            // %pass15845
                                        //   in Loop: Header=BB0_188 Depth=2
	st.shared.u32 	[%rd7], %r2953;
	st.shared.u32 	[%rd8], %r2957;
	st.shared.u32 	[%rd9], %r2961;
	st.shared.u32 	[%rd10], %r2965;
	st.shared.u32 	[%rd17], %r2969;
	st.shared.u32 	[%rd18], %r2973;
	st.shared.u32 	[%rd9+256], %r2977;
	st.shared.u32 	[%rd10+256], %r2981;
	st.shared.u32 	[%rd19], %r2985;
	st.shared.u32 	[%rd20], %r2989;
	st.shared.u32 	[%rd9+512], %r2993;
	st.shared.u32 	[%rd10+512], %r2997;
	st.shared.u32 	[%rd21], %r3001;
	st.shared.u32 	[%rd22], %r3005;
	st.shared.u32 	[%rd9+768], %r3009;
	st.shared.u32 	[%rd10+768], %r3013;
$L__BB0_189:                            // %L37146
                                        //   in Loop: Header=BB0_188 Depth=2
	bar.sync 	0;
	mov.u32 	%r3855, %r2952;
	mov.u32 	%r3856, %r2952;
	mov.u32 	%r3857, %r2952;
	mov.u32 	%r3858, %r2952;
	@%p276 bra 	$L__BB0_271;
	bra.uni 	$L__BB0_190;
$L__BB0_271:                            // %pass17940
                                        //   in Loop: Header=BB0_188 Depth=2
	ld.shared.u32 	%r3858, [%rd11];
	ld.shared.u32 	%r3857, [%rd12];
	ld.shared.u32 	%r3856, [%rd13];
	ld.shared.u32 	%r3855, [%rd14];
$L__BB0_190:                            // %L38221
                                        //   in Loop: Header=BB0_188 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3081, %r3078}, {%r576, %r579}, {%r3858}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3090, %r3087}, {%r576, %r579}, {%r3857}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3099, %r3096}, {%r576, %r579}, {%r3856}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3108, %r3105}, {%r576, %r579}, {%r3855}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3074, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3076, %r3074, %r3078;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3079, %r628, %r3081, %r3076;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3083, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3085, %r3083, %r3087;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3088, %r628, %r3090, %r3085;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3092, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3094, %r3092, %r3096;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3097, %r628, %r3099, %r3094;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3101, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3103, %r3101, %r3105;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3106, %r628, %r3108, %r3103;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3110, %r631, %r3081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3113, %r628, %r3078, %r3110;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3117, %r631, %r3090;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3120, %r628, %r3087, %r3117;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3124, %r631, %r3099;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3127, %r628, %r3096, %r3124;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3131, %r631, %r3108;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3134, %r628, %r3105, %r3131;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3179, %r3182}, {%r672, %r678, %r675, %r681}, {%r3079, %r3113}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3198, %r3201}, {%r672, %r678, %r675, %r681}, {%r3088, %r3120}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3186, %r3190}, {%r672, %r678, %r675, %r681}, {%r3097, %r3127}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3205, %r3209}, {%r672, %r678, %r675, %r681}, {%r3106, %r3134}, {%r2952, %r2952};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3178, %r3179, %r3179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3181, %r3182, %r3182, %r3178;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3185, %r3186, %r3186, %r3181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3189, %r3190, %r3190, %r3185;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3895, %r1948, %r3189, %r3829;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3197, %r3198, %r3198;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3200, %r3201, %r3201, %r3197;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3204, %r3205, %r3205, %r3200;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3208, %r3209, %r3209, %r3204;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3894, %r1948, %r3208, %r3828;
	// end inline asm
	add.s32 	%r3892, %r3826, 1;
	setp.eq.s32 	%p328, %r3892, 3;
	@%p328 bra 	$L__BB0_191;
	bra.uni 	$L__BB0_194;
$L__BB0_191:                            // %pass18409
                                        //   in Loop: Header=BB0_188 Depth=2
	@%p91 bra 	$L__BB0_193;
// %bb.192:                             // %pass18419
                                        //   in Loop: Header=BB0_188 Depth=2
	mul.lo.s32 	%r3216, %r3827, 589824;
	add.s32 	%r3217, %r121, %r3216;
	cvt.s64.s32 	%rd362, %r3217;
	add.s64 	%rd363, %rd362, %rd15;
	mul.hi.s64 	%rd364, %rd363, 1024819115206086201;
	shr.u64 	%rd365, %rd364, 63;
	shr.s64 	%rd366, %rd364, 25;
	add.s64 	%rd367, %rd366, %rd365;
	setp.lt.s64 	%p330, %rd363, 0;
	mul.lo.s64 	%rd368, %rd367, 603979776;
	setp.ne.s64 	%p331, %rd368, %rd363;
	and.pred  	%p332, %p330, %p331;
	selp.s64 	%rd369, -1, 0, %p332;
	add.s64 	%rd370, %rd367, %rd369;
	mul.lo.s64 	%rd371, %rd370, -603979776;
	add.s64 	%rd372, %rd371, %rd363;
	shl.b64 	%rd373, %rd372, 2;
	add.s64 	%rd374, %rd4, %rd373;
	st.global.u32 	[%rd374], %r3895;
	add.s32 	%r3218, %r122, %r3216;
	cvt.s64.s32 	%rd375, %r3218;
	add.s64 	%rd376, %rd375, %rd15;
	mul.hi.s64 	%rd377, %rd376, 1024819115206086201;
	shr.u64 	%rd378, %rd377, 63;
	shr.s64 	%rd379, %rd377, 25;
	add.s64 	%rd380, %rd379, %rd378;
	setp.lt.s64 	%p333, %rd376, 0;
	mul.lo.s64 	%rd381, %rd380, 603979776;
	setp.ne.s64 	%p334, %rd381, %rd376;
	and.pred  	%p335, %p333, %p334;
	selp.s64 	%rd382, -1, 0, %p335;
	add.s64 	%rd383, %rd380, %rd382;
	mul.lo.s64 	%rd384, %rd383, -603979776;
	add.s64 	%rd385, %rd384, %rd376;
	shl.b64 	%rd386, %rd385, 2;
	add.s64 	%rd387, %rd4, %rd386;
	st.global.u32 	[%rd387], %r3894;
$L__BB0_193:                            // %L38753
                                        //   in Loop: Header=BB0_188 Depth=2
	add.s32 	%r3827, %r3827, 1;
	mov.u32 	%r3892, 0;
	mov.u32 	%r3894, %r3892;
	mov.u32 	%r3895, %r3892;
$L__BB0_194:                            // %pass18585
                                        //   in Loop: Header=BB0_188 Depth=2
	mov.u32 	%r3220, 0;
	mov.u32 	%r3859, %r3220;
	mov.u32 	%r3860, %r3220;
	mov.u32 	%r3861, %r3220;
	mov.u32 	%r3862, %r3220;
	@%p91 bra 	$L__BB0_272;
// %bb.195:                             // %pass18715
                                        //   in Loop: Header=BB0_188 Depth=2
	ld.shared.u32 	%r3862, [%rd23];
	ld.shared.u32 	%r3861, [%rd24];
	ld.shared.u32 	%r3860, [%rd25];
	ld.shared.u32 	%r3859, [%rd26];
$L__BB0_272:                            // %L39832
                                        //   in Loop: Header=BB0_188 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3256, %r3253}, {%r576, %r579}, {%r3862}, {%r3220, %r3220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3265, %r3262}, {%r576, %r579}, {%r3861}, {%r3220, %r3220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3274, %r3271}, {%r576, %r579}, {%r3860}, {%r3220, %r3220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3283, %r3280}, {%r576, %r579}, {%r3859}, {%r3220, %r3220};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3249, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3251, %r3249, %r3253;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3254, %r628, %r3256, %r3251;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3258, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3260, %r3258, %r3262;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3263, %r628, %r3265, %r3260;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3267, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3269, %r3267, %r3271;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3272, %r628, %r3274, %r3269;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3276, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3278, %r3276, %r3280;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3281, %r628, %r3283, %r3278;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3285, %r631, %r3256;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3288, %r628, %r3253, %r3285;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3292, %r631, %r3265;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3295, %r628, %r3262, %r3292;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3299, %r631, %r3274;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3302, %r628, %r3271, %r3299;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3306, %r631, %r3283;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3309, %r628, %r3280, %r3306;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3354, %r3357}, {%r672, %r678, %r675, %r681}, {%r3254, %r3288}, {%r3220, %r3220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3373, %r3376}, {%r672, %r678, %r675, %r681}, {%r3263, %r3295}, {%r3220, %r3220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3361, %r3365}, {%r672, %r678, %r675, %r681}, {%r3272, %r3302}, {%r3220, %r3220};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3380, %r3384}, {%r672, %r678, %r675, %r681}, {%r3281, %r3309}, {%r3220, %r3220};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3353, %r3354, %r3354;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3356, %r3357, %r3357, %r3353;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3360, %r3361, %r3361, %r3356;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3364, %r3365, %r3365, %r3360;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3899, %r1948, %r3364, %r3895;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3372, %r3373, %r3373;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3375, %r3376, %r3376, %r3372;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3379, %r3380, %r3380, %r3375;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3383, %r3384, %r3384, %r3379;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3898, %r1948, %r3383, %r3894;
	// end inline asm
	add.s32 	%r3896, %r3892, 1;
	setp.eq.s32 	%p337, %r3896, 3;
	@%p337 bra 	$L__BB0_273;
	bra.uni 	$L__BB0_276;
$L__BB0_273:                            // %pass19184
                                        //   in Loop: Header=BB0_188 Depth=2
	@%p91 bra 	$L__BB0_275;
// %bb.274:                             // %pass19194
                                        //   in Loop: Header=BB0_188 Depth=2
	mul.lo.s32 	%r3391, %r3827, 589824;
	add.s32 	%r3392, %r121, %r3391;
	cvt.s64.s32 	%rd388, %r3392;
	add.s64 	%rd389, %rd388, %rd15;
	mul.hi.s64 	%rd390, %rd389, 1024819115206086201;
	shr.u64 	%rd391, %rd390, 63;
	shr.s64 	%rd392, %rd390, 25;
	add.s64 	%rd393, %rd392, %rd391;
	setp.lt.s64 	%p339, %rd389, 0;
	mul.lo.s64 	%rd394, %rd393, 603979776;
	setp.ne.s64 	%p340, %rd394, %rd389;
	and.pred  	%p341, %p339, %p340;
	selp.s64 	%rd395, -1, 0, %p341;
	add.s64 	%rd396, %rd393, %rd395;
	mul.lo.s64 	%rd397, %rd396, -603979776;
	add.s64 	%rd398, %rd397, %rd389;
	shl.b64 	%rd399, %rd398, 2;
	add.s64 	%rd400, %rd4, %rd399;
	st.global.u32 	[%rd400], %r3899;
	add.s32 	%r3393, %r122, %r3391;
	cvt.s64.s32 	%rd401, %r3393;
	add.s64 	%rd402, %rd401, %rd15;
	mul.hi.s64 	%rd403, %rd402, 1024819115206086201;
	shr.u64 	%rd404, %rd403, 63;
	shr.s64 	%rd405, %rd403, 25;
	add.s64 	%rd406, %rd405, %rd404;
	setp.lt.s64 	%p342, %rd402, 0;
	mul.lo.s64 	%rd407, %rd406, 603979776;
	setp.ne.s64 	%p343, %rd407, %rd402;
	and.pred  	%p344, %p342, %p343;
	selp.s64 	%rd408, -1, 0, %p344;
	add.s64 	%rd409, %rd406, %rd408;
	mul.lo.s64 	%rd410, %rd409, -603979776;
	add.s64 	%rd411, %rd410, %rd402;
	shl.b64 	%rd412, %rd411, 2;
	add.s64 	%rd413, %rd4, %rd412;
	st.global.u32 	[%rd413], %r3898;
$L__BB0_275:                            // %L40364
                                        //   in Loop: Header=BB0_188 Depth=2
	add.s32 	%r3827, %r3827, 1;
	mov.u32 	%r3896, 0;
	mov.u32 	%r3898, %r3896;
	mov.u32 	%r3899, %r3896;
$L__BB0_276:                            // %pass19360
                                        //   in Loop: Header=BB0_188 Depth=2
	mov.u32 	%r3395, 0;
	mov.u32 	%r3863, %r3395;
	mov.u32 	%r3864, %r3395;
	mov.u32 	%r3865, %r3395;
	mov.u32 	%r3866, %r3395;
	@%p91 bra 	$L__BB0_278;
// %bb.277:                             // %pass19490
                                        //   in Loop: Header=BB0_188 Depth=2
	ld.shared.u32 	%r3866, [%rd27];
	ld.shared.u32 	%r3865, [%rd28];
	ld.shared.u32 	%r3864, [%rd29];
	ld.shared.u32 	%r3863, [%rd30];
$L__BB0_278:                            // %L41443
                                        //   in Loop: Header=BB0_188 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3431, %r3428}, {%r576, %r579}, {%r3866}, {%r3395, %r3395};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3440, %r3437}, {%r576, %r579}, {%r3865}, {%r3395, %r3395};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3449, %r3446}, {%r576, %r579}, {%r3864}, {%r3395, %r3395};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3458, %r3455}, {%r576, %r579}, {%r3863}, {%r3395, %r3395};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3424, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3426, %r3424, %r3428;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3429, %r628, %r3431, %r3426;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3433, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3435, %r3433, %r3437;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3438, %r628, %r3440, %r3435;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3442, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3444, %r3442, %r3446;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3447, %r628, %r3449, %r3444;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3451, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3453, %r3451, %r3455;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3456, %r628, %r3458, %r3453;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3460, %r631, %r3431;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3463, %r628, %r3428, %r3460;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3467, %r631, %r3440;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3470, %r628, %r3437, %r3467;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3474, %r631, %r3449;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3477, %r628, %r3446, %r3474;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3481, %r631, %r3458;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3484, %r628, %r3455, %r3481;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3529, %r3532}, {%r672, %r678, %r675, %r681}, {%r3429, %r3463}, {%r3395, %r3395};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3548, %r3551}, {%r672, %r678, %r675, %r681}, {%r3438, %r3470}, {%r3395, %r3395};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3536, %r3540}, {%r672, %r678, %r675, %r681}, {%r3447, %r3477}, {%r3395, %r3395};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3555, %r3559}, {%r672, %r678, %r675, %r681}, {%r3456, %r3484}, {%r3395, %r3395};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3528, %r3529, %r3529;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3531, %r3532, %r3532, %r3528;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3535, %r3536, %r3536, %r3531;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3539, %r3540, %r3540, %r3535;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3903, %r1948, %r3539, %r3899;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3547, %r3548, %r3548;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3550, %r3551, %r3551, %r3547;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3554, %r3555, %r3555, %r3550;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3558, %r3559, %r3559, %r3554;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3902, %r1948, %r3558, %r3898;
	// end inline asm
	add.s32 	%r3900, %r3896, 1;
	setp.eq.s32 	%p346, %r3900, 3;
	@%p346 bra 	$L__BB0_279;
	bra.uni 	$L__BB0_282;
$L__BB0_279:                            // %pass19959
                                        //   in Loop: Header=BB0_188 Depth=2
	@%p91 bra 	$L__BB0_281;
// %bb.280:                             // %pass19969
                                        //   in Loop: Header=BB0_188 Depth=2
	mul.lo.s32 	%r3566, %r3827, 589824;
	add.s32 	%r3567, %r121, %r3566;
	cvt.s64.s32 	%rd414, %r3567;
	add.s64 	%rd415, %rd414, %rd15;
	mul.hi.s64 	%rd416, %rd415, 1024819115206086201;
	shr.u64 	%rd417, %rd416, 63;
	shr.s64 	%rd418, %rd416, 25;
	add.s64 	%rd419, %rd418, %rd417;
	setp.lt.s64 	%p348, %rd415, 0;
	mul.lo.s64 	%rd420, %rd419, 603979776;
	setp.ne.s64 	%p349, %rd420, %rd415;
	and.pred  	%p350, %p348, %p349;
	selp.s64 	%rd421, -1, 0, %p350;
	add.s64 	%rd422, %rd419, %rd421;
	mul.lo.s64 	%rd423, %rd422, -603979776;
	add.s64 	%rd424, %rd423, %rd415;
	shl.b64 	%rd425, %rd424, 2;
	add.s64 	%rd426, %rd4, %rd425;
	st.global.u32 	[%rd426], %r3903;
	add.s32 	%r3568, %r122, %r3566;
	cvt.s64.s32 	%rd427, %r3568;
	add.s64 	%rd428, %rd427, %rd15;
	mul.hi.s64 	%rd429, %rd428, 1024819115206086201;
	shr.u64 	%rd430, %rd429, 63;
	shr.s64 	%rd431, %rd429, 25;
	add.s64 	%rd432, %rd431, %rd430;
	setp.lt.s64 	%p351, %rd428, 0;
	mul.lo.s64 	%rd433, %rd432, 603979776;
	setp.ne.s64 	%p352, %rd433, %rd428;
	and.pred  	%p353, %p351, %p352;
	selp.s64 	%rd434, -1, 0, %p353;
	add.s64 	%rd435, %rd432, %rd434;
	mul.lo.s64 	%rd436, %rd435, -603979776;
	add.s64 	%rd437, %rd436, %rd428;
	shl.b64 	%rd438, %rd437, 2;
	add.s64 	%rd439, %rd4, %rd438;
	st.global.u32 	[%rd439], %r3902;
$L__BB0_281:                            // %L41975
                                        //   in Loop: Header=BB0_188 Depth=2
	add.s32 	%r3827, %r3827, 1;
	mov.u32 	%r3900, 0;
	mov.u32 	%r3902, %r3900;
	mov.u32 	%r3903, %r3900;
$L__BB0_282:                            // %pass20135
                                        //   in Loop: Header=BB0_188 Depth=2
	mov.u32 	%r3570, 0;
	mov.u32 	%r3867, %r3570;
	mov.u32 	%r3868, %r3570;
	mov.u32 	%r3869, %r3570;
	mov.u32 	%r3870, %r3570;
	@%p91 bra 	$L__BB0_284;
// %bb.283:                             // %pass20265
                                        //   in Loop: Header=BB0_188 Depth=2
	ld.shared.u32 	%r3870, [%rd31];
	ld.shared.u32 	%r3869, [%rd32];
	ld.shared.u32 	%r3868, [%rd33];
	ld.shared.u32 	%r3867, [%rd34];
$L__BB0_284:                            // %L43054
                                        //   in Loop: Header=BB0_188 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3606, %r3603}, {%r576, %r579}, {%r3870}, {%r3570, %r3570};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3615, %r3612}, {%r576, %r579}, {%r3869}, {%r3570, %r3570};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3624, %r3621}, {%r576, %r579}, {%r3868}, {%r3570, %r3570};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3633, %r3630}, {%r576, %r579}, {%r3867}, {%r3570, %r3570};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3599, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3601, %r3599, %r3603;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3604, %r628, %r3606, %r3601;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3608, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3610, %r3608, %r3612;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3613, %r628, %r3615, %r3610;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3617, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3619, %r3617, %r3621;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3622, %r628, %r3624, %r3619;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3626, %r631;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3628, %r3626, %r3630;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3631, %r628, %r3633, %r3628;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3635, %r631, %r3606;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3638, %r628, %r3603, %r3635;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3642, %r631, %r3615;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3645, %r628, %r3612, %r3642;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3649, %r631, %r3624;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3652, %r628, %r3621, %r3649;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3656, %r631, %r3633;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3659, %r628, %r3630, %r3656;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3704, %r3707}, {%r672, %r678, %r675, %r681}, {%r3604, %r3638}, {%r3570, %r3570};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3723, %r3726}, {%r672, %r678, %r675, %r681}, {%r3613, %r3645}, {%r3570, %r3570};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3711, %r3715}, {%r672, %r678, %r675, %r681}, {%r3622, %r3652}, {%r3570, %r3570};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3730, %r3734}, {%r672, %r678, %r675, %r681}, {%r3631, %r3659}, {%r3570, %r3570};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3703, %r3704, %r3704;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3706, %r3707, %r3707, %r3703;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3710, %r3711, %r3711, %r3706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3714, %r3715, %r3715, %r3710;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3829, %r1948, %r3714, %r3903;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3722, %r3723, %r3723;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3725, %r3726, %r3726, %r3722;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3729, %r3730, %r3730, %r3725;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3733, %r3734, %r3734, %r3729;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3828, %r1948, %r3733, %r3902;
	// end inline asm
	add.s32 	%r3826, %r3900, 1;
	setp.eq.s32 	%p355, %r3826, 3;
	@%p355 bra 	$L__BB0_285;
	bra.uni 	$L__BB0_197;
$L__BB0_285:                            // %pass20734
                                        //   in Loop: Header=BB0_188 Depth=2
	@%p91 bra 	$L__BB0_196;
// %bb.286:                             // %pass20744
                                        //   in Loop: Header=BB0_188 Depth=2
	mul.lo.s32 	%r3741, %r3827, 589824;
	add.s32 	%r3742, %r121, %r3741;
	cvt.s64.s32 	%rd440, %r3742;
	add.s64 	%rd441, %rd440, %rd15;
	mul.hi.s64 	%rd442, %rd441, 1024819115206086201;
	shr.u64 	%rd443, %rd442, 63;
	shr.s64 	%rd444, %rd442, 25;
	add.s64 	%rd445, %rd444, %rd443;
	setp.lt.s64 	%p357, %rd441, 0;
	mul.lo.s64 	%rd446, %rd445, 603979776;
	setp.ne.s64 	%p358, %rd446, %rd441;
	and.pred  	%p359, %p357, %p358;
	selp.s64 	%rd447, -1, 0, %p359;
	add.s64 	%rd448, %rd445, %rd447;
	mul.lo.s64 	%rd449, %rd448, -603979776;
	add.s64 	%rd450, %rd449, %rd441;
	shl.b64 	%rd451, %rd450, 2;
	add.s64 	%rd452, %rd4, %rd451;
	st.global.u32 	[%rd452], %r3829;
	add.s32 	%r3743, %r122, %r3741;
	cvt.s64.s32 	%rd453, %r3743;
	add.s64 	%rd454, %rd453, %rd15;
	mul.hi.s64 	%rd455, %rd454, 1024819115206086201;
	shr.u64 	%rd456, %rd455, 63;
	shr.s64 	%rd457, %rd455, 25;
	add.s64 	%rd458, %rd457, %rd456;
	setp.lt.s64 	%p360, %rd454, 0;
	mul.lo.s64 	%rd459, %rd458, 603979776;
	setp.ne.s64 	%p361, %rd459, %rd454;
	and.pred  	%p362, %p360, %p361;
	selp.s64 	%rd460, -1, 0, %p362;
	add.s64 	%rd461, %rd458, %rd460;
	mul.lo.s64 	%rd462, %rd461, -603979776;
	add.s64 	%rd463, %rd462, %rd454;
	shl.b64 	%rd464, %rd463, 2;
	add.s64 	%rd465, %rd4, %rd464;
	st.global.u32 	[%rd465], %r3828;
	bra.uni 	$L__BB0_196;
$L__BB0_199:                            // %L43622
	mov.u32 	%r3745, 0;
	st.global.u32 	[%rd6], %r3745;
	ret;
$L__BB0_152:                            // %L7443
	mov.u32 	%r3769, 5;
	st.global.u32 	[%rd6], %r3769;
	mov.u64 	%rd512, exception4036;
	cvta.global.u64 	%rd513, %rd512;
	{ // callseq 110, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd513;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 110
	{ // callseq 111, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 111
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L7599
	mov.u32 	%r3768, 5;
	st.global.u32 	[%rd6], %r3768;
	mov.u64 	%rd510, exception4036;
	cvta.global.u64 	%rd511, %rd510;
	{ // callseq 108, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd511;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 108
	{ // callseq 109, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 109
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L7755
	mov.u32 	%r3767, 5;
	st.global.u32 	[%rd6], %r3767;
	mov.u64 	%rd508, exception4036;
	cvta.global.u64 	%rd509, %rd508;
	{ // callseq 106, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd509;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 106
	{ // callseq 107, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 107
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L7911
	mov.u32 	%r3766, 5;
	st.global.u32 	[%rd6], %r3766;
	mov.u64 	%rd506, exception4036;
	cvta.global.u64 	%rd507, %rd506;
	{ // callseq 104, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd507;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 104
	{ // callseq 105, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 105
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L8067
	mov.u32 	%r3765, 5;
	st.global.u32 	[%rd6], %r3765;
	mov.u64 	%rd504, exception4036;
	cvta.global.u64 	%rd505, %rd504;
	{ // callseq 102, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd505;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 102
	{ // callseq 103, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 103
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L8223
	mov.u32 	%r3764, 5;
	st.global.u32 	[%rd6], %r3764;
	mov.u64 	%rd502, exception4036;
	cvta.global.u64 	%rd503, %rd502;
	{ // callseq 100, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd503;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 100
	{ // callseq 101, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 101
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L8379
	mov.u32 	%r3763, 5;
	st.global.u32 	[%rd6], %r3763;
	mov.u64 	%rd500, exception4036;
	cvta.global.u64 	%rd501, %rd500;
	{ // callseq 98, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd501;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 98
	{ // callseq 99, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 99
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L8535
	mov.u32 	%r3762, 5;
	st.global.u32 	[%rd6], %r3762;
	mov.u64 	%rd498, exception4036;
	cvta.global.u64 	%rd499, %rd498;
	{ // callseq 96, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd499;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 96
	{ // callseq 97, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 97
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L8691
	mov.u32 	%r3761, 5;
	st.global.u32 	[%rd6], %r3761;
	mov.u64 	%rd496, exception4036;
	cvta.global.u64 	%rd497, %rd496;
	{ // callseq 94, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd497;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 94
	{ // callseq 95, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 95
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L8847
	mov.u32 	%r3760, 5;
	st.global.u32 	[%rd6], %r3760;
	mov.u64 	%rd494, exception4036;
	cvta.global.u64 	%rd495, %rd494;
	{ // callseq 92, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd495;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 92
	{ // callseq 93, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 93
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_162:                            // %L9003
	mov.u32 	%r3759, 5;
	st.global.u32 	[%rd6], %r3759;
	mov.u64 	%rd492, exception4036;
	cvta.global.u64 	%rd493, %rd492;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd493;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_163:                            // %L9159
	mov.u32 	%r3758, 5;
	st.global.u32 	[%rd6], %r3758;
	mov.u64 	%rd490, exception4036;
	cvta.global.u64 	%rd491, %rd490;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd491;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_164:                            // %L9315
	mov.u32 	%r3757, 5;
	st.global.u32 	[%rd6], %r3757;
	mov.u64 	%rd488, exception4036;
	cvta.global.u64 	%rd489, %rd488;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd489;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_165:                            // %L9471
	mov.u32 	%r3756, 5;
	st.global.u32 	[%rd6], %r3756;
	mov.u64 	%rd486, exception4036;
	cvta.global.u64 	%rd487, %rd486;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd487;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_166:                            // %L9627
	mov.u32 	%r3755, 5;
	st.global.u32 	[%rd6], %r3755;
	mov.u64 	%rd484, exception4036;
	cvta.global.u64 	%rd485, %rd484;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd485;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_167:                            // %L9783
	mov.u32 	%r3754, 5;
	st.global.u32 	[%rd6], %r3754;
	mov.u64 	%rd482, exception4036;
	cvta.global.u64 	%rd483, %rd482;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd483;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_168:                            // %L9939
	mov.u32 	%r3753, 5;
	st.global.u32 	[%rd6], %r3753;
	mov.u64 	%rd480, exception4036;
	cvta.global.u64 	%rd481, %rd480;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd481;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_169:                            // %L10095
	mov.u32 	%r3752, 5;
	st.global.u32 	[%rd6], %r3752;
	mov.u64 	%rd478, exception4036;
	cvta.global.u64 	%rd479, %rd478;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd479;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_170:                            // %L10251
	mov.u32 	%r3751, 5;
	st.global.u32 	[%rd6], %r3751;
	mov.u64 	%rd476, exception4036;
	cvta.global.u64 	%rd477, %rd476;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd477;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_171:                            // %L10407
	mov.u32 	%r3750, 5;
	st.global.u32 	[%rd6], %r3750;
	mov.u64 	%rd474, exception4036;
	cvta.global.u64 	%rd475, %rd474;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd475;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_172:                            // %L10563
	mov.u32 	%r3749, 5;
	st.global.u32 	[%rd6], %r3749;
	mov.u64 	%rd472, exception4036;
	cvta.global.u64 	%rd473, %rd472;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd473;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_173:                            // %L10745
	mov.u32 	%r3748, 5;
	st.global.u32 	[%rd6], %r3748;
	mov.u64 	%rd470, exception4036;
	cvta.global.u64 	%rd471, %rd470;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd471;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_174:                            // %L10901
	mov.u32 	%r3747, 5;
	st.global.u32 	[%rd6], %r3747;
	mov.u64 	%rd468, exception4036;
	cvta.global.u64 	%rd469, %rd468;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd469;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_175:                            // %L11057
	mov.u32 	%r3746, 5;
	st.global.u32 	[%rd6], %r3746;
	mov.u64 	%rd466, exception4036;
	cvta.global.u64 	%rd467, %rd466;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd467;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3771, 2;
	st.global.u32 	[%rd6], %r3771;
	mov.u64 	%rd516, exception4036;
	cvta.global.u64 	%rd517, %rd516;
	{ // callseq 114, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd517;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 114
	{ // callseq 115, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 115
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L307
	mov.u32 	%r3770, 3;
	st.global.u32 	[%rd6], %r3770;
	mov.u64 	%rd514, exception4036;
	cvta.global.u64 	%rd515, %rd514;
	{ // callseq 112, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd515;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 112
	{ // callseq 113, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 113
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd41, exception1;
	cvta.global.u64 	%rd42, %rd41;
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd42;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 59
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 60
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L1143
	add.u64 	%rd40, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r1, %r3};
	st.local.v2.u32 	[%rd5+8], {%r2, %r83};
	st.local.u32 	[%rd5+16], %r84;
	mov.u64 	%rd46, __unnamed_1;
	cvta.global.u64 	%rd47, %rd46;
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd47;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd40;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r692, [retval0+0];
	} // callseq 61
	mov.u32 	%r694, 4;
	st.global.u32 	[%rd6], %r694;
	mov.u64 	%rd49, exception4036;
	cvta.global.u64 	%rd50, %rd49;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd50;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd35;
	st.param.b32 	[param0+8], %r430;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
