

================================================================
== Vivado HLS Report for 'LayernormBcast'
================================================================
* Date:           Mon Feb 20 12:10:41 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        layernorm_kern29
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|        17|          -|          -|     ?|    no    |
        | + Loop 1.1  |   13|   13|         3|          1|          1|    12|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	7  / (tmp_2)
	5  / (!tmp_2)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str375, i32 0, i32 0, [1 x i8]* @p_str376, [1 x i8]* @p_str377, [1 x i8]* @p_str378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str379, [1 x i8]* @p_str380)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str368, i32 0, i32 0, [1 x i8]* @p_str369, [1 x i8]* @p_str370, [1 x i8]* @p_str371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str372, [1 x i8]* @p_str373)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str347, i32 0, i32 0, [1 x i8]* @p_str348, [1 x i8]* @p_str349, [1 x i8]* @p_str350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str351, [1 x i8]* @p_str352)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fifo_V_V = alloca i512, align 8" [src/modules.hpp:2687]   --->   Operation 14 'alloca' 'fifo_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @fifo_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str381, [1 x i8]* @p_str381, i32 12, i32 12, i512* %fifo_V_V, i512* %fifo_V_V)"   --->   Operation 15 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str382, i32 0, i32 0, [1 x i8]* @p_str383, [1 x i8]* @p_str384, [1 x i8]* @p_str385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str386, [1 x i8]* @p_str387)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%empty_301 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:2691]   --->   Operation 17 'read' 'empty_301' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i512, i8, i8, i16, i1 } %empty_301, 0" [src/modules.hpp:2691]   --->   Operation 18 'extractvalue' 'tmp_data_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%N = trunc i512 %tmp_data_V_8 to i32" [src/modules.hpp:2692]   --->   Operation 19 'trunc' 'N' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_data_V = zext i32 %N to i512" [src/modules.hpp:2701]   --->   Operation 20 'zext' 'temp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cast = zext i32 %N to i35" [src/modules.hpp:2692]   --->   Operation 21 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_10 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %N, i2 0)" [src/modules.hpp:2692]   --->   Operation 22 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl = zext i34 %tmp_10 to i35" [src/modules.hpp:2692]   --->   Operation 23 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.02ns)   --->   "%bound = add i35 %cast, %p_shl" [src/modules.hpp:2692]   --->   Operation 24 'add' 'bound' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "br label %.preheader" [src/modules.hpp:2696]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i35 [ 0, %0 ], [ %indvar_flatten_next, %7 ]"   --->   Operation 26 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_mid2, %7 ]" [src/modules.hpp:2697]   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%iter = phi i3 [ 0, %0 ], [ %iter_1, %7 ]"   --->   Operation 28 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.99ns)   --->   "%tmp_s = icmp eq i32 %i, 0" [src/modules.hpp:2699]   --->   Operation 29 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.20ns)   --->   "%tmp_user_V = select i1 %tmp_s, i3 -3, i3 -4" [src/modules.hpp:2730]   --->   Operation 30 'select' 'tmp_user_V' <Predicate = true> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.03ns)   --->   "%exitcond_flatten = icmp eq i35 %indvar_flatten, %bound" [src/modules.hpp:2692]   --->   Operation 31 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.02ns)   --->   "%indvar_flatten_next = add i35 %indvar_flatten, 1"   --->   Operation 32 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %8, label %.preheader.preheader" [src/modules.hpp:2692]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.58ns)   --->   "%tmp_11 = icmp eq i3 %iter, -3" [src/modules.hpp:2697]   --->   Operation 34 'icmp' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.20ns)   --->   "%iter_mid2 = select i1 %tmp_11, i3 0, i3 %iter" [src/modules.hpp:2697]   --->   Operation 35 'select' 'iter_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.01ns)   --->   "%i_s = add nsw i32 %i, 1" [src/modules.hpp:2696]   --->   Operation 36 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.99ns)   --->   "%tmp_mid1 = icmp eq i32 %i_s, 0" [src/modules.hpp:2699]   --->   Operation 37 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.17ns)   --->   "%tmp_mid2 = select i1 %tmp_11, i1 %tmp_mid1, i1 %tmp_s" [src/modules.hpp:2699]   --->   Operation 38 'select' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V_2)   --->   "%tmp_user_V_9_mid1 = select i1 %tmp_mid1, i3 -3, i3 -4" [src/modules.hpp:2730]   --->   Operation 39 'select' 'tmp_user_V_9_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.20ns) (out node of the LUT)   --->   "%tmp_user_V_2 = select i1 %tmp_11, i3 %tmp_user_V_9_mid1, i3 %tmp_user_V" [src/modules.hpp:2730]   --->   Operation 40 'select' 'tmp_user_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_user_V_10_cast8 = sext i3 %tmp_user_V_2 to i4" [src/modules.hpp:2730]   --->   Operation 41 'sext' 'tmp_user_V_10_cast8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_user_V_10_cast = zext i4 %tmp_user_V_10_cast8 to i16" [src/modules.hpp:2730]   --->   Operation 42 'zext' 'tmp_user_V_10_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.44ns)   --->   "%i_mid2 = select i1 %tmp_11, i32 %i_s, i32 %i" [src/modules.hpp:2697]   --->   Operation 43 'select' 'i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_mid2, label %_ifconv, label %._crit_edge" [src/modules.hpp:2699]   --->   Operation 44 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.58ns)   --->   "%tmp_8 = icmp eq i3 %iter_mid2, -4" [src/modules.hpp:2703]   --->   Operation 45 'icmp' 'tmp_8' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i3 %iter_mid2 to i6" [src/modules.hpp:2703]   --->   Operation 46 'zext' 'tmp_25_cast' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%phitmp1 = add i6 %tmp_25_cast, 30" [src/modules.hpp:2703]   --->   Operation 47 'add' 'phitmp1' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%temp_dest_V = select i1 %tmp_8, i6 -26, i6 %phitmp1" [src/modules.hpp:2703]   --->   Operation 48 'select' 'temp_dest_V' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = zext i6 %temp_dest_V to i8" [src/modules.hpp:2703]   --->   Operation 49 'zext' 'tmp_dest_V_1' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %temp_data_V, i8 29, i8 %tmp_dest_V_1, i16 13, i1 false)" [src/modules.hpp:2706]   --->   Operation 50 'write' <Predicate = (!exitcond_flatten & tmp_mid2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:2735]   --->   Operation 51 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 52 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %temp_data_V, i8 29, i8 %tmp_dest_V_1, i16 13, i1 false)" [src/modules.hpp:2706]   --->   Operation 52 'write' <Predicate = (tmp_mid2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge" [src/modules.hpp:2707]   --->   Operation 53 'br' <Predicate = (tmp_mid2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.58ns)   --->   "%tmp_9 = icmp eq i3 %iter_mid2, 0" [src/modules.hpp:2712]   --->   Operation 54 'icmp' 'tmp_9' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.58ns)   --->   "%tmp_1 = icmp eq i3 %iter_mid2, -4" [src/modules.hpp:2728]   --->   Operation 55 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i3 %iter_mid2 to i6" [src/modules.hpp:2728]   --->   Operation 56 'zext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.78ns)   --->   "%phitmp = add i6 %tmp_28_cast, 30" [src/modules.hpp:2728]   --->   Operation 57 'add' 'phitmp' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.38ns)   --->   "%temp_dest_V_1 = select i1 %tmp_1, i6 -26, i6 %phitmp" [src/modules.hpp:2728]   --->   Operation 58 'select' 'temp_dest_V_1' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_dest_V_3 = zext i6 %temp_dest_V_1 to i8" [src/modules.hpp:2728]   --->   Operation 59 'zext' 'tmp_dest_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.65ns)   --->   "br label %1" [src/modules.hpp:2709]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %._crit_edge ], [ %j_2, %6 ]"   --->   Operation 61 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.72ns)   --->   "%tmp_2 = icmp eq i4 %j, -4" [src/modules.hpp:2709]   --->   Operation 62 'icmp' 'tmp_2' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 63 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.79ns)   --->   "%j_2 = add i4 %j, 1" [src/modules.hpp:2709]   --->   Operation 64 'add' 'j_2' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %7, label %2" [src/modules.hpp:2709]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %3, label %4" [src/modules.hpp:2712]   --->   Operation 66 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.72ns)   --->   "%temp_last_V = icmp eq i4 %j, -5" [src/modules.hpp:2729]   --->   Operation 67 'icmp' 'temp_last_V' <Predicate = (!tmp_2)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 68 [1/1] (1.83ns)   --->   "%temp_data_V_2 = call i512 @_ssdm_op_Read.ap_fifo.volatile.i512P(i512* %fifo_V_V)" [src/modules.hpp:2719]   --->   Operation 68 'read' 'temp_data_V_2' <Predicate = (!tmp_2 & !tmp_9)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 69 [1/1] (0.65ns)   --->   "br i1 %tmp_1, label %6, label %5" [src/modules.hpp:2717]   --->   Operation 69 'br' <Predicate = (!tmp_2 & !tmp_9)> <Delay = 0.65>
ST_5 : Operation 70 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* %fifo_V_V, i512 %temp_data_V_2)" [src/modules.hpp:2724]   --->   Operation 70 'write' <Predicate = (!tmp_2 & !tmp_9 & !tmp_1)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 71 [1/1] (0.65ns)   --->   "br label %6"   --->   Operation 71 'br' <Predicate = (!tmp_2 & !tmp_9 & !tmp_1)> <Delay = 0.65>
ST_5 : Operation 72 [1/1] (1.83ns)   --->   "%empty_302 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:2714]   --->   Operation 72 'read' 'empty_302' <Predicate = (!tmp_2 & tmp_9)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty_302, 0" [src/modules.hpp:2714]   --->   Operation 73 'extractvalue' 'tmp_data_V' <Predicate = (!tmp_2 & tmp_9)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* %fifo_V_V, i512 %tmp_data_V)" [src/modules.hpp:2715]   --->   Operation 74 'write' <Predicate = (!tmp_2 & tmp_9)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 75 [1/1] (0.65ns)   --->   "br label %6" [src/modules.hpp:2716]   --->   Operation 75 'br' <Predicate = (!tmp_2 & tmp_9)> <Delay = 0.65>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = phi i512 [ %tmp_data_V, %3 ], [ %temp_data_V_2, %5 ], [ %temp_data_V_2, %4 ]"   --->   Operation 76 'phi' 'tmp_data_V_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_7, i8 29, i8 %tmp_dest_V_3, i16 %tmp_user_V_10_cast, i1 %temp_last_V)" [src/modules.hpp:2731]   --->   Operation 77 'write' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4)" [src/modules.hpp:2709]   --->   Operation 78 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:2710]   --->   Operation 79 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_7, i8 29, i8 %tmp_dest_V_3, i16 %tmp_user_V_10_cast, i1 %temp_last_V)" [src/modules.hpp:2731]   --->   Operation 80 'write' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty_303 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp)" [src/modules.hpp:2732]   --->   Operation 81 'specregionend' 'empty_303' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %1" [src/modules.hpp:2709]   --->   Operation 82 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.67>
ST_7 : Operation 83 [1/1] (0.67ns)   --->   "%iter_1 = add i3 %iter_mid2, 1" [src/modules.hpp:2697]   --->   Operation 83 'add' 'iter_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader" [src/modules.hpp:2697]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8          (specinterface    ) [ 00000000]
StgValue_9          (specinterface    ) [ 00000000]
StgValue_10         (specinterface    ) [ 00000000]
StgValue_11         (specinterface    ) [ 00000000]
StgValue_12         (specinterface    ) [ 00000000]
StgValue_13         (specinterface    ) [ 00000000]
fifo_V_V            (alloca           ) [ 01111111]
empty               (specchannel      ) [ 00000000]
StgValue_16         (specinterface    ) [ 00000000]
empty_301           (read             ) [ 00000000]
tmp_data_V_8        (extractvalue     ) [ 00000000]
N                   (trunc            ) [ 00000000]
temp_data_V         (zext             ) [ 00111111]
cast                (zext             ) [ 00000000]
tmp_10              (bitconcatenate   ) [ 00000000]
p_shl               (zext             ) [ 00000000]
bound               (add              ) [ 00111111]
StgValue_25         (br               ) [ 01111111]
indvar_flatten      (phi              ) [ 00100000]
i                   (phi              ) [ 00100000]
iter                (phi              ) [ 00100000]
tmp_s               (icmp             ) [ 00000000]
tmp_user_V          (select           ) [ 00000000]
exitcond_flatten    (icmp             ) [ 00111111]
indvar_flatten_next (add              ) [ 01111111]
StgValue_33         (br               ) [ 00000000]
tmp_11              (icmp             ) [ 00000000]
iter_mid2           (select           ) [ 00011111]
i_s                 (add              ) [ 00000000]
tmp_mid1            (icmp             ) [ 00000000]
tmp_mid2            (select           ) [ 00111111]
tmp_user_V_9_mid1   (select           ) [ 00000000]
tmp_user_V_2        (select           ) [ 00000000]
tmp_user_V_10_cast8 (sext             ) [ 00000000]
tmp_user_V_10_cast  (zext             ) [ 00011110]
i_mid2              (select           ) [ 01111111]
StgValue_44         (br               ) [ 00000000]
tmp_8               (icmp             ) [ 00000000]
tmp_25_cast         (zext             ) [ 00000000]
phitmp1             (add              ) [ 00000000]
temp_dest_V         (select           ) [ 00000000]
tmp_dest_V_1        (zext             ) [ 00010000]
StgValue_51         (ret              ) [ 00000000]
StgValue_52         (write            ) [ 00000000]
StgValue_53         (br               ) [ 00000000]
tmp_9               (icmp             ) [ 00001110]
tmp_1               (icmp             ) [ 00001110]
tmp_28_cast         (zext             ) [ 00000000]
phitmp              (add              ) [ 00000000]
temp_dest_V_1       (select           ) [ 00000000]
tmp_dest_V_3        (zext             ) [ 00001110]
StgValue_60         (br               ) [ 00111111]
j                   (phi              ) [ 00001000]
tmp_2               (icmp             ) [ 00111111]
StgValue_63         (speclooptripcount) [ 00000000]
j_2                 (add              ) [ 00111111]
StgValue_65         (br               ) [ 00000000]
StgValue_66         (br               ) [ 00000000]
temp_last_V         (icmp             ) [ 00001110]
temp_data_V_2       (read             ) [ 00000000]
StgValue_69         (br               ) [ 00000000]
StgValue_70         (write            ) [ 00000000]
StgValue_71         (br               ) [ 00000000]
empty_302           (read             ) [ 00000000]
tmp_data_V          (extractvalue     ) [ 00000000]
StgValue_74         (write            ) [ 00000000]
StgValue_75         (br               ) [ 00000000]
tmp_data_V_7        (phi              ) [ 00001010]
tmp                 (specregionbegin  ) [ 00000000]
StgValue_79         (specpipeline     ) [ 00000000]
StgValue_80         (write            ) [ 00000000]
empty_303           (specregionend    ) [ 00000000]
StgValue_82         (br               ) [ 00111111]
iter_1              (add              ) [ 01111111]
StgValue_84         (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_id_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_dest_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str375"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str376"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str377"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str378"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str379"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str380"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str368"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str369"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str370"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str371"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str372"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str373"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str364"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str381"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str382"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str383"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str384"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str385"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str386"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str387"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P.i8P.i8P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="fifo_V_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fifo_V_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="545" slack="0"/>
<pin id="180" dir="0" index="1" bw="512" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="0" index="3" bw="8" slack="0"/>
<pin id="183" dir="0" index="4" bw="16" slack="0"/>
<pin id="184" dir="0" index="5" bw="1" slack="0"/>
<pin id="185" dir="1" index="6" bw="545" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_301/1 empty_302/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="512" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="0" index="3" bw="8" slack="0"/>
<pin id="197" dir="0" index="4" bw="16" slack="0"/>
<pin id="198" dir="0" index="5" bw="1" slack="0"/>
<pin id="199" dir="0" index="6" bw="512" slack="0"/>
<pin id="200" dir="0" index="7" bw="6" slack="0"/>
<pin id="201" dir="0" index="8" bw="6" slack="0"/>
<pin id="202" dir="0" index="9" bw="5" slack="0"/>
<pin id="203" dir="0" index="10" bw="1" slack="0"/>
<pin id="204" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/2 StgValue_77/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="temp_data_V_2_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="512" slack="0"/>
<pin id="216" dir="0" index="1" bw="512" slack="4"/>
<pin id="217" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_data_V_2/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="512" slack="4"/>
<pin id="222" dir="0" index="2" bw="512" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_70/5 StgValue_74/5 "/>
</bind>
</comp>

<comp id="226" class="1005" name="indvar_flatten_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="35" slack="1"/>
<pin id="228" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="35" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="iter_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="iter (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="iter_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="3" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="j_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="j_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_data_V_7_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="512" slack="1"/>
<pin id="272" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_7 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_data_V_7_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="512" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="512" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="4" bw="512" slack="0"/>
<pin id="280" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="6" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_7/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="545" slack="0"/>
<pin id="288" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_8/1 tmp_data_V/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 tmp_1/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="N_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="512" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="N/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="temp_data_V_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="temp_data_V/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_10_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="34" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_shl_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="34" slack="0"/>
<pin id="319" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="bound_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="34" slack="0"/>
<pin id="324" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_user_V_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond_flatten_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="35" slack="0"/>
<pin id="343" dir="0" index="1" bw="35" slack="1"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="indvar_flatten_next_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="35" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_11_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="iter_mid2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="3" slack="0"/>
<pin id="362" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iter_mid2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_mid1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_mid2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_user_V_9_mid1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="0" index="2" bw="3" slack="0"/>
<pin id="391" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_user_V_9_mid1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_user_V_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="3" slack="0"/>
<pin id="398" dir="0" index="2" bw="3" slack="0"/>
<pin id="399" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_user_V_2/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_user_V_10_cast8_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_user_V_10_cast8/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_user_V_10_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_user_V_10_cast/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_mid2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_25_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="phitmp1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="6" slack="0"/>
<pin id="426" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="temp_dest_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="6" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_dest_V/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_dest_V_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_dest_V_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_9_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="1"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_28_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="1"/>
<pin id="449" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="phitmp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="0"/>
<pin id="452" dir="0" index="1" bw="6" slack="0"/>
<pin id="453" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="temp_dest_V_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="6" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_dest_V_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_dest_V_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_dest_V_3/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="3" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="j_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="temp_last_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="4" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="temp_last_V/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="iter_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="3"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_1/7 "/>
</bind>
</comp>

<comp id="491" class="1005" name="fifo_V_V_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="512" slack="0"/>
<pin id="493" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="fifo_V_V "/>
</bind>
</comp>

<comp id="497" class="1005" name="temp_data_V_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="512" slack="1"/>
<pin id="499" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="temp_data_V "/>
</bind>
</comp>

<comp id="502" class="1005" name="bound_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="35" slack="1"/>
<pin id="504" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="510" class="1005" name="indvar_flatten_next_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="35" slack="0"/>
<pin id="512" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="515" class="1005" name="iter_mid2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="1"/>
<pin id="517" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="iter_mid2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_mid2_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_user_V_10_cast_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="3"/>
<pin id="529" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_user_V_10_cast "/>
</bind>
</comp>

<comp id="532" class="1005" name="i_mid2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_dest_V_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="1"/>
<pin id="539" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_9_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_dest_V_3_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="2"/>
<pin id="552" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_dest_V_3 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="j_2_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="564" class="1005" name="temp_last_V_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="temp_last_V "/>
</bind>
</comp>

<comp id="569" class="1005" name="iter_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="1"/>
<pin id="571" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="iter_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="98" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="120" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="205"><net_src comp="140" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="211"><net_src comp="142" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="212"><net_src comp="144" pin="0"/><net_sink comp="192" pin=9"/></net>

<net id="213"><net_src comp="146" pin="0"/><net_sink comp="192" pin=10"/></net>

<net id="218"><net_src comp="160" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="162" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="126" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="128" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="148" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="192" pin=6"/></net>

<net id="282"><net_src comp="214" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="214" pin="2"/><net_sink comp="274" pin=4"/></net>

<net id="284"><net_src comp="274" pin="6"/><net_sink comp="192" pin=6"/></net>

<net id="285"><net_src comp="274" pin="6"/><net_sink comp="270" pin=0"/></net>

<net id="289"><net_src comp="178" pin="6"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="296"><net_src comp="132" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="286" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="297" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="122" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="297" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="124" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="305" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="241" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="24" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="130" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="132" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="230" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="230" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="134" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="252" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="130" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="128" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="252" pin="4"/><net_sink comp="358" pin=2"/></net>

<net id="366"><net_src comp="358" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="371"><net_src comp="241" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="92" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="24" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="352" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="327" pin="2"/><net_sink comp="379" pin=2"/></net>

<net id="392"><net_src comp="373" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="130" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="132" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="352" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="387" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="333" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="352" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="367" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="241" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="358" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="136" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="292" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="138" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="423" pin="2"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="192" pin=8"/></net>

<net id="446"><net_src comp="128" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="136" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="292" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="138" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="456" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="263" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="150" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="263" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="156" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="263" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="158" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="172" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="174" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="500"><net_src comp="301" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="192" pin=6"/></net>

<net id="505"><net_src comp="321" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="513"><net_src comp="346" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="518"><net_src comp="358" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="522"><net_src comp="515" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="526"><net_src comp="379" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="407" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="192" pin=9"/></net>

<net id="535"><net_src comp="411" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="540"><net_src comp="437" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="192" pin=8"/></net>

<net id="545"><net_src comp="442" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="292" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="464" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="192" pin=8"/></net>

<net id="558"><net_src comp="468" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="474" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="567"><net_src comp="480" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="192" pin=10"/></net>

<net id="572"><net_src comp="486" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="252" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {3 6 }
	Port: out_V_id_V | {3 6 }
	Port: out_V_dest_V | {3 6 }
	Port: out_V_user_V | {3 6 }
	Port: out_V_last_V | {3 6 }
 - Input state : 
	Port: LayernormBcast : in_V_data_V | {1 5 }
	Port: LayernormBcast : in_V_id_V | {1 5 }
	Port: LayernormBcast : in_V_dest_V | {1 5 }
	Port: LayernormBcast : in_V_user_V | {1 5 }
	Port: LayernormBcast : in_V_last_V | {1 5 }
  - Chain level:
	State 1
		empty : 1
		StgValue_16 : 1
		N : 1
		temp_data_V : 2
		cast : 2
		tmp_10 : 2
		p_shl : 3
		bound : 4
	State 2
		tmp_s : 1
		tmp_user_V : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_33 : 2
		tmp_11 : 1
		iter_mid2 : 2
		i_s : 1
		tmp_mid1 : 2
		tmp_mid2 : 3
		tmp_user_V_9_mid1 : 3
		tmp_user_V_2 : 4
		tmp_user_V_10_cast8 : 5
		tmp_user_V_10_cast : 6
		i_mid2 : 2
		StgValue_44 : 4
		tmp_8 : 3
		tmp_25_cast : 3
		phitmp1 : 4
		temp_dest_V : 5
		tmp_dest_V_1 : 6
		StgValue_50 : 7
	State 3
		phitmp : 1
		temp_dest_V_1 : 2
		tmp_dest_V_3 : 3
	State 4
		tmp_2 : 1
		j_2 : 1
		StgValue_65 : 2
		temp_last_V : 1
	State 5
		StgValue_74 : 1
		tmp_data_V_7 : 1
		StgValue_77 : 2
	State 6
		empty_303 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |        bound_fu_321        |    0    |    41   |
|          | indvar_flatten_next_fu_346 |    0    |    42   |
|          |         i_s_fu_367         |    0    |    39   |
|    add   |       phitmp1_fu_423       |    0    |    15   |
|          |        phitmp_fu_450       |    0    |    15   |
|          |         j_2_fu_474         |    0    |    12   |
|          |        iter_1_fu_486       |    0    |    11   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_292         |    0    |    9    |
|          |        tmp_s_fu_327        |    0    |    20   |
|          |   exitcond_flatten_fu_341  |    0    |    21   |
|   icmp   |        tmp_11_fu_352       |    0    |    9    |
|          |       tmp_mid1_fu_373      |    0    |    20   |
|          |        tmp_9_fu_442        |    0    |    9    |
|          |        tmp_2_fu_468        |    0    |    9    |
|          |     temp_last_V_fu_480     |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |      tmp_user_V_fu_333     |    0    |    3    |
|          |      iter_mid2_fu_358      |    0    |    3    |
|          |       tmp_mid2_fu_379      |    0    |    2    |
|  select  |  tmp_user_V_9_mid1_fu_387  |    0    |    3    |
|          |     tmp_user_V_2_fu_395    |    0    |    3    |
|          |        i_mid2_fu_411       |    0    |    32   |
|          |     temp_dest_V_fu_429     |    0    |    6    |
|          |    temp_dest_V_1_fu_456    |    0    |    6    |
|----------|----------------------------|---------|---------|
|   read   |       grp_read_fu_178      |    0    |    0    |
|          |  temp_data_V_2_read_fu_214 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |      grp_write_fu_192      |    0    |    0    |
|          |      grp_write_fu_219      |    0    |    0    |
|----------|----------------------------|---------|---------|
|extractvalue|         grp_fu_286         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |          N_fu_297          |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     temp_data_V_fu_301     |    0    |    0    |
|          |         cast_fu_305        |    0    |    0    |
|          |        p_shl_fu_317        |    0    |    0    |
|   zext   |  tmp_user_V_10_cast_fu_407 |    0    |    0    |
|          |     tmp_25_cast_fu_419     |    0    |    0    |
|          |     tmp_dest_V_1_fu_437    |    0    |    0    |
|          |     tmp_28_cast_fu_447     |    0    |    0    |
|          |     tmp_dest_V_3_fu_464    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_10_fu_309       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   | tmp_user_V_10_cast8_fu_403 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   339   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       bound_reg_502       |   35   |
|      fifo_V_V_reg_491     |   512  |
|       i_mid2_reg_532      |   32   |
|         i_reg_237         |   32   |
|indvar_flatten_next_reg_510|   35   |
|   indvar_flatten_reg_226  |   35   |
|       iter_1_reg_569      |    3   |
|     iter_mid2_reg_515     |    3   |
|        iter_reg_248       |    3   |
|        j_2_reg_559        |    4   |
|         j_reg_259         |    4   |
|    temp_data_V_reg_497    |   512  |
|    temp_last_V_reg_564    |    1   |
|       tmp_1_reg_546       |    1   |
|       tmp_2_reg_555       |    1   |
|       tmp_9_reg_542       |    1   |
|    tmp_data_V_7_reg_270   |   512  |
|    tmp_dest_V_1_reg_537   |    8   |
|    tmp_dest_V_3_reg_550   |    8   |
|      tmp_mid2_reg_523     |    1   |
| tmp_user_V_10_cast_reg_527|   16   |
+---------------------------+--------+
|           Total           |  1759  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_192 |  p6  |   3  |  512 |  1536  ||    15   |
| grp_write_fu_192 |  p8  |   3  |   6  |   18   ||    15   |
| grp_write_fu_192 |  p9  |   2  |   5  |   10   ||    9    |
| grp_write_fu_192 |  p10 |   2  |   1  |    2   ||    9    |
| grp_write_fu_219 |  p2  |   2  |  512 |  1024  ||    9    |
|    grp_fu_292    |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  2596  ||  3.9735 ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   339  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   66   |
|  Register |    -   |  1759  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1759  |   405  |
+-----------+--------+--------+--------+
