# System Verilog shift register

This is my SystemVerilog implementation of a shift register
