Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/spec_perlbench_001.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3276022 heartbeat IPC: 3.05248 cumulative IPC: 3.05248 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6541579 heartbeat IPC: 3.06226 cumulative IPC: 3.05737 (Simulation time: 0 hr 5 min 59 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9860140 heartbeat IPC: 3.01335 cumulative IPC: 3.04255 (Simulation time: 0 hr 9 min 18 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13116493 heartbeat IPC: 3.07092 cumulative IPC: 3.0496 (Simulation time: 0 hr 11 min 51 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16390886 heartbeat IPC: 3.054 cumulative IPC: 3.05048 (Simulation time: 0 hr 14 min 16 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16390886 (Simulation time: 0 hr 14 min 16 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 24719063 heartbeat IPC: 1.20074 cumulative IPC: 1.20074 (Simulation time: 0 hr 16 min 36 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32902384 heartbeat IPC: 1.222 cumulative IPC: 1.21128 (Simulation time: 0 hr 18 min 58 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 41355223 heartbeat IPC: 1.18303 cumulative IPC: 1.20171 (Simulation time: 0 hr 21 min 14 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 47111120 heartbeat IPC: 1.73735 cumulative IPC: 1.30207 (Simulation time: 0 hr 22 min 53 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 53017543 heartbeat IPC: 1.69307 cumulative IPC: 1.36513 (Simulation time: 0 hr 24 min 27 sec) 
Finished CPU 0 instructions: 50000001 cycles: 36626657 cumulative IPC: 1.36513 (Simulation time: 0 hr 24 min 27 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.36513 instructions: 50000001 cycles: 36626657
L1D TOTAL     ACCESS:   20676936  HIT:   20261855  MISS:     415081
L1D LOAD      ACCESS:    7168507  HIT:    6954711  MISS:     213796
L1D RFO       ACCESS:    6542068  HIT:    6523544  MISS:      18524
L1D PREFETCH  ACCESS:    6966361  HIT:    6783600  MISS:     182761
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7184363  ISSUED:    7067662  USEFUL:      55088  USELESS:     127668
L1D AVERAGE MISS LATENCY: 59.3126 cycles
L1I TOTAL     ACCESS:   15579595  HIT:   14339549  MISS:    1240046
L1I LOAD      ACCESS:    9172824  HIT:    9113597  MISS:      59227
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6406771  HIT:    5225952  MISS:    1180819
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6891466  ISSUED:    6527205  USEFUL:     539410  USELESS:     641449
L1I AVERAGE MISS LATENCY: 16.3521 cycles
L2C TOTAL     ACCESS:    2338738  HIT:    2167181  MISS:     171557
L2C LOAD      ACCESS:     259942  HIT:     177350  MISS:      82592
L2C RFO       ACCESS:      18267  HIT:      12606  MISS:       5661
L2C PREFETCH  ACCESS:    1981569  HIT:    1898725  MISS:      82844
L2C WRITEBACK ACCESS:      78960  HIT:      78500  MISS:        460
L2C PREFETCH  REQUESTED:    1266012  ISSUED:    1265955  USEFUL:       7235  USELESS:      75664
L2C AVERAGE MISS LATENCY: 118.261 cycles
LLC TOTAL     ACCESS:     423368  HIT:     280319  MISS:     143049
LLC LOAD      ACCESS:      82588  HIT:      32151  MISS:      50437
LLC RFO       ACCESS:       5661  HIT:       2556  MISS:       3105
LLC PREFETCH  ACCESS:     308802  HIT:     219751  MISS:      89051
LLC WRITEBACK ACCESS:      26317  HIT:      25861  MISS:        456
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      13633  USELESS:      76008
LLC AVERAGE MISS LATENCY: 159.67 cycles
Major fault: 0 Minor fault: 6365
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      32502  ROW_BUFFER_MISS:     110091
 DBUS_CONGESTED:      55475
 WQ ROW_BUFFER_HIT:       4402  ROW_BUFFER_MISS:      12819  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 98.7418% MPKI: 2.47758 Average ROB Occupancy at Mispredict: 79.5351

Branch types
NOT_BRANCH: 40154100 80.3082%
BRANCH_DIRECT_JUMP: 817094 1.63419%
BRANCH_INDIRECT: 303787 0.607574%
BRANCH_CONDITIONAL: 7492103 14.9842%
BRANCH_DIRECT_CALL: 471777 0.943554%
BRANCH_INDIRECT_CALL: 144546 0.289092%
BRANCH_RETURN: 616324 1.23265%
BRANCH_OTHER: 0 0%

