// Seed: 1389767136
module module_0;
  wire id_2, id_3 = id_3;
  assign module_1.type_2 = 0;
  wand id_4, id_5;
  wire id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    output uwire id_3,
    output uwire id_4,
    output tri   id_5,
    inout  wand  id_6
);
  module_0 modCall_1 ();
  assign id_3 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  initial
    if (id_4)
      if (id_1) id_2 <= 1'd0;
      else id_2 <= "";
  module_0 modCall_1 ();
endmodule
