Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct  5 23:20:46 2025
| Host         : DESKTOP-LT7QO6N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: LD/clk_div_inst/SLOW_CLOCK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: LD/dff1/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: LD/dff2/Qbar_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RD/clk_div_inst/SLOW_CLOCK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RD/dff1/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RD/dff2/Qbar_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: unit_25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: unit_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 242 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.709        0.000                      0                  196        0.101        0.000                      0                  196        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.709        0.000                      0                  196        0.101        0.000                      0                  196        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 RD/clk_div_inst/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RD/clk_div_inst/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.890ns (23.991%)  route 2.820ns (76.009%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.630     5.151    RD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  RD/clk_div_inst/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  RD/clk_div_inst/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.819     6.488    RD/clk_div_inst/COUNT_reg[14]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.124     6.612 f  RD/clk_div_inst/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.667     7.279    RD/clk_div_inst/COUNT[0]_i_9__0_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  RD/clk_div_inst/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.304     7.707    RD/clk_div_inst/COUNT[0]_i_3__0_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.831 r  RD/clk_div_inst/COUNT[0]_i_1__0/O
                         net (fo=25, routed)          1.030     8.861    RD/clk_div_inst/clear
    SLICE_X2Y35          FDRE                                         r  RD/clk_div_inst/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.514    14.855    RD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  RD/clk_div_inst/COUNT_reg[20]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.570    RD/clk_div_inst/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 RD/clk_div_inst/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RD/clk_div_inst/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.890ns (23.991%)  route 2.820ns (76.009%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.630     5.151    RD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  RD/clk_div_inst/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  RD/clk_div_inst/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.819     6.488    RD/clk_div_inst/COUNT_reg[14]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.124     6.612 f  RD/clk_div_inst/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.667     7.279    RD/clk_div_inst/COUNT[0]_i_9__0_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  RD/clk_div_inst/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.304     7.707    RD/clk_div_inst/COUNT[0]_i_3__0_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.831 r  RD/clk_div_inst/COUNT[0]_i_1__0/O
                         net (fo=25, routed)          1.030     8.861    RD/clk_div_inst/clear
    SLICE_X2Y35          FDRE                                         r  RD/clk_div_inst/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.514    14.855    RD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  RD/clk_div_inst/COUNT_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.570    RD/clk_div_inst/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 RD/clk_div_inst/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RD/clk_div_inst/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.890ns (23.991%)  route 2.820ns (76.009%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.630     5.151    RD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  RD/clk_div_inst/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  RD/clk_div_inst/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.819     6.488    RD/clk_div_inst/COUNT_reg[14]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.124     6.612 f  RD/clk_div_inst/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.667     7.279    RD/clk_div_inst/COUNT[0]_i_9__0_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  RD/clk_div_inst/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.304     7.707    RD/clk_div_inst/COUNT[0]_i_3__0_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.831 r  RD/clk_div_inst/COUNT[0]_i_1__0/O
                         net (fo=25, routed)          1.030     8.861    RD/clk_div_inst/clear
    SLICE_X2Y35          FDRE                                         r  RD/clk_div_inst/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.514    14.855    RD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  RD/clk_div_inst/COUNT_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.570    RD/clk_div_inst/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 RD/clk_div_inst/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RD/clk_div_inst/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.890ns (23.991%)  route 2.820ns (76.009%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.630     5.151    RD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  RD/clk_div_inst/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     5.669 r  RD/clk_div_inst/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.819     6.488    RD/clk_div_inst/COUNT_reg[14]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.124     6.612 f  RD/clk_div_inst/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.667     7.279    RD/clk_div_inst/COUNT[0]_i_9__0_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  RD/clk_div_inst/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.304     7.707    RD/clk_div_inst/COUNT[0]_i_3__0_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.831 r  RD/clk_div_inst/COUNT[0]_i_1__0/O
                         net (fo=25, routed)          1.030     8.861    RD/clk_div_inst/clear
    SLICE_X2Y35          FDRE                                         r  RD/clk_div_inst/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.514    14.855    RD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  RD/clk_div_inst/COUNT_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDRE (Setup_fdre_C_R)       -0.524    14.570    RD/clk_div_inst/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 LD/clk_div_inst/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/clk_div_inst/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.828ns (22.046%)  route 2.928ns (77.954%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.627     5.148    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  LD/clk_div_inst/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  LD/clk_div_inst/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.657     6.262    LD/clk_div_inst/COUNT_reg[15]
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.124     6.386 f  LD/clk_div_inst/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.667     7.053    LD/clk_div_inst/COUNT[0]_i_9_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.177 f  LD/clk_div_inst/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.585     7.762    LD/clk_div_inst/COUNT[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  LD/clk_div_inst/COUNT[0]_i_1/O
                         net (fo=25, routed)          1.018     8.904    LD/clk_div_inst/clear
    SLICE_X5Y35          FDRE                                         r  LD/clk_div_inst/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.512    14.853    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  LD/clk_div_inst/COUNT_reg[20]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429    14.662    LD/clk_div_inst/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 LD/clk_div_inst/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/clk_div_inst/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.828ns (22.046%)  route 2.928ns (77.954%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.627     5.148    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  LD/clk_div_inst/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  LD/clk_div_inst/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.657     6.262    LD/clk_div_inst/COUNT_reg[15]
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.124     6.386 f  LD/clk_div_inst/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.667     7.053    LD/clk_div_inst/COUNT[0]_i_9_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.177 f  LD/clk_div_inst/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.585     7.762    LD/clk_div_inst/COUNT[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  LD/clk_div_inst/COUNT[0]_i_1/O
                         net (fo=25, routed)          1.018     8.904    LD/clk_div_inst/clear
    SLICE_X5Y35          FDRE                                         r  LD/clk_div_inst/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.512    14.853    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  LD/clk_div_inst/COUNT_reg[21]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429    14.662    LD/clk_div_inst/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 LD/clk_div_inst/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/clk_div_inst/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.828ns (22.046%)  route 2.928ns (77.954%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.627     5.148    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  LD/clk_div_inst/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  LD/clk_div_inst/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.657     6.262    LD/clk_div_inst/COUNT_reg[15]
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.124     6.386 f  LD/clk_div_inst/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.667     7.053    LD/clk_div_inst/COUNT[0]_i_9_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.177 f  LD/clk_div_inst/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.585     7.762    LD/clk_div_inst/COUNT[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  LD/clk_div_inst/COUNT[0]_i_1/O
                         net (fo=25, routed)          1.018     8.904    LD/clk_div_inst/clear
    SLICE_X5Y35          FDRE                                         r  LD/clk_div_inst/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.512    14.853    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  LD/clk_div_inst/COUNT_reg[22]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429    14.662    LD/clk_div_inst/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 LD/clk_div_inst/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/clk_div_inst/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.828ns (22.046%)  route 2.928ns (77.954%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.627     5.148    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  LD/clk_div_inst/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  LD/clk_div_inst/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.657     6.262    LD/clk_div_inst/COUNT_reg[15]
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.124     6.386 f  LD/clk_div_inst/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.667     7.053    LD/clk_div_inst/COUNT[0]_i_9_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.177 f  LD/clk_div_inst/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.585     7.762    LD/clk_div_inst/COUNT[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  LD/clk_div_inst/COUNT[0]_i_1/O
                         net (fo=25, routed)          1.018     8.904    LD/clk_div_inst/clear
    SLICE_X5Y35          FDRE                                         r  LD/clk_div_inst/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.512    14.853    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  LD/clk_div_inst/COUNT_reg[23]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429    14.662    LD/clk_div_inst/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 LD/clk_div_inst/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/clk_div_inst/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.828ns (22.393%)  route 2.870ns (77.607%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.627     5.148    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  LD/clk_div_inst/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  LD/clk_div_inst/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.657     6.262    LD/clk_div_inst/COUNT_reg[15]
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.124     6.386 f  LD/clk_div_inst/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.667     7.053    LD/clk_div_inst/COUNT[0]_i_9_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.177 f  LD/clk_div_inst/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.585     7.762    LD/clk_div_inst/COUNT[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  LD/clk_div_inst/COUNT[0]_i_1/O
                         net (fo=25, routed)          0.960     8.846    LD/clk_div_inst/clear
    SLICE_X5Y30          FDRE                                         r  LD/clk_div_inst/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.506    14.847    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LD/clk_div_inst/COUNT_reg[0]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    14.656    LD/clk_div_inst/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 LD/clk_div_inst/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/clk_div_inst/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.828ns (22.393%)  route 2.870ns (77.607%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.627     5.148    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  LD/clk_div_inst/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  LD/clk_div_inst/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.657     6.262    LD/clk_div_inst/COUNT_reg[15]
    SLICE_X4Y32          LUT3 (Prop_lut3_I2_O)        0.124     6.386 f  LD/clk_div_inst/COUNT[0]_i_9/O
                         net (fo=1, routed)           0.667     7.053    LD/clk_div_inst/COUNT[0]_i_9_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.177 f  LD/clk_div_inst/COUNT[0]_i_3/O
                         net (fo=1, routed)           0.585     7.762    LD/clk_div_inst/COUNT[0]_i_3_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  LD/clk_div_inst/COUNT[0]_i_1/O
                         net (fo=25, routed)          0.960     8.846    LD/clk_div_inst/clear
    SLICE_X5Y30          FDRE                                         r  LD/clk_div_inst/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.506    14.847    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LD/clk_div_inst/COUNT_reg[1]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    14.656    LD/clk_div_inst/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  5.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 unit_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25MHZ/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.447    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  unit_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.706    unit_6p25MHZ/COUNT_reg[19]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  unit_6p25MHZ/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    unit_6p25MHZ/COUNT_reg[16]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  unit_6p25MHZ/COUNT_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.921    unit_6p25MHZ/COUNT_reg[20]_i_1__1_n_7
    SLICE_X29Y50         FDRE                                         r  unit_6p25MHZ/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.959    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  unit_6p25MHZ/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unit_6p25MHZ/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 unit_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25MHZ/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.447    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  unit_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.706    unit_6p25MHZ/COUNT_reg[19]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  unit_6p25MHZ/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    unit_6p25MHZ/COUNT_reg[16]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  unit_6p25MHZ/COUNT_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.932    unit_6p25MHZ/COUNT_reg[20]_i_1__1_n_5
    SLICE_X29Y50         FDRE                                         r  unit_6p25MHZ/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.959    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  unit_6p25MHZ/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unit_6p25MHZ/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 unit_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25MHZ/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.447    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  unit_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.706    unit_6p25MHZ/COUNT_reg[19]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  unit_6p25MHZ/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    unit_6p25MHZ/COUNT_reg[16]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  unit_6p25MHZ/COUNT_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.957    unit_6p25MHZ/COUNT_reg[20]_i_1__1_n_6
    SLICE_X29Y50         FDRE                                         r  unit_6p25MHZ/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.959    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  unit_6p25MHZ/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unit_6p25MHZ/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 unit_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25MHZ/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.447    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  unit_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.706    unit_6p25MHZ/COUNT_reg[19]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  unit_6p25MHZ/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.867    unit_6p25MHZ/COUNT_reg[16]_i_1__1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.957 r  unit_6p25MHZ/COUNT_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.957    unit_6p25MHZ/COUNT_reg[20]_i_1__1_n_4
    SLICE_X29Y50         FDRE                                         r  unit_6p25MHZ/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.959    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  unit_6p25MHZ/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unit_6p25MHZ/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LD/clk_div_inst/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/clk_div_inst/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.585     1.468    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LD/clk_div_inst/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  LD/clk_div_inst/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.117     1.726    LD/clk_div_inst/COUNT_reg[3]
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  LD/clk_div_inst/COUNT_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.834    LD/clk_div_inst/COUNT_reg[0]_i_2_n_4
    SLICE_X5Y30          FDRE                                         r  LD/clk_div_inst/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.854     1.981    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  LD/clk_div_inst/COUNT_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.105     1.573    LD/clk_div_inst/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 LD/clk_div_inst/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/clk_div_inst/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.472    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  LD/clk_div_inst/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  LD/clk_div_inst/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.730    LD/clk_div_inst/COUNT_reg[19]
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  LD/clk_div_inst/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    LD/clk_div_inst/COUNT_reg[16]_i_1_n_4
    SLICE_X5Y34          FDRE                                         r  LD/clk_div_inst/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     1.985    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  LD/clk_div_inst/COUNT_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.105     1.577    LD/clk_div_inst/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 unit_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25MHZ/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.447    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  unit_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.706    unit_6p25MHZ/COUNT_reg[19]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  unit_6p25MHZ/COUNT_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.814    unit_6p25MHZ/COUNT_reg[16]_i_1__1_n_4
    SLICE_X29Y49         FDRE                                         r  unit_6p25MHZ/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.834     1.961    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  unit_6p25MHZ/COUNT_reg[19]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    unit_6p25MHZ/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unit_6p25MHZ/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25MHZ/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.447    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  unit_6p25MHZ/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit_6p25MHZ/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.119     1.707    unit_6p25MHZ/COUNT_reg[11]
    SLICE_X29Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  unit_6p25MHZ/COUNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.815    unit_6p25MHZ/COUNT_reg[8]_i_1__1_n_4
    SLICE_X29Y47         FDRE                                         r  unit_6p25MHZ/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.834     1.961    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  unit_6p25MHZ/COUNT_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    unit_6p25MHZ/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 LD/clk_div_inst/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD/clk_div_inst/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.586     1.469    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  LD/clk_div_inst/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  LD/clk_div_inst/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.119     1.729    LD/clk_div_inst/COUNT_reg[7]
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  LD/clk_div_inst/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    LD/clk_div_inst/COUNT_reg[4]_i_1_n_4
    SLICE_X5Y31          FDRE                                         r  LD/clk_div_inst/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.855     1.982    LD/clk_div_inst/basys_clock_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  LD/clk_div_inst/COUNT_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.105     1.574    LD/clk_div_inst/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 unit_6p25MHZ/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_6p25MHZ/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.446    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  unit_6p25MHZ/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  unit_6p25MHZ/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.119     1.706    unit_6p25MHZ/COUNT_reg[7]
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  unit_6p25MHZ/COUNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.814    unit_6p25MHZ/COUNT_reg[4]_i_1__1_n_4
    SLICE_X29Y46         FDRE                                         r  unit_6p25MHZ/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.833     1.960    unit_6p25MHZ/basys_clock_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  unit_6p25MHZ/COUNT_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    unit_6p25MHZ/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    LD/clk_div_inst/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    LD/clk_div_inst/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y32    LD/clk_div_inst/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    LD/clk_div_inst/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    LD/clk_div_inst/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    LD/clk_div_inst/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    LD/clk_div_inst/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y34    LD/clk_div_inst/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y34    LD/clk_div_inst/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    unit_25MHZ/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    unit_25MHZ/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    unit_25MHZ/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    unit_25MHZ/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    unit_25MHZ/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    unit_25MHZ/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    unit_25MHZ/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    unit_25MHZ/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   unit_6p25MHZ/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   unit_6p25MHZ/COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    LD/clk_div_inst/COUNT_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    LD/clk_div_inst/COUNT_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    LD/clk_div_inst/COUNT_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    LD/clk_div_inst/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    LD/clk_div_inst/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    LD/clk_div_inst/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    LD/clk_div_inst/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    LD/clk_div_inst/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    RD/clk_div_inst/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    RD/clk_div_inst/COUNT_reg[11]/C



