{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499817726776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499817726782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 11 21:02:06 2017 " "Processing started: Tue Jul 11 21:02:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499817726782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817726782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off normips -c normips " "Command: quartus_map --read_settings_files=on --write_settings_files=off normips -c normips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817726782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1499817727186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1499817727186 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "normips normips.v(8) " "Verilog Module Declaration warning at normips.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"normips\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normips.v 1 1 " "Found 1 design units, including 1 entities, in source file normips.v" { { "Info" "ISGN_ENTITY_NAME" "1 normips " "Found entity 1: normips" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriainstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriainstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaInstrucao " "Found entity 1: memoriaInstrucao" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/memoriaInstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1 " "Found entity 1: somador1" {  } { { "somador1.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/somador1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/bancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742091 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULA.v " "Can't analyze file -- file ULA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499817742094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor16_32 " "Found entity 1: extensor16_32" {  } { { "extensor16_32.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/extensor16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDados " "Found entity 1: memoriaDados" {  } { { "memoriaDados.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/memoriaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador2.v 1 1 " "Found 1 design units, including 1 entities, in source file somador2.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador2 " "Found entity 1: somador2" {  } { { "somador2.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/somador2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento_2.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocamento_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocamento_2 " "Found entity 1: deslocamento_2" {  } { { "deslocamento_2.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/deslocamento_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_1 " "Found entity 1: MUX_1" {  } { { "MUX_1.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Found entity 1: MUX_3" {  } { { "MUX_3.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor26_28.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor26_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor26_28 " "Found entity 1: extensor26_28" {  } { { "extensor26_28.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/extensor26_28.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog1 " "Found entity 1: Verilog1" {  } { { "Verilog1.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog12.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog12 " "Found entity 1: Verilog12" {  } { { "Verilog12.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/Verilog12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binario_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binario_bcd " "Found entity 1: binario_bcd" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/binario_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file sete_segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos " "Found entity 1: sete_segmentos" {  } { { "sete_segmentos.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/sete_segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_normips.v 1 1 " "Found 1 design units, including 1 entities, in source file output_normips.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_normips " "Found entity 1: output_normips" {  } { { "output_normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/output_normips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_6 " "Found entity 1: MUX_6" {  } { { "MUX_6.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_7.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_7 " "Found entity 1: MUX_7" {  } { { "MUX_7.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742125 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/debouncer.v " "Can't analyze file -- file output_files/debouncer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499817742127 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "jorgecore jorgecore.v(8) " "Verilog Module Declaration warning at jorgecore.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"jorgecore\"" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/jorgecore.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jorgecore.v 1 1 " "Found 1 design units, including 1 entities, in source file jorgecore.v" { { "Info" "ISGN_ENTITY_NAME" "1 jorgecore " "Found entity 1: jorgecore" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/jorgecore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817742130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK normips.v(61) " "Verilog HDL Implicit Net warning at normips.v(61): created implicit net for \"CLOCK\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INSTRUCAO_TEST normips.v(97) " "Verilog HDL Implicit Net warning at normips.v(97): created implicit net for \"INSTRUCAO_TEST\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MUX3_OPT Verilog12.v(42) " "Verilog HDL Implicit Net warning at Verilog12.v(42): created implicit net for \"MUX3_OPT\"" {  } { { "Verilog12.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/Verilog12.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CONTROLE_MUX5 Verilog12.v(62) " "Verilog HDL Implicit Net warning at Verilog12.v(62): created implicit net for \"CONTROLE_MUX5\"" {  } { { "Verilog12.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/Verilog12.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK jorgecore.v(61) " "Verilog HDL Implicit Net warning at jorgecore.v(61): created implicit net for \"CLOCK\"" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/jorgecore.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INSTRUCAO_TEST jorgecore.v(97) " "Verilog HDL Implicit Net warning at jorgecore.v(97): created implicit net for \"INSTRUCAO_TEST\"" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/jorgecore.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "normips " "Elaborating entity \"normips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499817742300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INSTRUCAO_TEST normips.v(97) " "Verilog HDL or VHDL warning at normips.v(97): object \"INSTRUCAO_TEST\" assigned a value but never read" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1499817742377 "|normips"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 normips.v(97) " "Verilog HDL assignment warning at normips.v(97): truncated value with size 32 to match size of target (1)" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499817742392 "|normips"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817742791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1499817742791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer\"" {  } { { "normips.v" "debouncer" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:programCounter " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:programCounter\"" {  } { { "normips.v" "programCounter" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaInstrucao memoriaInstrucao:memoriaInstrucao " "Elaborating entity \"memoriaInstrucao\" for hierarchy \"memoriaInstrucao:memoriaInstrucao\"" {  } { { "normips.v" "memoriaInstrucao" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817742901 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registradores_instrucao\[70..24\] 0 memoriaInstrucao.v(8) " "Net \"registradores_instrucao\[70..24\]\" at memoriaInstrucao.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/memoriaInstrucao.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1499817742941 "|normips|memoriaInstrucao:memoriaInstrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:unidadeControle " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:unidadeControle\"" {  } { { "normips.v" "unidadeControle" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743033 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock unidadeControle.v(22) " "Verilog HDL Always Construct warning at unidadeControle.v(22): variable \"clock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499817743034 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock unidadeControle.v(65) " "Verilog HDL Always Construct warning at unidadeControle.v(65): variable \"clock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1499817743035 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidadeControle.v(14) " "Verilog HDL Case Statement warning at unidadeControle.v(14): incomplete case statement has no default case item" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1499817743036 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_BANCOREG unidadeControle.v(12) " "Verilog HDL Always Construct warning at unidadeControle.v(12): inferring latch(es) for variable \"controle_BANCOREG\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499817743037 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_ALU unidadeControle.v(12) " "Verilog HDL Always Construct warning at unidadeControle.v(12): inferring latch(es) for variable \"controle_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499817743037 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MEMDADOS unidadeControle.v(12) " "Verilog HDL Always Construct warning at unidadeControle.v(12): inferring latch(es) for variable \"controle_MEMDADOS\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499817743037 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX1 unidadeControle.v(12) " "Verilog HDL Always Construct warning at unidadeControle.v(12): inferring latch(es) for variable \"controle_MUX1\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499817743037 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX2 unidadeControle.v(12) " "Verilog HDL Always Construct warning at unidadeControle.v(12): inferring latch(es) for variable \"controle_MUX2\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499817743038 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX3 unidadeControle.v(12) " "Verilog HDL Always Construct warning at unidadeControle.v(12): inferring latch(es) for variable \"controle_MUX3\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499817743038 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX4 unidadeControle.v(12) " "Verilog HDL Always Construct warning at unidadeControle.v(12): inferring latch(es) for variable \"controle_MUX4\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499817743038 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX6 unidadeControle.v(12) " "Verilog HDL Always Construct warning at unidadeControle.v(12): inferring latch(es) for variable \"controle_MUX6\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499817743038 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_OPT unidadeControle.v(12) " "Verilog HDL Always Construct warning at unidadeControle.v(12): inferring latch(es) for variable \"controle_OPT\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499817743038 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HALT unidadeControle.v(12) " "Verilog HDL Always Construct warning at unidadeControle.v(12): inferring latch(es) for variable \"HALT\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1499817743038 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALT unidadeControle.v(12) " "Inferred latch for \"HALT\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743040 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_OPT unidadeControle.v(12) " "Inferred latch for \"controle_OPT\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743040 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX6 unidadeControle.v(12) " "Inferred latch for \"controle_MUX6\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743040 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX4\[0\] unidadeControle.v(12) " "Inferred latch for \"controle_MUX4\[0\]\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743040 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX4\[1\] unidadeControle.v(12) " "Inferred latch for \"controle_MUX4\[1\]\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743040 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX3\[0\] unidadeControle.v(12) " "Inferred latch for \"controle_MUX3\[0\]\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743040 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX3\[1\] unidadeControle.v(12) " "Inferred latch for \"controle_MUX3\[1\]\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743040 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX2 unidadeControle.v(12) " "Inferred latch for \"controle_MUX2\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743040 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX1 unidadeControle.v(12) " "Inferred latch for \"controle_MUX1\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743041 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MEMDADOS unidadeControle.v(12) " "Inferred latch for \"controle_MEMDADOS\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743041 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[0\] unidadeControle.v(12) " "Inferred latch for \"controle_ALU\[0\]\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743041 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[1\] unidadeControle.v(12) " "Inferred latch for \"controle_ALU\[1\]\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743041 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[2\] unidadeControle.v(12) " "Inferred latch for \"controle_ALU\[2\]\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743041 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_BANCOREG unidadeControle.v(12) " "Inferred latch for \"controle_BANCOREG\" at unidadeControle.v(12)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817743041 "|normips|unidadeControle:unidadeControle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1 MUX_1:MUX_1 " "Elaborating entity \"MUX_1\" for hierarchy \"MUX_1:MUX_1\"" {  } { { "normips.v" "MUX_1" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegistradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegistradores\"" {  } { { "normips.v" "bancoRegistradores" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_6 MUX_6:MUX_6 " "Elaborating entity \"MUX_6\" for hierarchy \"MUX_6:MUX_6\"" {  } { { "normips.v" "MUX_6" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor16_32 extensor16_32:extensor16_32 " "Elaborating entity \"extensor16_32\" for hierarchy \"extensor16_32:extensor16_32\"" {  } { { "normips.v" "extensor16_32" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:MUX_2 " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:MUX_2\"" {  } { { "normips.v" "MUX_2" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "normips.v" "ALU" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDados memoriaDados:memoriaDados " "Elaborating entity \"memoriaDados\" for hierarchy \"memoriaDados:memoriaDados\"" {  } { { "normips.v" "memoriaDados" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3 MUX_3:MUX_3 " "Elaborating entity \"MUX_3\" for hierarchy \"MUX_3:MUX_3\"" {  } { { "normips.v" "MUX_3" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743282 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MUX_3.v(14) " "Verilog HDL Case Statement information at MUX_3.v(14): all case item expressions in this case statement are onehot" {  } { { "MUX_3.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_3.v" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1499817743282 "|normips|MUX_3:MUX_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor26_28 extensor26_28:extensor26_28 " "Elaborating entity \"extensor26_28\" for hierarchy \"extensor26_28:extensor26_28\"" {  } { { "normips.v" "extensor26_28" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 MUX_4:MUX_4 " "Elaborating entity \"MUX_4\" for hierarchy \"MUX_4:MUX_4\"" {  } { { "normips.v" "MUX_4" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_normips output_normips:output_normips " "Elaborating entity \"output_normips\" for hierarchy \"output_normips:output_normips\"" {  } { { "normips.v" "output_normips" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario_bcd output_normips:output_normips\|binario_bcd:binario_bcd " "Elaborating entity \"binario_bcd\" for hierarchy \"output_normips:output_normips\|binario_bcd:binario_bcd\"" {  } { { "output_normips.v" "binario_bcd" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/output_normips.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(21) " "Verilog HDL assignment warning at binario_bcd.v(21): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/binario_bcd.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499817743335 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(23) " "Verilog HDL assignment warning at binario_bcd.v(23): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/binario_bcd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499817743336 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(25) " "Verilog HDL assignment warning at binario_bcd.v(25): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/binario_bcd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499817743337 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(27) " "Verilog HDL assignment warning at binario_bcd.v(27): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/binario_bcd.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499817743339 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(29) " "Verilog HDL assignment warning at binario_bcd.v(29): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/binario_bcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499817743341 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(31) " "Verilog HDL assignment warning at binario_bcd.v(31): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/binario_bcd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499817743344 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(33) " "Verilog HDL assignment warning at binario_bcd.v(33): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/binario_bcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499817743348 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(35) " "Verilog HDL assignment warning at binario_bcd.v(35): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/binario_bcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1499817743352 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_segmentos output_normips:output_normips\|sete_segmentos:displayA " "Elaborating entity \"sete_segmentos\" for hierarchy \"output_normips:output_normips\|sete_segmentos:displayA\"" {  } { { "output_normips.v" "displayA" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/output_normips.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817743410 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaDados:memoriaDados\|registradores_dados " "RAM logic \"memoriaDados:memoriaDados\|registradores_dados\" is uninferred due to asynchronous read logic" {  } { { "memoriaDados.v" "registradores_dados" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/memoriaDados.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1499817747113 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1499817747113 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1499817750490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_OPT " "Latch unidadeControle:unidadeControle\|controle_OPT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750640 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX6 " "Latch unidadeControle:unidadeControle\|controle_MUX6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750641 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX2 " "Latch unidadeControle:unidadeControle\|controle_MUX2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750641 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[0\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750642 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[1\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750642 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[2\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750643 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX3\[0\] " "Latch unidadeControle:unidadeControle\|controle_MUX3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750643 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX3\[1\] " "Latch unidadeControle:unidadeControle\|controle_MUX3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750643 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX1 " "Latch unidadeControle:unidadeControle\|controle_MUX1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750644 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_BANCOREG " "Latch unidadeControle:unidadeControle\|controle_BANCOREG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750644 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX4\[0\] " "Latch unidadeControle:unidadeControle\|controle_MUX4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750644 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX4\[1\] " "Latch unidadeControle:unidadeControle\|controle_MUX4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750644 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|HALT " "Latch unidadeControle:unidadeControle\|HALT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BOTAO " "Ports D and ENA on the latch are fed by the same signal BOTAO" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750645 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MEMDADOS " "Latch unidadeControle:unidadeControle\|controle_MEMDADOS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:programCounter\|endereco_atual\[6\] " "Ports D and ENA on the latch are fed by the same signal programCounter:programCounter\|endereco_atual\[6\]" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1499817750645 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1499817750645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1499817753218 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1499817757349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1499817758929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817758929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2856 " "Implemented 2856 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1499817760569 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1499817760569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2780 " "Implemented 2780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1499817760569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1499817760569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499817760616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 11 21:02:40 2017 " "Processing ended: Tue Jul 11 21:02:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499817760616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499817760616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499817760616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817760616 ""}
