# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final_Project.srcs/sources_1/new/Vending_Machine.vhd" \
"../../../../Final_Project.srcs/sim_1/new/Sim_vm.vhd" \

# Do not sort compile order
nosort
