

================================================================
== Vivado HLS Report for 'dateport_update_C3'
================================================================
* Date:           Tue May 09 23:13:43 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     14.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1044050|  1044050|  1044050|  1044050|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  1032384|  1032384|     10754|          -|          -|    96|    no    |
        | + Loop 1.1              |       35|       35|         7|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |        5|        5|         1|          -|          -|     5|    no    |
        | + L_L_update_C3_label6  |    10504|    10504|        47|         42|          1|   250|    yes   |
        | + Loop 1.3              |      210|      210|        42|          -|          -|     5|    no    |
        |  ++ Loop 1.3.1          |       40|       40|         8|          -|          -|     5|    no    |
        |- Loop 2                 |    11664|    11664|       729|          -|          -|    16|    no    |
        | + Loop 2.1              |      720|      720|        72|          -|          -|    10|    no    |
        |  ++ Loop 2.1.1          |       70|       70|         7|          -|          -|    10|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1147|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        0|      -|      64|     13|
|Multiplexer      |        -|      -|       -|    732|
|Register         |        -|      -|    1435|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1847|   2603|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U87  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U88   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|      5|  348|  711|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-------+------------------------+---------+----+----+------+-----+------+-------------+
    | Memory|         Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------+---------+----+----+------+-----+------+-------------+
    |tmp_U  |dateport_update_C1_tmp  |        0|  64|  13|    25|   32|     1|          800|
    +-------+------------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                        |        0|  64|  13|    25|   32|     1|          800|
    +-------+------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |C3_d_addr11_fu_1049_p2          |     +    |      0|  0|  32|          32|           2|
    |C3_d_addr12_fu_1073_p2          |     +    |      0|  0|  32|          32|           2|
    |C3_d_addr13_fu_1112_p2          |     +    |      0|  0|  32|          32|           3|
    |C3_d_addr14_fu_1136_p2          |     +    |      0|  0|  32|          32|           3|
    |C3_d_addr15_fu_1170_p2          |     +    |      0|  0|  32|          32|           3|
    |C3_d_addr16_fu_1194_p2          |     +    |      0|  0|  32|          32|           3|
    |C3_d_addr17_fu_1264_p2          |     +    |      0|  0|  32|          32|           4|
    |C3_d_addr18_fu_1288_p2          |     +    |      0|  0|  32|          32|           4|
    |C3_d_addr19_fu_1562_p2          |     +    |      0|  0|  32|          32|          32|
    |C3_d_addr4_fu_1511_p2           |     +    |      0|  0|   9|           9|           9|
    |C3_d_addr5_fu_1540_p2           |     +    |      0|  0|  32|          32|          32|
    |C3_d_addr6_fu_954_p2            |     +    |      0|  0|   9|           9|           9|
    |C3_d_addr7_fu_983_p2            |     +    |      0|  0|  32|          32|          32|
    |C3_d_addr8_fu_1489_p2           |     +    |      0|  0|   9|           9|           9|
    |C3_d_addr9_fu_752_p2            |     +    |      0|  0|   9|           9|           9|
    |C3_dmapData_addr2_fu_1309_p2    |     +    |      0|  0|  10|          10|          10|
    |C3_dmapData_addr3_fu_1331_p2    |     +    |      0|  0|  32|          32|          32|
    |C3_dmapData_addr4_fu_1359_p2    |     +    |      0|  0|  32|          32|          32|
    |C3_dmapData_addr5_fu_1370_p2    |     +    |      0|  0|  32|          32|          32|
    |C3_dmapData_addr6_fu_1419_p2    |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr10_fu_1039_p2          |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr11_fu_1063_p2          |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr12_fu_1102_p2          |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr13_fu_1126_p2          |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr14_fu_1160_p2          |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr15_fu_1184_p2          |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr16_fu_1254_p2          |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr17_fu_1278_p2          |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr6_fu_902_p2            |     +    |      0|  0|   9|           9|           9|
    |S2_y_addr8_fu_940_p2            |     +    |      0|  0|  32|          32|          32|
    |S2_y_addr9_fu_998_p2            |     +    |      0|  0|  32|          32|          32|
    |i_18_fu_1455_p2                 |     +    |      0|  0|   5|           5|           1|
    |i_3_fu_650_p2                   |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next1_fu_630_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next9_fu_790_p2  |     +    |      0|  0|   8|           8|           1|
    |indvar_flatten_op_fu_880_p2     |     +    |      0|  0|   7|           7|           1|
    |j_14_fu_1501_p2                 |     +    |      0|  0|   4|           4|           1|
    |j_15_fu_1398_p2                 |     +    |      0|  0|   3|           3|           1|
    |k_13_fu_670_p2                  |     +    |      0|  0|   3|           3|           1|
    |k_14_fu_1552_p2                 |     +    |      0|  0|   4|           4|           1|
    |k_15_fu_1343_p2                 |     +    |      0|  0|   3|           3|           1|
    |k_4_fu_828_p2                   |     +    |      0|  0|   3|           3|           1|
    |m_4_fu_764_p2                   |     +    |      0|  0|   3|           3|           1|
    |m_5_fu_1409_p2                  |     +    |      0|  0|   3|           3|           1|
    |m_6_fu_846_p2                   |     +    |      0|  0|   3|           3|           1|
    |n_2_fu_1020_p2                  |     +    |      0|  0|   4|           4|           1|
    |p_addr16_fu_692_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr17_fu_1239_p2             |     +    |      0|  0|   4|           6|           6|
    |p_addr18_fu_774_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr19_fu_1392_p2             |     +    |      0|  0|   6|           6|           6|
    |p_addr20_fu_1439_p2             |     +    |      0|  0|   6|           6|           6|
    |p_addr_fu_1233_p2               |     +    |      0|  0|   4|           6|           6|
    |tmp_240_1_fu_894_p2             |     +    |      0|  0|   3|           3|           1|
    |tmp_240_2_fu_1025_p2            |     +    |      0|  0|   3|           3|           2|
    |tmp_240_3_fu_1030_p2            |     +    |      0|  0|   3|           3|           2|
    |tmp_240_4_fu_1086_p2            |     +    |      0|  0|   4|           4|           3|
    |tmp_240_5_fu_1092_p2            |     +    |      0|  0|   4|           4|           3|
    |tmp_240_6_fu_1146_p2            |     +    |      0|  0|   4|           4|           3|
    |tmp_240_7_fu_1151_p2            |     +    |      0|  0|   4|           4|           3|
    |tmp_240_9_fu_1211_p2            |     +    |      0|  0|   4|           4|           4|
    |tmp_92_fu_874_p2                |     +    |      0|  0|   4|           4|           4|
    |C3_dmapData_addr1_fu_1301_p2    |     -    |      0|  0|   9|           9|           9|
    |S2_y_addr5_fu_720_p2            |     -    |      0|  0|   8|           8|           8|
    |S2_y_addr7_fu_934_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_95_fu_1349_p2               |     -    |      0|  0|   4|           4|           3|
    |tmp_96_fu_1429_p2               |     -    |      0|  0|   4|           4|           3|
    |i_mid2_fu_656_p3                |  Select  |      0|  0|   5|           1|           5|
    |indvar_flatten_next_fu_886_p3   |  Select  |      0|  0|   7|           1|           1|
    |j_mid2_fu_642_p3                |  Select  |      0|  0|   3|           1|           1|
    |k_1_mid2_fu_834_p3              |  Select  |      0|  0|   3|           1|           3|
    |m_1_mid2_fu_866_p3              |  Select  |      0|  0|   3|           1|           3|
    |m_1_mid_fu_802_p3               |  Select  |      0|  0|   3|           1|           1|
    |n_mid2_fu_858_p3                |  Select  |      0|  0|   4|           1|           1|
    |exitcond6_mid_fu_822_p2         |    and   |      0|  0|   1|           1|           1|
    |exitcond10_fu_664_p2            |   icmp   |      0|  0|   2|           3|           3|
    |exitcond14_fu_636_p2            |   icmp   |      0|  0|   2|           3|           3|
    |exitcond15_fu_816_p2            |   icmp   |      0|  0|   2|           4|           4|
    |exitcond1_fu_1495_p2            |   icmp   |      0|  0|   2|           4|           4|
    |exitcond2_fu_1449_p2            |   icmp   |      0|  0|   3|           5|           6|
    |exitcond3_fu_1403_p2            |   icmp   |      0|  0|   2|           3|           3|
    |exitcond4_fu_1337_p2            |   icmp   |      0|  0|   2|           3|           3|
    |exitcond9_fu_758_p2             |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_flatten5_fu_796_p2     |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_flatten9_fu_624_p2     |   icmp   |      0|  0|   3|           7|           7|
    |exitcond_flatten_fu_784_p2      |   icmp   |      0|  0|   3|           8|           4|
    |exitcond_fu_1546_p2             |   icmp   |      0|  0|   2|           4|           4|
    |C3_d_addr10_fu_1009_p2          |    or    |      0|  0|  44|          32|           1|
    |tmp_161_fu_852_p2               |    or    |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_810_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1147|        1142|         824|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |C3_d_address0                  |   11|          7|   11|         77|
    |C3_d_address1                  |   11|          6|   11|         66|
    |C3_dbias_address0              |    4|          3|    4|         12|
    |C3_dmapData_address0           |   12|          3|   12|         36|
    |S2_y_address0                  |   11|          6|   11|         66|
    |S2_y_address1                  |   11|          6|   11|         66|
    |ap_NS_fsm                      |  161|         73|    1|         73|
    |grp_fu_563_p0                  |   32|          6|   32|        192|
    |grp_fu_563_p1                  |   96|         12|   32|        384|
    |grp_fu_572_p0                  |   64|         10|   32|        320|
    |grp_fu_572_p1                  |   64|         10|   32|        320|
    |i_1_reg_506                    |    5|          2|    5|         10|
    |i_reg_385                      |    5|          2|    5|         10|
    |indvar_flatten1_phi_fu_433_p4  |    8|          2|    8|         16|
    |indvar_flatten1_reg_429        |    8|          2|    8|         16|
    |indvar_flatten9_reg_374        |    7|          2|    7|         14|
    |indvar_flatten_phi_fu_455_p4   |    7|          2|    7|         14|
    |indvar_flatten_reg_451         |    7|          2|    7|         14|
    |j_1_reg_517                    |    4|          2|    4|          8|
    |j_reg_396                      |    3|          2|    3|          6|
    |k_1_phi_fu_444_p4              |    3|          2|    3|          6|
    |k_1_reg_440                    |    3|          2|    3|          6|
    |k_2_reg_484                    |    3|          2|    3|          6|
    |k_3_reg_540                    |    4|          2|    4|          8|
    |k_reg_407                      |    3|          2|    3|          6|
    |m_1_phi_fu_466_p4              |    3|          2|    3|          6|
    |m_1_reg_462                    |    3|          2|    3|          6|
    |m_2_reg_495                    |    3|          2|    3|          6|
    |m_reg_418                      |    3|          2|    3|          6|
    |n_phi_fu_477_p4                |    4|          2|    4|          8|
    |n_reg_473                      |    4|          2|    4|          8|
    |q_1_reg_551                    |   32|          2|   32|         64|
    |q_reg_528                      |   32|          2|   32|         64|
    |reg_589                        |   32|          2|   32|         64|
    |reg_595                        |   32|          2|   32|         64|
    |tmp_address0                   |    5|          5|    5|         25|
    |tmp_d0                         |   32|          3|   32|         96|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  732|        198|  444|       2169|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |C3_d_addr5_reg_1989                             |  31|   0|   32|          1|
    |C3_d_addr7_reg_1698                             |  31|   0|   32|          1|
    |C3_d_addr8_reg_1976                             |   8|   0|    9|          1|
    |C3_d_addr9_reg_1624                             |   8|   0|    9|          1|
    |C3_d_load_10_reg_1877                           |  32|   0|   32|          0|
    |C3_d_load_3_reg_1762                            |  32|   0|   32|          0|
    |C3_d_load_4_reg_1772                            |  32|   0|   32|          0|
    |C3_d_load_5_reg_1802                            |  32|   0|   32|          0|
    |C3_d_load_6_reg_1812                            |  32|   0|   32|          0|
    |C3_d_load_8_reg_1847                            |  32|   0|   32|          0|
    |C3_dbias_addr_reg_1994                          |   4|   0|    4|          0|
    |C3_dbias_load_reg_2012                          |  32|   0|   32|          0|
    |C3_dmapData_addr3_reg_1912                      |  32|   0|   32|          0|
    |C3_dmapData_addr5_reg_1925                      |  32|   0|   32|          0|
    |C3_dmapData_addr_reg_1948                       |  12|   0|   12|          0|
    |C3_dmapData_load_reg_1958                       |  32|   0|   32|          0|
    |S2_y_addr13_cast_reg_1609                       |   8|   0|    9|          1|
    |S2_y_addr7_reg_1681                             |  31|   0|   32|          1|
    |S2_y_load_2_reg_1757                            |  32|   0|   32|          0|
    |S2_y_load_3_reg_1767                            |  32|   0|   32|          0|
    |S2_y_load_4_reg_1797                            |  32|   0|   32|          0|
    |S2_y_load_5_reg_1807                            |  32|   0|   32|          0|
    |S2_y_load_7_reg_1842                            |  32|   0|   32|          0|
    |S2_y_load_9_reg_1872                            |  32|   0|   32|          0|
    |ap_CS_fsm                                       |  72|   0|   72|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_1637_pp0_it1  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1637                       |   1|   0|    1|          0|
    |i_18_reg_1966                                   |   5|   0|    5|          0|
    |i_1_reg_506                                     |   5|   0|    5|          0|
    |i_mid2_reg_1588                                 |   5|   0|    5|          0|
    |i_reg_385                                       |   5|   0|    5|          0|
    |indvar_flatten1_reg_429                         |   8|   0|    8|          0|
    |indvar_flatten9_reg_374                         |   7|   0|    7|          0|
    |indvar_flatten_next1_reg_1575                   |   7|   0|    7|          0|
    |indvar_flatten_next9_reg_1641                   |   8|   0|    8|          0|
    |indvar_flatten_next_reg_1676                    |   7|   0|    7|          0|
    |indvar_flatten_reg_451                          |   7|   0|    7|          0|
    |j_14_reg_1984                                   |   4|   0|    4|          0|
    |j_1_reg_517                                     |   4|   0|    4|          0|
    |j_mid2_reg_1580                                 |   3|   0|    3|          0|
    |j_reg_396                                       |   3|   0|    3|          0|
    |k_13_reg_1599                                   |   3|   0|    3|          0|
    |k_14_reg_2002                                   |   4|   0|    4|          0|
    |k_15_reg_1920                                   |   3|   0|    3|          0|
    |k_1_mid2_reg_1646                               |   3|   0|    3|          0|
    |k_1_reg_440                                     |   3|   0|    3|          0|
    |k_2_reg_484                                     |   3|   0|    3|          0|
    |k_3_reg_540                                     |   4|   0|    4|          0|
    |k_reg_407                                       |   3|   0|    3|          0|
    |m_1_cast_reg_1750                               |   3|   0|    4|          1|
    |m_1_mid2_reg_1659                               |   3|   0|    3|          0|
    |m_1_reg_462                                     |   3|   0|    3|          0|
    |m_2_reg_495                                     |   3|   0|    3|          0|
    |m_5_reg_1943                                    |   3|   0|    3|          0|
    |m_reg_418                                       |   3|   0|    3|          0|
    |n_2_reg_1725                                    |   4|   0|    4|          0|
    |n_mid2_reg_1653                                 |   4|   0|    4|          0|
    |n_reg_473                                       |   4|   0|    4|          0|
    |p_addr16_reg_1604                               |   6|   0|    6|          0|
    |p_addr19_reg_1930                               |   6|   0|    6|          0|
    |p_shl79_cast_reg_1614                           |   5|   0|    9|          4|
    |p_shl80_cast_reg_1619                           |   5|   0|    9|          4|
    |q_1_reg_551                                     |  32|   0|   32|          0|
    |q_reg_528                                       |  32|   0|   32|          0|
    |reg_578                                         |  32|   0|   32|          0|
    |reg_583                                         |  32|   0|   32|          0|
    |reg_589                                         |  32|   0|   32|          0|
    |reg_595                                         |  32|   0|   32|          0|
    |reg_601                                         |  32|   0|   32|          0|
    |reg_606                                         |  32|   0|   32|          0|
    |reg_612                                         |  32|   0|   32|          0|
    |reg_617                                         |  32|   0|   32|          0|
    |tmp_243_2_reg_1882                              |  32|   0|   32|          0|
    |tmp_243_3_reg_1887                              |  32|   0|   32|          0|
    |tmp_243_4_reg_1892                              |  32|   0|   32|          0|
    |tmp_243_6_reg_1897                              |  32|   0|   32|          0|
    |tmp_243_7_reg_1902                              |  32|   0|   32|          0|
    |tmp_243_8_reg_1907                              |  32|   0|   32|          0|
    |tmp_91_reg_2017                                 |  32|   0|   32|          0|
    |tmp_92_reg_1671                                 |   4|   0|    4|          0|
    |tmp_addr_1_reg_1837                             |   5|   0|    5|          0|
    |tmp_s_reg_1971                                  |   5|   0|   64|         59|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |1435|   0| 1509|         74|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | dateport_update_C3 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | dateport_update_C3 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | dateport_update_C3 | return value |
|ap_done               | out |    1| ap_ctrl_hs | dateport_update_C3 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | dateport_update_C3 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | dateport_update_C3 | return value |
|S2_y_address0         | out |   11|  ap_memory |        S2_y        |     array    |
|S2_y_ce0              | out |    1|  ap_memory |        S2_y        |     array    |
|S2_y_q0               |  in |   32|  ap_memory |        S2_y        |     array    |
|S2_y_address1         | out |   11|  ap_memory |        S2_y        |     array    |
|S2_y_ce1              | out |    1|  ap_memory |        S2_y        |     array    |
|S2_y_q1               |  in |   32|  ap_memory |        S2_y        |     array    |
|C3_d_address0         | out |   11|  ap_memory |        C3_d        |     array    |
|C3_d_ce0              | out |    1|  ap_memory |        C3_d        |     array    |
|C3_d_q0               |  in |   32|  ap_memory |        C3_d        |     array    |
|C3_d_address1         | out |   11|  ap_memory |        C3_d        |     array    |
|C3_d_ce1              | out |    1|  ap_memory |        C3_d        |     array    |
|C3_d_q1               |  in |   32|  ap_memory |        C3_d        |     array    |
|C3_dmapData_address0  | out |   12|  ap_memory |     C3_dmapData    |     array    |
|C3_dmapData_ce0       | out |    1|  ap_memory |     C3_dmapData    |     array    |
|C3_dmapData_we0       | out |    1|  ap_memory |     C3_dmapData    |     array    |
|C3_dmapData_d0        | out |   32|  ap_memory |     C3_dmapData    |     array    |
|C3_dmapData_q0        |  in |   32|  ap_memory |     C3_dmapData    |     array    |
|C3_dbias_address0     | out |    4|  ap_memory |      C3_dbias      |     array    |
|C3_dbias_ce0          | out |    1|  ap_memory |      C3_dbias      |     array    |
|C3_dbias_we0          | out |    1|  ap_memory |      C3_dbias      |     array    |
|C3_dbias_d0           | out |   32|  ap_memory |      C3_dbias      |     array    |
|C3_dbias_q0           |  in |   32|  ap_memory |      C3_dbias      |     array    |
+----------------------+-----+-----+------------+--------------------+--------------+

